

00:00.0 Host bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DMI2 (rev 01)
{'Capabilities': [Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot-)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': False,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 0, 'Speed': '5GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-5GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '2.5GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': 'unknown (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x0 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': False},
                                         'RootCtl': {'CRSVisible': False, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': False},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=324, version=1, name='Unknown', vendor=CapabilityVendor(id=4, rev=1, len=60), types=None, properties={}, regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 0',
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Super Micro Computer Inc Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DMI2'}


00:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc79fffff, size=8388608, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x20000ffffff, size=16777216, disabled=False, bits=None)],
 'Bus': ['primary=00', 'secondary=01', 'subordinate=0a', 'sec-latency=0'],
 'Capabilities': [Capability(id=64, version=-1, name='Subsystem: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=96, version=-1, name='MSI: Enable+ Count=1/2 Maskable+ 64bit-', vendor=None, types=None, properties={'Address': {'fee00218  Data': '0000'}, 'Masking': {'00000002  Pending': '00000000'}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 256, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': True,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 1, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x8'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x8 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': True},
                                         'RootCtl': {'CRSVisible': True, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#1', 'Surprise': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'ErrorSrc': {'ERR_COR': '0000 ERR_FATAL/NONFATAL: 0000'},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'RootCmd': {'CERptEn': True, 'FERptEn': True, 'NFERptEn': True},
                                         'RootSta': {'CERcvd': False, 'FatalMsg': False, 'FirstFatal': False, 'IntMsg': '0', 'MultCERcvd': False, 'MultUERcvd': False, 'NonFatalMsg': False, 'UERcvd': False},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=592, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 25',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc79fffff, size=8388608, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x20000ffffff, size=16777216, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x92ffffff, size=50331648, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2fc01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=00', 'secondary=0b', 'subordinate=11', 'sec-latency=0'],
 'Capabilities': [Capability(id=64, version=-1, name='Subsystem: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=96, version=-1, name='MSI: Enable+ Count=1/2 Maskable+ 64bit-', vendor=None, types=None, properties={'Address': {'fee00258  Data': '0000'}, 'Masking': {'00000002  Pending': '00000000'}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 256, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': True,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 3, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': True},
                                         'RootCtl': {'CRSVisible': True, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#2', 'Surprise': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'ErrorSrc': {'ERR_COR': '0000 ERR_FATAL/NONFATAL: 0000'},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'RootCmd': {'CERptEn': True, 'FERptEn': True, 'NFERptEn': True},
                                         'RootSta': {'CERcvd': False, 'FatalMsg': False, 'FirstFatal': False, 'IntMsg': '0', 'MultCERcvd': False, 'MultUERcvd': False, 'NonFatalMsg': False, 'UERcvd': False},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=592, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 27',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x92ffffff, size=50331648, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2fc01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc24fffff, size=38797312, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2ec01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=00', 'secondary=12', 'subordinate=1b', 'sec-latency=0'],
 'Capabilities': [Capability(id=64, version=-1, name='Subsystem: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=96, version=-1, name='MSI: Enable+ Count=1/2 Maskable+ 64bit-', vendor=None, types=None, properties={'Address': {'fee00298  Data': '0000'}, 'Masking': {'00000002  Pending': '00000000'}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 256, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': True,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 7, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': True},
                                         'RootCtl': {'CRSVisible': True, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#3', 'Surprise': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'ErrorSrc': {'ERR_COR': '0000 ERR_FATAL/NONFATAL: 0000'},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'RootCmd': {'CERptEn': True, 'FERptEn': True, 'NFERptEn': True},
                                         'RootSta': {'CERcvd': False, 'FatalMsg': False, 'FirstFatal': False, 'IntMsg': '0', 'MultCERcvd': False, 'MultUERcvd': False, 'NonFatalMsg': False, 'UERcvd': False},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=592, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 29',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc24fffff, size=38797312, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2ec01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:04.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 802',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff2c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0'}


00:04.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 809',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff28000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1'}


00:04.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 802',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff24000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2'}


00:04.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin D routed to IRQ 809',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff20000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3'}


00:04.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 802',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff1c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4'}


00:04.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 809',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff18000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5'}


00:04.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 802',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff14000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6'}


00:04.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin D routed to IRQ 809',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff10000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7'}


00:05.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Map/VTd_Misc/System Management (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:05.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Hot Plug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=128, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[]),
                  Capability(id=272, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[]),
                  Capability(id=288, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[]),
                  Capability(id=304, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:05.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO RAS/Control Status/Global Errors (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:05.4 PIC: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC (rev 01) (prog-if 20 [IO(X)-APIC])
{'Capabilities': [Capability(id=68,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2509000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC'}


00:05.6 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IO Performance Monitoring (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:06.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:06.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:06.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:06.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:06.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:06.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:06.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:06.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:07.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:07.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:07.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:07.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:07.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


00:11.0 Unassigned class [ff00]: Intel Corporation C610/X99 series chipset SPSR (rev 05)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset SPSR'}


00:11.1 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 0 (rev 05)
{'Capabilities': [Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=204,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D3': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=212, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit-', vendor=None, types=None, properties={'Address': {'00000000  Data': '0000'}}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 17',
 'Kernel driver in use': 'i801_smbus',
 'Kernel modules': 'i2c_i801',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2508000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False), Region(rtype='I/O ports', region=4, address=0x7060, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset MS SMBus 0'}


00:11.2 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 1 (rev 05)
{'Capabilities': [Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=204,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D3': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=212, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit-', vendor=None, types=None, properties={'Address': {'00000000  Data': '0000'}}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 18',
 'Kernel driver in use': 'i801_smbus',
 'Kernel modules': 'i2c_i801',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2507000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False), Region(rtype='I/O ports', region=4, address=0x7040, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset MS SMBus 1'}


00:11.3 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 2 (rev 05)
{'Capabilities': [Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=204,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D3': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=212, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit-', vendor=None, types=None, properties={'Address': {'00000000  Data': '0000'}}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin D routed to IRQ 19',
 'Kernel driver in use': 'i801_smbus',
 'Kernel modules': 'i2c_i801',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2506000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False), Region(rtype='I/O ports', region=4, address=0x7020, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset MS SMBus 2'}


00:14.0 USB controller: Intel Corporation C610/X99 series chipset USB xHCI Host Controller (rev 05) (prog-if 30 [XHCI])
{'Capabilities': [Capability(id=112,
                             version=-1,
                             name='Power Management version 2',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '375mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=128, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04158  Data': '0000'}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin D routed to IRQ 629',
 'Kernel driver in use': 'xhci_hcd',
 'Kernel modules': 'xhci_pci',
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff00000, size=65536, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'medium', 'FastB2B': True, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset USB xHCI Host Controller'}


00:16.0 Communication controller: Intel Corporation C610/X99 series chipset MEI Controller #1 (rev 05)
{'Capabilities': [Capability(id=80,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=140, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 11',
 'Kernel modules': 'mei_me',
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2505000, size=16, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset MEI Controller'}


00:16.1 Communication controller: Intel Corporation C610/X99 series chipset MEI Controller #2 (rev 05)
{'Capabilities': [Capability(id=80,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=140, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 10',
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2504000, size=16, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset MEI Controller'}


00:1a.0 USB controller: Intel Corporation C610/X99 series chipset USB Enhanced Host Controller #2 (rev 05) (prog-if 20 [EHCI])
{'Capabilities': [Capability(id=80,
                             version=-1,
                             name='Power Management version 2',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '375mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=88, version=-1, name='Debug port: BAR=1 offset=00a0', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=152, version=-1, name='PCI Advanced Features', vendor=None, types=None, properties={'AFCap': {'TP+ FLR+': None}, 'AFCtrl': {'FLR-': None}, 'AFStatus': {'TP-': None}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 18',
 'Kernel driver in use': 'ehci-pci',
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2502000, size=1024, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'medium', 'FastB2B': True, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset USB Enhanced Host Controller'}


00:1c.0 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #1 (rev d5) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x2000, end=0x2fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7a00000, end=0xc7bfffff, size=2097152, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=00', 'secondary=1c', 'subordinate=1c', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False, 'Routing': False},
                                                     'Completion Timeout': 'Range ABC',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': True, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': False, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L0s <512ns L1 <4us', 'LLActRep': True, 'Port #': 1, 'Speed': '5GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '5GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '5GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': False},
                                         'RootCtl': {'CRSVisible': False, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=128, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit-', vendor=None, types=None, properties={'Address': {'fee002d8  Data': '0000'}}, regions=[]),
                  Capability(id=144, version=-1, name='Subsystem: Intel Corporation C610/X99 series chipset PCI Express Root Port', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=160,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x2000, end=0x2fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 30',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7a00000, end=0xc7bfffff, size=2097152, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:1c.7 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #8 (rev d5) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': True, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x3000, end=0x3fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc6000000, end=0xc70fffff, size=17825792, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=00', 'secondary=1d', 'subordinate=1e', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False, 'Routing': False},
                                                     'Completion Timeout': 'Range ABC',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': True, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': False, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L0s <512ns L1 <4us', 'LLActRep': True, 'Port #': 8, 'Speed': '5GT/s', 'Surprise': False, 'Width': 'x1'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '5GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '2.5GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x1 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': False},
                                         'RootCtl': {'CRSVisible': False, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=128, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit-', vendor=None, types=None, properties={'Address': {'fee00318  Data': '0000'}}, regions=[]),
                  Capability(id=144, version=-1, name='Subsystem: Intel Corporation C610/X99 series chipset PCI Express Root Port', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=160,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x3000, end=0x3fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin D routed to IRQ 31',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc6000000, end=0xc70fffff, size=17825792, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:1d.0 USB controller: Intel Corporation C610/X99 series chipset USB Enhanced Host Controller #1 (rev 05) (prog-if 20 [EHCI])
{'Capabilities': [Capability(id=80,
                             version=-1,
                             name='Power Management version 2',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '375mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=88, version=-1, name='Debug port: BAR=1 offset=00a0', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=152, version=-1, name='PCI Advanced Features', vendor=None, types=None, properties={'AFCap': {'TP+ FLR+': None}, 'AFCtrl': {'FLR-': None}, 'AFStatus': {'TP-': None}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 18',
 'Kernel driver in use': 'ehci-pci',
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2501000, size=1024, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'medium', 'FastB2B': True, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset USB Enhanced Host Controller'}


00:1f.0 ISA bridge: Intel Corporation C610/X99 series chipset LPC Controller (rev 05)
{'Capabilities': [Capability(id=224, version=-1, name='Unknown', vendor=CapabilityVendor(id=-1, rev=-1, len=12), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'lpc_ich',
 'Kernel modules': 'lpc_ich',
 'Latency': '0',
 'NUMA node': '0',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'medium', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset LPC Controller'}


00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
{'Capabilities': [Capability(id=128, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit-', vendor=None, types=None, properties={'Address': {'fee04178  Data': '0000'}}, regions=[]),
                  Capability(id=112,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=168, version=-1, name='SATA HBA v1.0 BAR4 Offset=00000004', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 630',
 'Kernel driver in use': 'ahci',
 'Kernel modules': 'ahci',
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='I/O ports', region=0, address=0x70b0, size=8, bits=-1, disabled=False, virtual=False, prefetchable=None),
             Region(rtype='I/O ports', region=1, address=0x70a0, size=4, bits=-1, disabled=False, virtual=False, prefetchable=None),
             Region(rtype='I/O ports', region=2, address=0x7090, size=8, bits=-1, disabled=False, virtual=False, prefetchable=None),
             Region(rtype='I/O ports', region=3, address=0x7080, size=4, bits=-1, disabled=False, virtual=False, prefetchable=None),
             Region(rtype='I/O ports', region=4, address=0x7000, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None),
             Region(rtype='Memory', region=5, address=0xc2500000, size=2048, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': True, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'medium', 'FastB2B': True, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode]'}


00:1f.3 SMBus: Intel Corporation C610/X99 series chipset SMBus Controller (rev 05)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 18',
 'Kernel driver in use': 'i801_smbus',
 'Kernel modules': 'i2c_i801',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x2fffff31000, size=256, bits=64, disabled=False, virtual=False, prefetchable=False), Region(rtype='I/O ports', region=4, address=0x580, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'medium', 'FastB2B': True, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation C610/X99 series chipset SMBus Controller'}


00:01.0/01:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc79fffff, size=8388608, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x20000ffffff, size=16777216, disabled=False, bits=None)],
 'Bus': ['primary=01', 'secondary=02', 'subordinate=0a', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x8 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00338  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 32',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc79fffff, size=8388608, disabled=False, bits=None),
 'NUMA node': '0',
 'Physical Slot': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x20000ffffff, size=16777216, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7900000, end=0xc79fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x200001fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=03', 'subordinate=03', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 1, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#1', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00358  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 33',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7900000, end=0xc79fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x200001fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:01.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7800000, end=0xc78fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000200000, end=0x200003fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=04', 'subordinate=04', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 2, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#2', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00378  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 34',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7800000, end=0xc78fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000200000, end=0x200003fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:02.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7700000, end=0xc77fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000400000, end=0x200005fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=05', 'subordinate=05', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 3, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#3', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00398  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 35',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7700000, end=0xc77fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000400000, end=0x200005fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:03.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7600000, end=0xc76fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000600000, end=0x200007fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=06', 'subordinate=06', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#4', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee003b8  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 36',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7600000, end=0xc76fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000600000, end=0x200007fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:04.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7500000, end=0xc75fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000800000, end=0x200009fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=07', 'subordinate=07', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 5, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#5', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee003d8  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 37',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7500000, end=0xc75fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000800000, end=0x200009fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:05.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7400000, end=0xc74fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000a00000, end=0x20000bfffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=08', 'subordinate=08', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 6, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#6', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee003f8  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 38',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7400000, end=0xc74fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000a00000, end=0x20000bfffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:06.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7300000, end=0xc73fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000c00000, end=0x20000dfffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=09', 'subordinate=09', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 7, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#7', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00418  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 39',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7300000, end=0xc73fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000c00000, end=0x20000dfffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:07.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc72fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x20000e00000, end=0x20000ffffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=02', 'secondary=0a', 'subordinate=0a', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': True, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': False, 'NoCompl': True, 'PowerLimit': '0.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#8', 'Surprise': False}},
                             regions=[]),
                  Capability(id=124, version=-1, name='MSI: Enable+ Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00438  Data': '0000'}}, regions=[]),
                  Capability(id=140,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=148, version=-1, name='Subsystem: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 63': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=376, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=420, version=1, name='Device Serial Number 50-0e-00-4a-00-00-00-01', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=432,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '0', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[]),
                  Capability(id=444,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2040, version=1, name='Unknown', vendor=CapabilityVendor(id=65535, rev=1, len=2056), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin ? routed to IRQ 40',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc72fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x20000e00000, end=0x20000ffffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:01.0/01:00.0/02:00.0/03:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI-X: Enable+ Count=129 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=96,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <64ns', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=160, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=384, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=624, version=1, name='Device Serial Number 55-cd-2e-41-4f-44-03-9c', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=672, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=720, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=784, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False, 'L1_PM_Substates': False}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7900000 [disabled] [size=64K]',
 'Interrupt': 'pin A routed to IRQ 24',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '1-1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7910000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4500)'}


00:01.0/01:00.0/02:01.0/04:00.0 Non-Volatile memory controller: Union Memory (Shenzhen) AM630 PCIe 4.0 x4 NVMe SSD Controller (rev 03) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=112,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': True,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L1 <8us', 'LLActRep': False, 'Port #': 0, 'Speed': '16GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': True, 'Crosslink': False, 'DRS': False, 'Retimer': True, 'Supported Link Speeds': '2.5-16GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer- 2Retimers- CrosslinkRes': 'Upstream Port'}},
                             regions=[]),
                  Capability(id=176, version=-1, name='MSI-X: Enable+ Count=16 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00002100': None}}, regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=344, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=376, version=1, name='Physical Layer 16.0 GT/s <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=412, version=1, name='Lane Margining at the Receiver <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=436, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=444,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '10us', 'PortTPowerOnTime': '130us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=864, version=1, name='Designated Vendor-Specific: Vendor=8086 ID=003e Rev=1 Len=40 <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=912, version=1, name='Designated Vendor-Specific: Vendor=8086 ID=003e Rev=1 Len=40 <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=960, version=1, name='Designated Vendor-Specific: Vendor=8086 ID=003e Rev=1 Len=40 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 118',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '2-1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7800000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Union Memory (Shenzhen) AM630 PCIe 4.0 x4 NVMe SSD Controller'}


00:01.0/01:00.0/02:02.0/05:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI-X: Enable+ Count=129 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=96,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <64ns', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=160, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=384, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=624, version=1, name='Device Serial Number 55-cd-2e-41-4e-fe-bc-f2', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=672, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=720, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=784, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False, 'L1_PM_Substates': False}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7700000 [disabled] [size=64K]',
 'Interrupt': 'pin A routed to IRQ 119',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '3-1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7710000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4500)'}


00:01.0/01:00.0/02:03.0/06:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI-X: Enable+ Count=129 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=96,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <64ns', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=160, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=384, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=624, version=1, name='Device Serial Number 55-cd-2e-41-4f-39-47-d8', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=672, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=720, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=784, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False, 'L1_PM_Substates': False}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7600000 [disabled] [size=64K]',
 'Interrupt': 'pin A routed to IRQ 122',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '4-1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7610000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4500)'}


00:01.0/01:00.0/02:04.0/07:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI-X: Enable+ Count=129 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=96,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <64ns', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=160, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=384, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=624, version=1, name='Device Serial Number 55-cd-2e-41-4e-38-b9-91', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=672, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=720, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=784, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False, 'L1_PM_Substates': False}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7500000 [disabled] [size=64K]',
 'Interrupt': 'pin A routed to IRQ 24',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '5-1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7510000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4500)'}


00:01.0/01:00.0/02:05.0/08:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI-X: Enable+ Count=129 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=96,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <64ns', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=160, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=384, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=624, version=1, name='Device Serial Number 55-cd-2e-41-4f-01-58-35', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=672, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=720, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=784, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False, 'L1_PM_Substates': False}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7400000 [disabled] [size=64K]',
 'Interrupt': 'pin A routed to IRQ 118',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '6-1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7410000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4500)'}


00:01.0/01:00.0/02:06.0/09:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI-X: Enable+ Count=129 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=96,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <64ns', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=160, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=384, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=624, version=1, name='Device Serial Number 55-cd-2e-41-4f-2a-09-3b', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=672, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=720, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=784, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False, 'L1_PM_Substates': False}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7300000 [disabled] [size=64K]',
 'Interrupt': 'pin A routed to IRQ 119',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '7',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7310000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4500)'}


00:01.0/01:00.0/02:07.0/0a:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI-X: Enable+ Count=129 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=96,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <64ns', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=160, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=384, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=624, version=1, name='Device Serial Number 55-cd-2e-41-4f-45-a6-15', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=672, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=720, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=784, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False, 'L1_PM_Substates': False}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7200000 [disabled] [size=64K]',
 'Interrupt': 'pin A routed to IRQ 122',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Physical Slot': '8',
 'Regions': [Region(rtype='Memory', region=0, address=0xc7210000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4500)'}


00:02.0/0b:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x92ffffff, size=50331648, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2fc01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=0b', 'secondary=0c', 'subordinate=11', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00458  Data': '0000'}, 'Masking': {'000000ff  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=2816, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 41',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x92ffffff, size=50331648, disabled=False, bits=None),
 'NUMA node': '0',
 'Physical Slot': '2',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2fc01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:02.0/0b:00.0/0c:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x90ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2f800000000, end=0x2fc01ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=0c', 'secondary=0d', 'subordinate=0d', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00498  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#4', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 42',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x90ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2f800000000, end=0x2fc01ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:02.0/0b:00.0/0c:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0x91000000, end=0x91ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2f401ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=0c', 'secondary=0e', 'subordinate=0e', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00518  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#8', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 46',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0x91000000, end=0x91ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2f401ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:02.0/0b:00.0/0c:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x922fffff, size=3145728, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=0c', 'secondary=0f', 'subordinate=11', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00598  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 12, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': True, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#12', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 50',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x922fffff, size=3145728, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:02.0/0b:00.0/0c:04.0/0d:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04a78  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 832',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x90000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x2f800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x2fc00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


00:02.0/0b:00.0/0c:08.0/0e:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04a98  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 833',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x91000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x2f000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x2f400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x921fffff, size=2097152, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=0f', 'secondary=10', 'subordinate=11', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00478  Data': '0000'}, 'Masking': {'000000ff  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False, 'Routing': True},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <4us L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: One Stop Systems', 'Inc. Device 2301'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-a0-d6-ff-ff-02-c0-c4', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=1 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed+ WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=2816, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 54',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x921fffff, size=2097152, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None),
 'Regions': [Region(rtype='Memory', region=0, address=0x92200000, size=262144, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:02.0/0b:00.0/0c:0c.0/0f:00.1 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee048f8  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <4us L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ba-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 804',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x92240000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


00:02.0/0b:00.0/0c:0c.0/0f:00.2 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04918  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <4us L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ba-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 805',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x92242000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


00:02.0/0b:00.0/0c:0c.0/0f:00.3 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04938  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <4us L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ba-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 806',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x92244000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


00:02.0/0b:00.0/0c:0c.0/0f:00.4 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04958  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <4us L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ba-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 807',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x92246000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x921fffff, size=2097152, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=10', 'secondary=11', 'subordinate=11', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00618  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L0s <4us L1 <4us', 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '2.5GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x0 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': True, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#72', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: One Stop Systems', 'Inc. Device 2301'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-a0-d6-ff-ff-02-c0-c4', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=1 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed+ WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 55',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x921fffff, size=2097152, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc23fffff, size=37748736, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2ec01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=12', 'secondary=13', 'subordinate=1b', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00638  Data': '0000'}, 'Masking': {'000000ff  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=2816, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 56',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc23fffff, size=37748736, disabled=False, bits=None),
 'NUMA node': '0',
 'Physical Slot': '3',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2ec01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc1000000, end=0xc1ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2e800000000, end=0x2ec01ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=13', 'secondary=14', 'subordinate=14', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00698  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#4', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 57',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc1000000, end=0xc1ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2e800000000, end=0x2ec01ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc0ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2e401ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=13', 'secondary=15', 'subordinate=15', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00718  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#8', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 61',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc0ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2e401ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc23fffff, size=4194304, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=13', 'secondary=16', 'subordinate=1b', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00798  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 12, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x8 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#12', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 65',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc23fffff, size=4194304, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:04.0/14:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04ab8  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 834',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc1000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x2e800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x2ec00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


00:03.0/12:00.0/13:08.0/15:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee04ad8  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 835',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc0000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x2e000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x2e400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


00:03.0/12:00.0/13:0c.0/16:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc23fffff, size=4194304, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=16', 'secondary=17', 'subordinate=1b', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00658  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x8'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x8 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '14', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'05000001 0018000f 17080017 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': True, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 69',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc23fffff, size=4194304, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc2300000, end=0xc23fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=17', 'secondary=18', 'subordinate=18', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00678  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 70',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc2300000, end=0xc23fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc2200000, end=0xc22fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=17', 'secondary=19', 'subordinate=19', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00818  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 71',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc2200000, end=0xc22fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc2100000, end=0xc21fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=17', 'secondary=1a', 'subordinate=1a', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00838  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 74',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc2100000, end=0xc21fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc20fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=17', 'secondary=1b', 'subordinate=1b', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00858  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 12, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 75',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc20fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0/18:00.0 Non-Volatile memory controller: MAXIO Technology (Hangzhou) Ltd. NVMe SSD Controller MAP1202 (rev 01) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/32 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=112,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 1f'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '16ms to 55ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': True, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=176, version=-1, name='MSI-X: Enable+ Count=9 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00003000': None}, 'PBA': {'BAR=0 offset=00002000': None}}, regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=328, version=1, name='Device Serial Number 00-00-00-00-00-00-00-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=344, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS+': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=360, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=468, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=476,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '10us', 'PortTPowerOnTime': '14us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '0us'}},
                             regions=[]),
                  Capability(id=492, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=4, len=256), types=None, properties={}, regions=[]),
                  Capability(id=748, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 28',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2300000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'MAXIO Technology (Hangzhou) Ltd. NVMe SSD Controller MAP1202'}


00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0/19:00.0 Non-Volatile memory controller: Phison Electronics Corporation E12 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': True,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=208, version=-1, name='MSI-X: Enable+ Count=9 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=224, version=-1, name='MSI: Enable- Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=248,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '10us', 'PortTPowerOnTime': '60us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=512,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=768, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 28',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2200000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Phison Electronics Corporation E12 NVMe Controller'}


00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0/1a:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': True,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 unlimited', 'LLActRep': False, 'Port #': 1, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=208, version=-1, name='MSI-X: Enable+ Count=9 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=224, version=-1, name='MSI: Enable- Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=248,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '10us', 'PortTPowerOnTime': '220us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=512,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=768, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 28',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2100000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Phison Electronics Corporation PS5013 E13 NVMe Controller'}


00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0/1b:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=112,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message/WAKE#',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=176, version=-1, name='MSI-X: Enable+ Count=8 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=328, version=1, name='Device Serial Number 00-00-00-01-00-4c-e0-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=344, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=376, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '60us', 'PortTPowerOnTime': '60us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 28',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc2000000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False), Region(rtype='Memory', region=5, address=0xc2004000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['Realtek Semiconductor Co.', 'Ltd. RTS5763DL NVMe SSD Controller']}


00:1c.0/1c:00.0 Serial Attached SCSI controller: Broadcom / LSI SAS3008 PCI-Express Fusion-MPT SAS-3 (rev 02)
{'Capabilities': [Capability(id=80,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': True, 'D2': True, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s <64ns L1 <1us': None, 'MaxPayload': 4096, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range BC',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 128, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x8'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '5GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '5GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=168, version=-1, name='MSI: Enable- Count=1/1 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=192, version=-1, name='MSI-X: Enable+ Count=96 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=1 offset=0000e000': None}, 'PBA': {'BAR=1 offset=0000f000': None}}, regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=480, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=448, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=400, version=1, name='Dynamic Power Allocation <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=328, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'c7a00000 [disabled] [size=1M]',
 'Interrupt': 'pin A routed to IRQ 16',
 'Kernel driver in use': 'mpt3sas',
 'Kernel modules': 'mpt3sas',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '0',
 'Regions': [Region(rtype='I/O ports', region=0, address=0x2000, size=256, bits=-1, disabled=False, virtual=False, prefetchable=None), Region(rtype='Memory', region=1, address=0xc7b40000, size=65536, bits=64, disabled=False, virtual=False, prefetchable=False), Region(rtype='Memory', region=3, address=0xc7b00000, size=262144, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Super Micro Computer Inc AOC-S3008L-L8e'}


00:1c.7/1d:00.0 PCI bridge: ASPEED Technology, Inc. AST1150 PCI-to-PCI Bridge (rev 03) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': True, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x3000, end=0x3fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc6000000, end=0xc70fffff, size=17825792, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=1d', 'secondary=1e', 'subordinate=1e', 'sec-latency=128'],
 'Capabilities': [Capability(id=80, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '375mA', 'D1': True, 'D2': True, 'DSI': False, 'PME': {'D0': True, 'D1': True, 'D2': True, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) PCI-Express to PCI/PCI-X Bridge', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'MaxPayload': 128, 'PhantFunc': '0', 'PwrInd': False, 'RBE': False, 'SlotPowerLimit': '0.000W'},
                                         'DevCtl': {'AuxPwr': False, 'BrConfRtry': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': True, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': False, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <2us L1 <16us', 'LLActRep': False, 'Port #': 0, 'Speed': '2.5GT/s', 'Surprise': False, 'Width': 'x1'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '2.5GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x1 (ok)'}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: ASPEED Technology', 'Inc. AST1150 PCI-to-PCI Bridge'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=2048,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x3000, end=0x3fff, size=4096, disabled=False, bits=None),
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc6000000, end=0xc70fffff, size=17825792, disabled=False, bits=None),
 'NUMA node': '0',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': True, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'medium', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


00:1c.7/1d:00.0/1e:00.0 VGA compatible controller: ASPEED Technology, Inc. ASPEED Graphics Family (rev 30) (prog-if 00 [VGA controller])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '375mA', 'D1': True, 'D2': True, 'DSI': False, 'PME': {'D0': True, 'D1': True, 'D2': True, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/4 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': '000c0000 [virtual] [disabled] [size=128K]',
 'Interrupt': 'pin A routed to IRQ 16',
 'Kernel driver in use': 'ast',
 'Kernel modules': 'ast',
 'Latency': '0',
 'NUMA node': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0xc6000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False), Region(rtype='Memory', region=1, address=0xc7000000, size=131072, bits=32, disabled=False, virtual=False, prefetchable=False), Region(rtype='I/O ports', region=2, address=0x3000, size=128, bits=-1, disabled=False, virtual=False, prefetchable=None)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'medium', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Super Micro Computer Inc ASPEED Graphics Family'}


7f:08.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0'}


7f:08.2 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0'}


7f:08.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=0, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=240), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0'}


7f:08.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug'}


7f:08.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug'}


7f:08.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug'}


7f:09.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1'}


7f:09.2 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1'}


7f:09.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=0, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=240), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1'}


7f:09.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug'}


7f:09.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug'}


7f:0b.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1'}


7f:0b.1 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1'}


7f:0b.2 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1'}


7f:0b.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link Debug (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:0c.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0c.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0c.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0c.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0c.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0c.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0c.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0c.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0d.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0d.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0d.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0d.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0d.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0d.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0f.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0f.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0f.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0f.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0f.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0f.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:0f.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


7f:10.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent'}


7f:10.1 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent'}


7f:10.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox'}


7f:10.6 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox'}


7f:10.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox'}


7f:12.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0'}


7f:12.1 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0'}


7f:12.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 Debug (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 Debug'}


7f:12.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1'}


7f:12.5 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1'}


7f:12.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 Debug (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 Debug'}


7f:13.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS'}


7f:13.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS'}


7f:13.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


7f:13.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


7f:13.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


7f:13.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


7f:13.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:13.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Global Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:14.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Thermal Control'}


7f:14.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Thermal Control'}


7f:14.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Error'}


7f:14.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Error'}


7f:14.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:14.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:14.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:14.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:15.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Thermal Control'}


7f:15.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Thermal Control'}


7f:15.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Error'}


7f:15.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Error'}


7f:16.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS'}


7f:16.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS'}


7f:16.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


7f:16.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


7f:16.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


7f:16.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


7f:16.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:16.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Global Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:17.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Thermal Control'}


7f:17.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Thermal Control'}


7f:17.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Error'}


7f:17.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Error'}


7f:17.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:17.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:17.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:17.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:18.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Thermal Control'}


7f:18.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Thermal Control'}


7f:18.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Error'}


7f:18.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Error'}


7f:1e.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


7f:1e.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


7f:1e.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


7f:1e.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Regions': [Region(rtype='Memory', region=0, address=-1, size=None, bits=-1, disabled=True, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


7f:1e.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


7f:1f.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


7f:1f.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:00.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 0 (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x30000000000, end=0x300008fffff, size=9437184, disabled=False, bits=None)],
 'Bus': ['primary=80', 'secondary=81', 'subordinate=81', 'sec-latency=0'],
 'Capabilities': [Capability(id=64, version=-1, name='Subsystem: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 0', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=96, version=-1, name='MSI: Enable+ Count=1/2 Maskable+ 64bit-', vendor=None, types=None, properties={'Address': {'fee00038  Data': '0000'}, 'Masking': {'00000002  Pending': '00000000'}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot-)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': True,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FatalErr': True, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'ARIFwd': True, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 0, 'Speed': '5GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '5GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '5GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': False},
                                         'RootCtl': {'CRSVisible': False, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'ErrorSrc': {'ERR_COR': '0000 ERR_FATAL/NONFATAL: 0000'},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'RootCmd': {'CERptEn': True, 'FERptEn': True, 'NFERptEn': True},
                                         'RootSta': {'CERcvd': False, 'FatalMsg': False, 'FirstFatal': False, 'IntMsg': '0', 'MultCERcvd': False, 'MultUERcvd': False, 'NonFatalMsg': False, 'UERcvd': False},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 77',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x30000000000, end=0x300008fffff, size=9437184, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xffff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xfa000000, end=0xfb0fffff, size=17825792, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3fc10000000, end=0x3fc21ffffff, size=301989888, disabled=False, bits=None)],
 'Bus': ['primary=80', 'secondary=82', 'subordinate=82', 'sec-latency=0'],
 'Capabilities': [Capability(id=64, version=-1, name='Subsystem: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=96, version=-1, name='MSI: Enable+ Count=1/2 Maskable+ 64bit-', vendor=None, types=None, properties={'Address': {'fee00078  Data': '0000'}, 'Masking': {'00000002  Pending': '00000000'}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 256, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': True,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 1, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x8'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': True, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '2.5GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x8 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': True},
                                         'RootCtl': {'CRSVisible': True, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#5', 'Surprise': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'ErrorSrc': {'ERR_COR': '0000 ERR_FATAL/NONFATAL: 0000'},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'RootCmd': {'CERptEn': True, 'FERptEn': True, 'NFERptEn': True},
                                         'RootSta': {'CERcvd': False, 'FatalMsg': False, 'FirstFatal': False, 'IntMsg': '0', 'MultCERcvd': False, 'MultUERcvd': False, 'NonFatalMsg': False, 'UERcvd': False},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=592, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'LaneErr at lane': '0 1 2 3 4 5 6 7'}}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xffff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 79',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xfa000000, end=0xfb0fffff, size=17825792, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3fc10000000, end=0x3fc21ffffff, size=301989888, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf64fffff, size=38797312, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3fc01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=80', 'secondary=83', 'subordinate=8c', 'sec-latency=0'],
 'Capabilities': [Capability(id=64, version=-1, name='Subsystem: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=96, version=-1, name='MSI: Enable+ Count=1/2 Maskable+ 64bit-', vendor=None, types=None, properties={'Address': {'fee000b8  Data': '0000'}, 'Masking': {'00000002  Pending': '00000000'}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 256, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': True,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 3, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': True},
                                         'RootCtl': {'CRSVisible': True, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#6', 'Surprise': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'ErrorSrc': {'ERR_COR': '0000 ERR_FATAL/NONFATAL: 0000'},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'RootCmd': {'CERptEn': True, 'FERptEn': True, 'NFERptEn': True},
                                         'RootSta': {'CERcvd': False, 'FatalMsg': False, 'FirstFatal': False, 'IntMsg': '0', 'MultCERcvd': False, 'MultUERcvd': False, 'NonFatalMsg': False, 'UERcvd': False},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=592, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 81',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf64fffff, size=38797312, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3fc01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xcaffffff, size=50331648, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3ec01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=80', 'secondary=8d', 'subordinate=93', 'sec-latency=0'],
 'Capabilities': [Capability(id=64, version=-1, name='Subsystem: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=96, version=-1, name='MSI: Enable+ Count=1/2 Maskable+ 64bit-', vendor=None, types=None, properties={'Address': {'fee000f8  Data': '0000'}, 'Masking': {'00000002  Pending': '00000000'}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 256, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'ARIFwd': True,
                                                     'AtomicOpsCap': {'128bitCAS': True, '32bit': True, '64bit': True, 'Routing': False},
                                                     'Completion Timeout': 'Range BCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LN-System-CLS': 'Unsupported',
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': True,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False, 'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <16us', 'LLActRep': True, 'Port #': 7, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'RootCap': {'CRSVisible': True},
                                         'RootCtl': {'CRSVisible': True, 'ErrCorrectable': False, 'ErrFatal': False, 'ErrNon-Fatal': False, 'PMEIntEna': True},
                                         'RootSta': {'PME-ReqID': '0000', 'PMEPending': False, 'PMEStatus': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#4', 'Surprise': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=2, rev=0, len=12), types=None, properties={}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=328,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'ErrorSrc': {'ERR_COR': '0000 ERR_FATAL/NONFATAL: 0000'},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'RootCmd': {'CERptEn': True, 'FERptEn': True, 'NFERptEn': True},
                                         'RootSta': {'CERcvd': False, 'FatalMsg': False, 'FirstFatal': False, 'IntMsg': '0', 'MultCERcvd': False, 'MultUERcvd': False, 'NonFatalMsg': False, 'UERcvd': False},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=464, version=1, name='Unknown', vendor=CapabilityVendor(id=3, rev=1, len=10), types=None, properties={}, regions=[]),
                  Capability(id=592, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=640, version=1, name='Unknown', vendor=CapabilityVendor(id=5, rev=3, len=24), types=None, properties={}, regions=[]),
                  Capability(id=768, version=1, name='Unknown', vendor=CapabilityVendor(id=8, rev=0, len=56), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 83',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xcaffffff, size=50331648, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3ec01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': True, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:04.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 821',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff1c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0'}


80:04.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 824',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff18000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1'}


80:04.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 821',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff14000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2'}


80:04.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin D routed to IRQ 824',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff10000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3'}


80:04.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 821',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff0c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4'}


80:04.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 824',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff08000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5'}


80:04.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin C routed to IRQ 821',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff04000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6'}


80:04.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7 (rev 01)
{'Capabilities': [Capability(id=128, version=-1, name='MSI-X: Enable+ Count=1 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=144,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin D routed to IRQ 824',
 'Kernel driver in use': 'ioatdma',
 'Kernel modules': 'ioatdma',
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0x3fffff00000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7'}


80:05.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Map/VTd_Misc/System Management (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:05.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Hot Plug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=128, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[]),
                  Capability(id=272, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[]),
                  Capability(id=288, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[]),
                  Capability(id=304, version=1, name='Unknown', vendor=CapabilityVendor(id=6, rev=1, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:05.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO RAS/Control Status/Global Errors (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:05.4 PIC: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC (rev 01) (prog-if 20 [IO(X)-APIC])
{'Capabilities': [Capability(id=68,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=224,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Latency': ['0', 'Cache Line Size: 64 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xf6500000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC'}


80:05.6 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IO Performance Monitoring (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:06.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:06.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:06.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:06.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:06.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:06.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:06.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:06.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:07.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=184), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:07.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:07.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:07.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:07.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': False, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'NUMA node': '1',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Debug'}


80:00.0/81:00.0 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '1', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/1 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=112, version=-1, name='MSI-X: Enable+ Count=64 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=4 offset=00000000': None}, 'PBA': {'BAR=4 offset=00002000': None}}, regions=[]),
                  Capability(id=160,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'FLReset': True, 'Latency L0s <512ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 128, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': True, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <1us L1 <8us', 'LLActRep': False, 'Port #': 0, 'Speed': '5GT/s', 'Surprise': False, 'Width': 'x8'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '5GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '5GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '1'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=352,
                             version=1,
                             name='Single Root I/O Virtualization (SR-IOV)',
                             vendor=None,
                             types=None,
                             properties={'IOVCap': {'Interrupt-Message-Number': '000', 'Migration': False},
                                         'IOVCtl': {'ARIHierarchy': True, 'Enable': False, 'Interrupt': False, 'MSE': False, 'Migration': False},
                                         'IOVSta': {'Migration': False},
                                         'Initial VFs': {'64': None, 'Function Dependency Link': '00', 'Number of VFs': '0', 'Total VFs': '64'},
                                         'Supported Page Size': {'00000553': None, 'System Page Size': '00000001'},
                                         'VF Migration': {'BIR': '0', 'offset': '00000000'},
                                         'VF offset': {'128': None, 'Device ID': '1515', 'stride': '2'}},
                             regions=[Region(rtype='Memory', region=0, address=0x30000404000, size=None, bits=64, disabled=False, virtual=False, prefetchable=True), Region(rtype='Memory', region=3, address=0x30000504000, size=None, bits=64, disabled=False, virtual=False, prefetchable=True)]),
                  Capability(id=464,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 24',
 'Kernel driver in use': 'ixgbe',
 'Kernel modules': 'ixgbe',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Physical Slot': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x30000000000, size=2097152, bits=64, disabled=False, virtual=False, prefetchable=True), Region(rtype='Memory', region=4, address=0x30000400000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Super Micro Computer Inc Ethernet Controller 10-Gigabit X540-AT2'}


80:00.0/81:00.1 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '1', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/1 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=112, version=-1, name='MSI-X: Enable+ Count=64 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=4 offset=00000000': None}, 'PBA': {'BAR=4 offset=00002000': None}}, regions=[]),
                  Capability(id=160,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'FLReset': True, 'Latency L0s <512ns L1 <64us': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 128, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': True, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L0s <1us L1 <8us', 'LLActRep': False, 'Port #': 0, 'Speed': '5GT/s', 'Surprise': False, 'Width': 'x8'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '5GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=336, version=1, name='Alternative Routing-ID Interpretation (ARI)', vendor=None, types=None, properties={'ARICap': {'MFVC- ACS-': None, 'Next Function': '0'}, 'ARICtl': {'MFVC- ACS-': None, 'Function Group': '0'}}, regions=[]),
                  Capability(id=352,
                             version=1,
                             name='Single Root I/O Virtualization (SR-IOV)',
                             vendor=None,
                             types=None,
                             properties={'IOVCap': {'Interrupt-Message-Number': '000', 'Migration': False},
                                         'IOVCtl': {'ARIHierarchy': False, 'Enable': False, 'Interrupt': False, 'MSE': False, 'Migration': False},
                                         'IOVSta': {'Migration': False},
                                         'Initial VFs': {'64': None, 'Function Dependency Link': '01', 'Number of VFs': '0', 'Total VFs': '64'},
                                         'Supported Page Size': {'00000553': None, 'System Page Size': '00000001'},
                                         'VF Migration': {'BIR': '0', 'offset': '00000000'},
                                         'VF offset': {'128': None, 'Device ID': '1515', 'stride': '2'}},
                             regions=[Region(rtype='Memory', region=0, address=0x30000608000, size=None, bits=64, disabled=False, virtual=False, prefetchable=True), Region(rtype='Memory', region=3, address=0x30000708000, size=None, bits=64, disabled=False, virtual=False, prefetchable=True)]),
                  Capability(id=464,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 118',
 'Kernel driver in use': 'ixgbe',
 'Kernel modules': 'ixgbe',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Physical Slot': '0',
 'Regions': [Region(rtype='Memory', region=0, address=0x30000200000, size=2097152, bits=64, disabled=False, virtual=False, prefetchable=True), Region(rtype='Memory', region=4, address=0x30000604000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Super Micro Computer Inc Ethernet Controller 10-Gigabit X540-AT2'}


80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '375mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01cd8  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Legacy Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': True, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L0s <512ns L1 <16us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '2.5GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x8 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2992, version=1, name='Physical Resizable BAR', vendor=None, types=None, properties={'BAR 0': {'current size': '16MB', 'supported': '16MB'}, 'BAR 1': {'current size': '256MB', 'supported': '64MB 128MB 256MB'}, 'BAR 3': {'current size': '32MB', 'supported': '32MB'}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Expansion ROM': 'fb000000 [virtual] [disabled] [size=512K]',
 'Interrupt': 'pin A routed to IRQ 836',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '1',
 'Physical Slot': '5',
 'Regions': [Region(rtype='Memory', region=0, address=0xfa000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x3fc10000000, size=268435456, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x3fc20000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='I/O ports', region=5, address=0xf000, size=128, bits=-1, disabled=False, virtual=False, prefetchable=None)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation Device 1612'}


80:01.0/82:00.1 Audio device: NVIDIA Corporation Device 10fa (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L0s,L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L0s <512ns L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'L0s,L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '2.5GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x8 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 823',
 'Kernel driver in use': 'snd_hda_intel',
 'Kernel modules': 'snd_hda_intel',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Physical Slot': '5',
 'Regions': [Region(rtype='Memory', region=0, address=0xfb080000, size=16384, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation Device 1612'}


80:02.0/83:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf63fffff, size=37748736, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3fc01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=83', 'secondary=84', 'subordinate=8c', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00118  Data': '0000'}, 'Masking': {'000000ff  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=2816, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 84',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf63fffff, size=37748736, disabled=False, bits=None),
 'NUMA node': '1',
 'Physical Slot': '6',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3fc01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf63fffff, size=4194304, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=84', 'secondary=85', 'subordinate=8a', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00198  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x8 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#4', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 85',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf63fffff, size=4194304, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf5000000, end=0xf5ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3f800000000, end=0x3fc01ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=84', 'secondary=8b', 'subordinate=8b', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00218  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#8', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 89',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf5000000, end=0xf5ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3f800000000, end=0x3fc01ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf4ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3f401ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=84', 'secondary=8c', 'subordinate=8c', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00298  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 12, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#12', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 93',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf4ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3f401ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:04.0/85:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf63fffff, size=4194304, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=85', 'secondary=86', 'subordinate=8a', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00138  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x8'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x8 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '14', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'05000001 8010000f 86080086 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': True, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 97',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf63fffff, size=4194304, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:04.0/85:00.0/86:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf6300000, end=0xf63fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=86', 'secondary=87', 'subordinate=87', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00158  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 98',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf6300000, end=0xf63fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:04.0/85:00.0/86:04.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf6200000, end=0xf62fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=86', 'secondary=88', 'subordinate=88', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00178  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 99',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf6200000, end=0xf62fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:04.0/85:00.0/86:08.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf6100000, end=0xf61fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=86', 'secondary=89', 'subordinate=89', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00318  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 100',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf6100000, end=0xf61fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf60fffff, size=1048576, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None)],
 'Bus': ['primary=86', 'secondary=8a', 'subordinate=8a', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': True, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': False, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00338  Data': '0000'}}, regions=[]),
                  Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': True, 'MaxPayload': 512, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': False}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Unsupported', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': True, 'Port #': 12, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-3.5dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': True, 'DLActive': True, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '0.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#0', 'Surprise': False}},
                             regions=[]),
                  Capability(id=192, version=-1, name='Subsystem: Device 0000:0000', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=256,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=320, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=352, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen-': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=448, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': True}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=512, version=1, name='L1 PM Substates', vendor=None, types=None, properties={'L1SubCap': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': True, 'ASPM_L1.2': False, 'ASPM_L1.1': True, 'L1_PM_Substates': True}, 'L1SubCtl1': {'PCI-PM_L1.2': False, 'PCI-PM_L1.1': False, 'ASPM_L1.2': False, 'ASPM_L1.1': False}, 'L1SubCtl2': {}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 101',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf60fffff, size=1048576, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:02.0/83:00.0/84:04.0/85:00.0/86:00.0/87:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': True,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 unlimited', 'LLActRep': False, 'Port #': 1, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=208, version=-1, name='MSI-X: Enable+ Count=9 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=224, version=-1, name='MSI: Enable- Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=248,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '10us', 'PortTPowerOnTime': '220us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=512,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=768, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 80',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xf6300000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Phison Electronics Corporation PS5013 E13 NVMe Controller'}


80:02.0/83:00.0/84:04.0/85:00.0/86:04.0/88:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/8 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=112,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 512, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message/WAKE#',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=176, version=-1, name='MSI-X: Enable+ Count=8 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=328, version=1, name='Device Serial Number 00-00-00-01-00-4c-e0-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=344, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=376, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=384,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '60us', 'PortTPowerOnTime': '60us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 80',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xf6200000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False), Region(rtype='Memory', region=5, address=0xf6204000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['Realtek Semiconductor Co.', 'Ltd. RTS5763DL NVMe SSD Controller']}


80:02.0/83:00.0/84:04.0/85:00.0/86:08.0/89:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller SM981/PM981/PM983 (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=80, version=-1, name='MSI: Enable- Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}}, regions=[]),
                  Capability(id=112,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': False, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'Exit Latency': 'L1 <64us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'L1,Enabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=176, version=-1, name='MSI-X: Enable+ Count=33 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00003000': None}, 'PBA': {'BAR=0 offset=00002000': None}}, regions=[]),
                  Capability(id=256,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': True, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=328, version=1, name='Device Serial Number 00-00-00-00-00-00-00-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=344, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=360, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=392, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=400,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '10us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 80',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xf6100000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Samsung Electronics Co Ltd SSD 970 EVO Plus 1TB'}


80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0/8a:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
{'Capabilities': [Capability(id=128,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': True,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Unsupported',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': True, 'ExtTag': True, 'FLReset': False, 'FatalErr': True, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': True, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': True},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 unlimited', 'LLActRep': False, 'Port #': 1, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x4'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': True, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x4 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=208, version=-1, name='MSI-X: Enable+ Count=9 Masked-', vendor=None, types=None, properties={'Vector table': {'BAR=0 offset=00002000': None}, 'PBA': {'BAR=0 offset=00003000': None}}, regions=[]),
                  Capability(id=224, version=-1, name='MSI: Enable- Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'0000000000000000  Data': '0000'}, 'Masking': {'00000000  Pending': '00000000'}}, regions=[]),
                  Capability(id=248,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=272,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '10us', 'PortTPowerOnTime': '220us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=512,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=768, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 80',
 'Kernel driver in use': 'nvme',
 'Kernel modules': 'nvme',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xf6000000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Phison Electronics Corporation PS5013 E13 NVMe Controller'}


80:02.0/83:00.0/84:08.0/8b:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01cf8  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 837',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xf5000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x3f800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x3fc00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


80:02.0/83:00.0/84:0c.0/8c:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01d18  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 12, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 838',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xf4000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x3f000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x3f400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


80:03.0/8d:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xcaffffff, size=50331648, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3ec01ffffff, size=51573161984, disabled=False, bits=None)],
 'Bus': ['primary=8d', 'secondary=8e', 'subordinate=93', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00358  Data': '0000'}, 'Masking': {'000000ff  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=2816, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 102',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xcaffffff, size=50331648, disabled=False, bits=None),
 'NUMA node': '1',
 'Physical Slot': '4',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3ec01ffffff, size=51573161984, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:03.0/8d:00.0/8e:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xc8ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3e800000000, end=0x3ec01ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=8e', 'secondary=8f', 'subordinate=8f', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00398  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#4', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 103',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xc8ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3e800000000, end=0x3ec01ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:03.0/8d:00.0/8e:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xc9000000, end=0xc9ffffff, size=16777216, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3e401ffffff, size=17213423616, disabled=False, bits=None)],
 'Bus': ['primary=8e', 'secondary=90', 'subordinate=90', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00418  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#8', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None),
 'Interrupt': 'pin A routed to IRQ 107',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xc9000000, end=0xc9ffffff, size=16777216, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3e401ffffff, size=17213423616, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:03.0/8d:00.0/8e:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca2fffff, size=3145728, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=8e', 'secondary=91', 'subordinate=93', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=4/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00498  Data': '0000'}, 'Masking': {'000000f7  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'LLActRep': True, 'Port #': 12, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': True, 'BWMgmt': False, 'DLActive': True, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': False, 'AttnInd': False, 'HotPlug': False, 'Interlock': False, 'MRL': False, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': False, 'PwrInd': False, 'Slot': '#12', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: PLX Technology', 'Inc. Device 9765'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-0e-df-10-b5-97-00-aa', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[]),
                  Capability(id=2912,
                             version=1,
                             name='Downstream Port Containment',
                             vendor=None,
                             types=None,
                             properties={'DpcCap': {'DL_ActiveErr': True, 'IntMsg': '3', 'PoisonedTLP': True, 'RP-PIO-Log': '0', 'RPExt': False, 'SwTrigger': True},
                                         'DpcCtl': {'Cmpl': False, 'DL_ActiveErr': False, 'ErrCor': False, 'INT': True, 'PoisonedTLP': False, 'SwTrigger': False, 'Trigger': '1'},
                                         'DpcSta': {'INT': False, 'RP-PIO-ErrPtr': '00', 'RPBusy': False, 'Reason': '00', 'Trigger': False, 'TriggerExt': '00'},
                                         'Source': {'0000': None}},
                             regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 111',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca2fffff, size=3145728, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:03.0/8d:00.0/8e:04.0/8f:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01d38  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 4, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 839',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc8000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x3e800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x3ec00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


80:03.0/8d:00.0/8e:08.0/90:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
{'Capabilities': [Capability(id=96,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=104, version=-1, name='MSI: Enable+ Count=1/1 Maskable- 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01d58  Data': '0000'}}, regions=[]),
                  Capability(id=120,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': False, 'Latency L0s unlimited L1 <64us': None, 'MaxPayload': 256, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range AB',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': False,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False},
                                         'LnkCap': {'ASPM': 'not,supported', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': True, 'LLActRep': False, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': False, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': True, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': True, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=0 RefClk=100ns PATEntryBits=1': None}, 'Arb': {'Fixed- WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=600,
                             version=1,
                             name='L1 PM Substates',
                             vendor=None,
                             types=None,
                             properties={'L1SubCap': {'ASPM_L1.1': True, 'ASPM_L1.2': True, 'L1_PM_Substates': True, 'PCI-PM_L1.1': True, 'PCI-PM_L1.2': True, 'PortCommonModeRestoreTime': '255us', 'PortTPowerOnTime': '10us'},
                                         'L1SubCtl1': {'ASPM_L1.1': False, 'ASPM_L1.2': False, 'LTR1.2_Threshold': '0ns', 'PCI-PM_L1.1': False, 'PCI-PM_L1.2': False, 'T_CommonMode': '0us'},
                                         'L1SubCtl2': {'T_PwrOn': '10us'}},
                             regions=[]),
                  Capability(id=296, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=1056,
                             version=2,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': False, 'ECRCChkEn': False, 'ECRCGenCap': False, 'ECRCGenEn': False, 'First Error Pointer': '00', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': False, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=1536, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=1, len=36), types=None, properties={}, regions=[]),
                  Capability(id=2304, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=2752, version=1, name='Designated Vendor-Specific: Vendor=10de ID=0001 Rev=1 Len=12 <?>', vendor=None, types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin A routed to IRQ 840',
 'Kernel driver in use': 'nvidia',
 'Kernel modules': ['nvidiafb', 'nouveau', 'nvidia_drm', 'nvidia'],
 'Latency': '0',
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xc9000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False),
             Region(rtype='Memory', region=1, address=0x3e000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True),
             Region(rtype='Memory', region=3, address=0x3e400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB]'}


80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca1fffff, size=2097152, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=91', 'secondary=92', 'subordinate=93', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00378  Data': '0000'}, 'Masking': {'000000ff  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Upstream Port', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '25.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False, 'Routing': True},
                                                     'Completion Timeout': 'Not Supported',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': True, 'EqualizationPhase1': True, 'EqualizationPhase2': True, 'EqualizationPhase3': True, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: One Stop Systems', 'Inc. Device 2301'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-a0-d6-ff-ff-04-7e-45', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=1 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed+ WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=2816, version=1, name='Latency Tolerance Reporting', vendor=None, types=None, properties={'Max snoop latency': {'0ns': None}, 'Max no snoop latency': {'0ns': None}}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 115',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca1fffff, size=2097152, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None),
 'Regions': [Region(rtype='Memory', region=0, address=0xca200000, size=262144, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


80:03.0/8d:00.0/8e:0c.0/91:00.1 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01af8  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ca-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 810',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xca240000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


80:03.0/8d:00.0/8e:0c.0/91:00.2 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01b18  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ca-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 812',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xca242000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


80:03.0/8d:00.0/8e:0c.0/91:00.3 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01b38  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ca-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 813',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xca244000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


80:03.0/8d:00.0/8e:0c.0/91:00.4 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': False, 'D1': False, 'D2': False, 'D3cold': False, 'D3hot': False}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee01b58  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Endpoint', 'MSI 00'],
                             properties={'DevCap': {'AttnBtn': False, 'AttnInd': False, 'ExtTag': True, 'FLReset': True, 'Latency L0s unlimited L1 unlimited': None, 'MaxPayload': 2048, 'PhantFunc': '0', 'PwrInd': False, 'RBE': True, 'SlotPowerLimit': '0.000W'},
                                         'DevCap2': {'10BitTagComp': False,
                                                     '10BitTagReq': False,
                                                     'AtomicOpsCap': {'128bitCAS': False, '32bit': False, '64bit': False},
                                                     'Completion Timeout': 'Range ABCD',
                                                     'EETLPPrefix': False,
                                                     'EmergencyPowerReduction': 'Unsupported',
                                                     'EmergencyPowerReductionInit': False,
                                                     'ExtFmt': False,
                                                     'ExtTPHComp': False,
                                                     'FRS': False,
                                                     'LTR': True,
                                                     'NROPrPrP': False,
                                                     'OBFF': 'Via-message',
                                                     'TPHComp': False,
                                                     'TimeoutDis': True},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': True, 'FLReset': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 512, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevCtl2': {'AtomicOpsCtl': {'ReqEn': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled,', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': False, 'ClockPM': False, 'Exit Latency': 'L1 <4us', 'LLActRep': False, 'Port #': 0, 'Speed': '8GT/s', 'Surprise': False, 'Width': 'x16'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False, 'RCB': 64},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '8GT/s (ok)', 'TrErr': False, 'Train': False, 'Width': 'x16 (ok)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-6dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False}},
                             regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number ca-87-00-10-b5-df-0e-00', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=496, version=1, name='Unknown', vendor=CapabilityVendor(id=16, rev=0, len=196), types=None, properties={}, regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': False, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Interrupt': 'pin B routed to IRQ 814',
 'Kernel driver in use': 'plx_dma',
 'Kernel modules': 'plx_dma',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'NUMA node': '1',
 'Regions': [Region(rtype='Memory', region=0, address=0xca246000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': ['PLX Technology', 'Inc. PEX PCI Express Switch DMA interface']}


80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
{'BridgeCtl': {'>Reset': False, 'DiscTmrSERREn': False, 'DiscTmrStat': False, 'FastB2B': False, 'MAbort': False, 'NoISA': False, 'Parity': False, 'PriDiscTmr': False, 'SERR': True, 'SecDiscTmr': False, 'VGA': False, 'VGA16': True},
 'BridgeRegions': [BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None), BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca1fffff, size=2097152, disabled=False, bits=None), BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None)],
 'Bus': ['primary=92', 'secondary=93', 'subordinate=93', 'sec-latency=0'],
 'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Power Management version 3',
                             vendor=None,
                             types=None,
                             properties={'Flags': {'AuxCurrent': '0mA', 'D1': False, 'D2': False, 'DSI': False, 'PME': {'D0': True, 'D1': False, 'D2': False, 'D3cold': True, 'D3hot': True}, 'PMEClk': False}, 'Status': {'D0': True, 'DScale': '0', 'DSel': '0', 'NoSoftRst': True, 'PME': False, 'PME-Enable': False}},
                             regions=[]),
                  Capability(id=72, version=-1, name='MSI: Enable+ Count=1/8 Maskable+ 64bit+', vendor=None, types=None, properties={'Address': {'00000000fee00518  Data': '0000'}, 'Masking': {'000000fe  Pending': '00000000'}}, regions=[]),
                  Capability(id=104,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v2) Downstream Port (Slot+)', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'MaxPayload': 2048, 'PhantFunc': '0', 'RBE': True},
                                         'DevCap2': {'10BitTagComp': False, '10BitTagReq': False, 'ARIFwd': True, 'AtomicOpsCap': {'Routing': True}, 'Completion Timeout': 'Not Supported', 'EETLPPrefix': False, 'EmergencyPowerReduction': 'Unsupported', 'EmergencyPowerReductionInit': False, 'ExtFmt': False, 'FRS': False, 'LTR': True, 'NROPrPrP': False, 'OBFF': 'Via-message', 'TimeoutDis': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 256, 'MaxReadReq': 128, 'NoSnoop': True, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': True, 'UnsupReq': False},
                                         'DevCtl2': {'ARIFwd': False, 'AtomicOpsCtl': {'EgressBlck': False}, 'Completion Timeout': '50us to 50ms', 'LTR': False, 'OBFF': 'Disabled', 'TimeoutDis': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': True, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': True},
                                         'LnkCap': {'ASPM': 'L1', 'ASPMOptComp': True, 'BwNot': True, 'ClockPM': False, 'Exit Latency': 'L1 <4us', 'LLActRep': True, 'Port #': 8, 'Speed': '8GT/s', 'Surprise': True, 'Width': 'x16'},
                                         'LnkCap2': {'2Retimers': False, 'Crosslink': True, 'DRS': False, 'Retimer': False, 'Supported Link Speeds': '2.5-8GT/s'},
                                         'LnkCtl': {'ASPM': 'Disabled', 'AutBWInt': False, 'AutWidDis': False, 'BWInt': False, 'ClockPM': False, 'CommClk': False, 'Disabled': False, 'ExtSynch': False},
                                         'LnkCtl2': {'Compliance De-emphasis': '-6dB', 'ComplianceSOS': False, 'EnterCompliance': False, 'EnterModifiedCompliance': False, 'Selectable De-emphasis': '-6dB', 'SpeedDis': False, 'Target Link Speed': '8GT/s', 'Transmit Margin': 'Normal Operating Range'},
                                         'LnkSta': {'ABWMgmt': False, 'BWMgmt': False, 'DLActive': False, 'SlotClk': False, 'Speed': '2.5GT/s (downgraded)', 'TrErr': False, 'Train': False, 'Width': 'x0 (downgraded)'},
                                         'LnkSta2': {'2Retimers': False, 'CrosslinkRes': 'unsupported', 'Current De-emphasis Level': '-3.5dB', 'EqualizationComplete': False, 'EqualizationPhase1': False, 'EqualizationPhase2': False, 'EqualizationPhase3': False, 'LinkEqualizationRequest': False, 'Retimer': False},
                                         'SltCap': {'AttnBtn': True, 'AttnInd': True, 'HotPlug': True, 'Interlock': False, 'MRL': True, 'NoCompl': False, 'PowerLimit': '25.000W', 'PwrCtrl': True, 'PwrInd': True, 'Slot': '#72', 'Surprise': False}},
                             regions=[]),
                  Capability(id=164, version=-1, name='Unknown', vendor=None, types=['Subsystem: One Stop Systems', 'Inc. Device 2301'], properties={}, regions=[]),
                  Capability(id=256, version=1, name='Device Serial Number 00-a0-d6-ff-ff-04-7e-45', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=4020,
                             version=1,
                             name='Advanced Error Reporting',
                             vendor=None,
                             types=None,
                             properties={'AERCap': {'ECRCChkCap': True, 'ECRCChkEn': False, 'ECRCGenCap': True, 'ECRCGenEn': False, 'First Error Pointer': '1f', 'HdrLogCap': False, 'MultHdrRecCap': False, 'MultHdrRecEn': False, 'TLPPfxPres': False},
                                         'CEMsk': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'CESta': {'AdvNonFatalErr': True, 'BadDLLP': False, 'BadTLP': False, 'Rollover': False, 'RxErr': False, 'Timeout': False},
                                         'HeaderLog': {'00000000 00000000 00000000 00000000': None},
                                         'UEMsk': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESta': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': False, 'ECRC': False, 'FCP': False, 'MalfTLP': False, 'RxOF': False, 'SDES': False, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False},
                                         'UESvrt': {'ACSViol': False, 'CmpltAbrt': False, 'CmpltTO': False, 'DLP': True, 'ECRC': False, 'FCP': True, 'MalfTLP': True, 'RxOF': True, 'SDES': True, 'TLP': False, 'UnsupReq': False, 'UnxCmplt': False}},
                             regions=[]),
                  Capability(id=312, version=1, name='Power Budgeting <?>', vendor=None, types=None, properties={}, regions=[]),
                  Capability(id=268, version=1, name='Secondary PCI Express', vendor=None, types=None, properties={'LnkCtl3': {'LnkEquIntrruptEn': False, 'PerformEqu': False}, 'LaneErrStat': {'0': None}}, regions=[]),
                  Capability(id=328, version=1, name='Virtual Channel', vendor=None, types=None, properties={'Caps': {'LPEVC=1 RefClk=100ns PATEntryBits=8': None}, 'Arb': {'Fixed+ WRR32- WRR64- WRR128-': None}, 'Ctrl': {'ArbSelect=Fixed': None}, 'Status': {'InProgress': False}}, regions=[]),
                  Capability(id=3584,
                             version=1,
                             name='Multicast',
                             vendor=None,
                             types=None,
                             properties={'McastBAR': {'BaseAddr 0000000000000000': None, 'IndexPos 0': None},
                                         'McastBlockAllVec': {'    0000000000000000': None},
                                         'McastBlockUntransVec': {'0000000000000000': None},
                                         'McastCap': {'ECRCRegen+': None, 'MaxGroups 64': None},
                                         'McastCtl': {'Enable-': None, 'NumGroups 1': None},
                                         'McastOverlayBAR': {'BaseAddr 0000000000000000': None, 'OverlaySize 0 (disabled)': None},
                                         'McastReceiveVec': {'     0000000000000000': None}},
                             regions=[]),
                  Capability(id=3876,
                             version=1,
                             name='Access Control Services',
                             vendor=None,
                             types=None,
                             properties={'ACSCap': {'CmpltRedir': True, 'DirectTrans': True, 'EgressCtrl': True, 'ReqRedir': True, 'SrcValid': True, 'TransBlk': True, 'UpstreamFwd': True}, 'ACSCtl': {'CmpltRedir': False, 'DirectTrans': False, 'EgressCtrl': False, 'ReqRedir': False, 'SrcValid': False, 'TransBlk': False, 'UpstreamFwd': False}},
                             regions=[]),
                  Capability(id=2928, version=1, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=16), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': True, 'DisINTx': True, 'FastB2B': False, 'I/O': True, 'Mem': True, 'MemWINV': False, 'ParErr': False, 'SERR': True, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'I/O behind bridge': BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None),
 'Interrupt': 'pin A routed to IRQ 116',
 'Kernel driver in use': 'pcieport',
 'Latency': ['0', 'Cache Line Size: 32 bytes'],
 'Memory behind bridge': BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca1fffff, size=2097152, disabled=False, bits=None),
 'NUMA node': '1',
 'Prefetchable memory behind bridge': BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None),
 'Secondary status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<SERR': False, '<TAbort': False, '>TAbort': False, 'DEVSEL': 'fast', 'FastB2B': False, 'ParErr': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:08.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0'}


ff:08.2 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0'}


ff:08.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=0, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=240), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0'}


ff:08.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug'}


ff:08.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug'}


ff:08.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0 Debug'}


ff:09.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1'}


ff:09.2 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1'}


ff:09.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[]),
                  Capability(id=256, version=0, name='Unknown', vendor=CapabilityVendor(id=1, rev=0, len=240), types=None, properties={}, regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1'}


ff:09.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug'}


ff:09.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 Debug'}


ff:0b.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1'}


ff:0b.1 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1'}


ff:0b.2 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1'}


ff:0b.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link Debug (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:0c.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0c.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0c.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0c.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0c.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0c.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0c.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0c.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0d.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0d.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0d.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0d.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0d.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0d.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0f.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0f.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0f.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0f.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0f.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0f.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:0f.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent'}


ff:10.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent'}


ff:10.1 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent'}


ff:10.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox'}


ff:10.6 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox'}


ff:10.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox'}


ff:12.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0'}


ff:12.1 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0'}


ff:12.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 Debug (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 Debug'}


ff:12.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1'}


ff:12.5 Performance counters: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1'}


ff:12.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 Debug (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1 Debug'}


ff:13.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS'}


ff:13.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Target Address/Thermal/RAS'}


ff:13.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


ff:13.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


ff:13.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


ff:13.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel Target Address Decoder'}


ff:13.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:13.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Global Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:14.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Thermal Control'}


ff:14.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Thermal Control'}


ff:14.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 0 Error'}


ff:14.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 1 Error'}


ff:14.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:14.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:14.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:14.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:15.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Thermal Control'}


ff:15.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Thermal Control'}


ff:15.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 2 Error'}


ff:15.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 0 - Channel 3 Error'}


ff:16.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS'}


ff:16.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS'}


ff:16.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


ff:16.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


ff:16.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


ff:16.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder'}


ff:16.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:16.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Global Broadcast (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:17.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Thermal Control'}


ff:17.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Thermal Control'}


ff:17.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 0 Error'}


ff:17.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 1 Error'}


ff:17.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:17.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:17.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:17.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:18.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Thermal Control'}


ff:18.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Thermal Control (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Kernel driver in use': 'bdx_uncore',
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Thermal Control'}


ff:18.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 2 Error'}


ff:18.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Error (rev 01)
{'Capabilities': [Capability(id=64,
                             version=-1,
                             name='Unknown',
                             vendor=None,
                             types=['Express (v1) Root Complex Integrated Endpoint', 'MSI 00'],
                             properties={'DevCap': {'ExtTag': False, 'FLReset': False, 'MaxPayload': 128, 'PhantFunc': '0', 'RBE': False},
                                         'DevCtl': {'AuxPwr': False, 'CorrErr': False, 'ExtTag': False, 'FatalErr': False, 'MaxPayload': 128, 'MaxReadReq': 128, 'NoSnoop': False, 'NonFatalErr': False, 'PhantFunc': False, 'RlxdOrd': False, 'UnsupReq': False},
                                         'DevSta': {'AuxPwr': False, 'CorrErr': False, 'FatalErr': False, 'NonFatalErr': False, 'TransPend': False, 'UnsupReq': False}},
                             regions=[])],
 'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': True, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel 3 Error'}


ff:1e.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


ff:1e.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


ff:1e.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


ff:1e.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Regions': [Region(rtype='Memory', region=0, address=-1, size=None, bits=-1, disabled=True, virtual=False, prefetchable=True)],
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


ff:1e.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False},
 'Subsystem': 'Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit'}


ff:1f.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}


ff:1f.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit (rev 01)
{'Control': {'BusMaster': False, 'DisINTx': False, 'FastB2B': False, 'I/O': False, 'Mem': False, 'MemWINV': False, 'ParErr': False, 'SERR': False, 'SpecCycle': False, 'Stepping': False, 'VGASnoop': False},
 'Status': {'66MHz': False, '<MAbort': False, '<PERR': False, '<TAbort': False, '>SERR': False, '>TAbort': False, 'Cap': False, 'DEVSEL': 'fast', 'FastB2B': False, 'INTx': False, 'ParErr': False, 'UDF': False}}

================================================================================================================================================================================================================================================================================================================================================================================================================

Regions
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Region(rtype='I/O ports', region=4, address=0x580, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1f.3
Region(rtype='I/O ports', region=0, address=0x2000, size=256, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1c.0/1c:00.0
Region(rtype='I/O ports', region=2, address=0x3000, size=128, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1c.7/1d:00.0/1e:00.0
Region(rtype='I/O ports', region=4, address=0x7000, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1f.2
Region(rtype='I/O ports', region=4, address=0x7020, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:11.3
Region(rtype='I/O ports', region=4, address=0x7040, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:11.2
Region(rtype='I/O ports', region=4, address=0x7060, size=32, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:11.1
Region(rtype='I/O ports', region=3, address=0x7080, size=4, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1f.2
Region(rtype='I/O ports', region=2, address=0x7090, size=8, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1f.2
Region(rtype='I/O ports', region=1, address=0x70a0, size=4, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1f.2
Region(rtype='I/O ports', region=0, address=0x70b0, size=8, bits=-1, disabled=False, virtual=False, prefetchable=None) 00:1f.2
Region(rtype='I/O ports', region=5, address=0xf000, size=128, bits=-1, disabled=False, virtual=False, prefetchable=None) 80:01.0/82:00.0
Region(rtype='Memory', region=0, address=-1, size=None, bits=-1, disabled=True, virtual=False, prefetchable=True) 7f:1e.3
Region(rtype='Memory', region=0, address=-1, size=None, bits=-1, disabled=True, virtual=False, prefetchable=True) ff:1e.3
Region(rtype='Memory', region=0, address=0x90000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 00:02.0/0b:00.0/0c:04.0/0d:00.0
Region(rtype='Memory', region=0, address=0x91000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 00:02.0/0b:00.0/0c:08.0/0e:00.0
Region(rtype='Memory', region=0, address=0x92200000, size=262144, bits=32, disabled=False, virtual=False, prefetchable=False) 00:02.0/0b:00.0/0c:0c.0/0f:00.0
Region(rtype='Memory', region=0, address=0x92240000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 00:02.0/0b:00.0/0c:0c.0/0f:00.1
Region(rtype='Memory', region=0, address=0x92242000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 00:02.0/0b:00.0/0c:0c.0/0f:00.2
Region(rtype='Memory', region=0, address=0x92244000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 00:02.0/0b:00.0/0c:0c.0/0f:00.3
Region(rtype='Memory', region=0, address=0x92246000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 00:02.0/0b:00.0/0c:0c.0/0f:00.4
Region(rtype='Memory', region=0, address=0xc0000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 00:03.0/12:00.0/13:08.0/15:00.0
Region(rtype='Memory', region=0, address=0xc1000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 00:03.0/12:00.0/13:04.0/14:00.0
Region(rtype='Memory', region=0, address=0xc2000000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0/1b:00.0
Region(rtype='Memory', region=5, address=0xc2004000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0/1b:00.0
Region(rtype='Memory', region=0, address=0xc2100000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0/1a:00.0
Region(rtype='Memory', region=0, address=0xc2200000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0/19:00.0
Region(rtype='Memory', region=0, address=0xc2300000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0/18:00.0
Region(rtype='Memory', region=5, address=0xc2500000, size=2048, bits=32, disabled=False, virtual=False, prefetchable=False) 00:1f.2
Region(rtype='Memory', region=0, address=0xc2501000, size=1024, bits=32, disabled=False, virtual=False, prefetchable=False) 00:1d.0
Region(rtype='Memory', region=0, address=0xc2502000, size=1024, bits=32, disabled=False, virtual=False, prefetchable=False) 00:1a.0
Region(rtype='Memory', region=0, address=0xc2504000, size=16, bits=64, disabled=False, virtual=False, prefetchable=False) 00:16.1
Region(rtype='Memory', region=0, address=0xc2505000, size=16, bits=64, disabled=False, virtual=False, prefetchable=False) 00:16.0
Region(rtype='Memory', region=0, address=0xc2506000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False) 00:11.3
Region(rtype='Memory', region=0, address=0xc2507000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False) 00:11.2
Region(rtype='Memory', region=0, address=0xc2508000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False) 00:11.1
Region(rtype='Memory', region=0, address=0xc2509000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False) 00:05.4
Region(rtype='Memory', region=0, address=0xc6000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 00:1c.7/1d:00.0/1e:00.0
Region(rtype='Memory', region=1, address=0xc7000000, size=131072, bits=32, disabled=False, virtual=False, prefetchable=False) 00:1c.7/1d:00.0/1e:00.0
Region(rtype='Memory', region=0, address=0xc7210000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:07.0/0a:00.0
Region(rtype='Memory', region=0, address=0xc7310000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:06.0/09:00.0
Region(rtype='Memory', region=0, address=0xc7410000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:05.0/08:00.0
Region(rtype='Memory', region=0, address=0xc7510000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:04.0/07:00.0
Region(rtype='Memory', region=0, address=0xc7610000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:03.0/06:00.0
Region(rtype='Memory', region=0, address=0xc7710000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:02.0/05:00.0
Region(rtype='Memory', region=0, address=0xc7800000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:01.0/04:00.0
Region(rtype='Memory', region=0, address=0xc7910000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:01.0/01:00.0/02:00.0/03:00.0
Region(rtype='Memory', region=3, address=0xc7b00000, size=262144, bits=64, disabled=False, virtual=False, prefetchable=False) 00:1c.0/1c:00.0
Region(rtype='Memory', region=1, address=0xc7b40000, size=65536, bits=64, disabled=False, virtual=False, prefetchable=False) 00:1c.0/1c:00.0
Region(rtype='Memory', region=0, address=0xc8000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 80:03.0/8d:00.0/8e:04.0/8f:00.0
Region(rtype='Memory', region=0, address=0xc9000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 80:03.0/8d:00.0/8e:08.0/90:00.0
Region(rtype='Memory', region=0, address=0xca200000, size=262144, bits=32, disabled=False, virtual=False, prefetchable=False) 80:03.0/8d:00.0/8e:0c.0/91:00.0
Region(rtype='Memory', region=0, address=0xca240000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 80:03.0/8d:00.0/8e:0c.0/91:00.1
Region(rtype='Memory', region=0, address=0xca242000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 80:03.0/8d:00.0/8e:0c.0/91:00.2
Region(rtype='Memory', region=0, address=0xca244000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 80:03.0/8d:00.0/8e:0c.0/91:00.3
Region(rtype='Memory', region=0, address=0xca246000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 80:03.0/8d:00.0/8e:0c.0/91:00.4
Region(rtype='Memory', region=0, address=0xf4000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 80:02.0/83:00.0/84:0c.0/8c:00.0
Region(rtype='Memory', region=0, address=0xf5000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 80:02.0/83:00.0/84:08.0/8b:00.0
Region(rtype='Memory', region=0, address=0xf6000000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0/8a:00.0
Region(rtype='Memory', region=0, address=0xf6100000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:02.0/83:00.0/84:04.0/85:00.0/86:08.0/89:00.0
Region(rtype='Memory', region=0, address=0xf6200000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0/88:00.0
Region(rtype='Memory', region=5, address=0xf6204000, size=8192, bits=32, disabled=False, virtual=False, prefetchable=False) 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0/88:00.0
Region(rtype='Memory', region=0, address=0xf6300000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:02.0/83:00.0/84:04.0/85:00.0/86:00.0/87:00.0
Region(rtype='Memory', region=0, address=0xf6500000, size=4096, bits=32, disabled=False, virtual=False, prefetchable=False) 80:05.4
Region(rtype='Memory', region=0, address=0xfa000000, size=16777216, bits=32, disabled=False, virtual=False, prefetchable=False) 80:01.0/82:00.0
Region(rtype='Memory', region=0, address=0xfb080000, size=16384, bits=32, disabled=False, virtual=False, prefetchable=False) 80:01.0/82:00.1
Region(rtype='Memory', region=1, address=0x2e000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 00:03.0/12:00.0/13:08.0/15:00.0
Region(rtype='Memory', region=3, address=0x2e400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 00:03.0/12:00.0/13:08.0/15:00.0
Region(rtype='Memory', region=1, address=0x2e800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 00:03.0/12:00.0/13:04.0/14:00.0
Region(rtype='Memory', region=3, address=0x2ec00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 00:03.0/12:00.0/13:04.0/14:00.0
Region(rtype='Memory', region=1, address=0x2f000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 00:02.0/0b:00.0/0c:08.0/0e:00.0
Region(rtype='Memory', region=3, address=0x2f400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 00:02.0/0b:00.0/0c:08.0/0e:00.0
Region(rtype='Memory', region=1, address=0x2f800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 00:02.0/0b:00.0/0c:04.0/0d:00.0
Region(rtype='Memory', region=3, address=0x2fc00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 00:02.0/0b:00.0/0c:04.0/0d:00.0
Region(rtype='Memory', region=0, address=0x2fffff00000, size=65536, bits=64, disabled=False, virtual=False, prefetchable=False) 00:14.0
Region(rtype='Memory', region=0, address=0x2fffff10000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.7
Region(rtype='Memory', region=0, address=0x2fffff14000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.6
Region(rtype='Memory', region=0, address=0x2fffff18000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.5
Region(rtype='Memory', region=0, address=0x2fffff1c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.4
Region(rtype='Memory', region=0, address=0x2fffff20000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.3
Region(rtype='Memory', region=0, address=0x2fffff24000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.2
Region(rtype='Memory', region=0, address=0x2fffff28000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.1
Region(rtype='Memory', region=0, address=0x2fffff2c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 00:04.0
Region(rtype='Memory', region=0, address=0x2fffff31000, size=256, bits=64, disabled=False, virtual=False, prefetchable=False) 00:1f.3
Region(rtype='Memory', region=0, address=0x30000000000, size=2097152, bits=64, disabled=False, virtual=False, prefetchable=True) 80:00.0/81:00.0
Region(rtype='Memory', region=0, address=0x30000200000, size=2097152, bits=64, disabled=False, virtual=False, prefetchable=True) 80:00.0/81:00.1
Region(rtype='Memory', region=4, address=0x30000400000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=True) 80:00.0/81:00.0
Region(rtype='Memory', region=4, address=0x30000604000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=True) 80:00.0/81:00.1
Region(rtype='Memory', region=1, address=0x3e000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 80:03.0/8d:00.0/8e:08.0/90:00.0
Region(rtype='Memory', region=3, address=0x3e400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 80:03.0/8d:00.0/8e:08.0/90:00.0
Region(rtype='Memory', region=1, address=0x3e800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 80:03.0/8d:00.0/8e:04.0/8f:00.0
Region(rtype='Memory', region=3, address=0x3ec00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 80:03.0/8d:00.0/8e:04.0/8f:00.0
Region(rtype='Memory', region=1, address=0x3f000000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 80:02.0/83:00.0/84:0c.0/8c:00.0
Region(rtype='Memory', region=3, address=0x3f400000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 80:02.0/83:00.0/84:0c.0/8c:00.0
Region(rtype='Memory', region=1, address=0x3f800000000, size=17179869184, bits=64, disabled=False, virtual=False, prefetchable=True) 80:02.0/83:00.0/84:08.0/8b:00.0
Region(rtype='Memory', region=3, address=0x3fc00000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 80:02.0/83:00.0/84:08.0/8b:00.0
Region(rtype='Memory', region=1, address=0x3fc10000000, size=268435456, bits=64, disabled=False, virtual=False, prefetchable=True) 80:01.0/82:00.0
Region(rtype='Memory', region=3, address=0x3fc20000000, size=33554432, bits=64, disabled=False, virtual=False, prefetchable=True) 80:01.0/82:00.0
Region(rtype='Memory', region=0, address=0x3fffff00000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.7
Region(rtype='Memory', region=0, address=0x3fffff04000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.6
Region(rtype='Memory', region=0, address=0x3fffff08000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.5
Region(rtype='Memory', region=0, address=0x3fffff0c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.4
Region(rtype='Memory', region=0, address=0x3fffff10000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.3
Region(rtype='Memory', region=0, address=0x3fffff14000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.2
Region(rtype='Memory', region=0, address=0x3fffff18000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.1
Region(rtype='Memory', region=0, address=0x3fffff1c000, size=16384, bits=64, disabled=False, virtual=False, prefetchable=False) 80:04.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bridge Regions
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:1c.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:1c.7
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 00:1c.7/1d:00.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:00.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:08.0
BridgeRegion(prefetchable=False, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x200001fffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x20000ffffff, size=16777216, disabled=False, bits=None) 00:01.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000000000, end=0x20000ffffff, size=16777216, disabled=False, bits=None) 00:01.0/01:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000200000, end=0x200003fffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:01.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000400000, end=0x200005fffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:02.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000600000, end=0x200007fffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:03.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000800000, end=0x200009fffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:04.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000a00000, end=0x20000bfffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:05.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000c00000, end=0x20000dfffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:06.0
BridgeRegion(prefetchable=False, type='memory', start=0x20000e00000, end=0x20000ffffff, size=2097152, disabled=False, bits=None) 00:01.0/01:00.0/02:07.0
BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2e401ffffff, size=17213423616, disabled=False, bits=None) 00:03.0/12:00.0/13:08.0
BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2ec01ffffff, size=51573161984, disabled=False, bits=None) 00:03.0
BridgeRegion(prefetchable=False, type='memory', start=0x2e000000000, end=0x2ec01ffffff, size=51573161984, disabled=False, bits=None) 00:03.0/12:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x2e800000000, end=0x2ec01ffffff, size=17213423616, disabled=False, bits=None) 00:03.0/12:00.0/13:04.0
BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2f401ffffff, size=17213423616, disabled=False, bits=None) 00:02.0/0b:00.0/0c:08.0
BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2fc01ffffff, size=51573161984, disabled=False, bits=None) 00:02.0
BridgeRegion(prefetchable=False, type='memory', start=0x2f000000000, end=0x2fc01ffffff, size=51573161984, disabled=False, bits=None) 00:02.0/0b:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0
BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0/0f:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x2f402000000, end=0x2f4021fffff, size=2097152, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0
BridgeRegion(prefetchable=False, type='memory', start=0x2f800000000, end=0x2fc01ffffff, size=17213423616, disabled=False, bits=None) 00:02.0/0b:00.0/0c:04.0
BridgeRegion(prefetchable=False, type='memory', start=0x30000000000, end=0x300008fffff, size=9437184, disabled=False, bits=None) 80:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3e401ffffff, size=17213423616, disabled=False, bits=None) 80:03.0/8d:00.0/8e:08.0
BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3ec01ffffff, size=51573161984, disabled=False, bits=None) 80:03.0
BridgeRegion(prefetchable=False, type='memory', start=0x3e000000000, end=0x3ec01ffffff, size=51573161984, disabled=False, bits=None) 80:03.0/8d:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0
BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0/91:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x3e402000000, end=0x3e4021fffff, size=2097152, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0
BridgeRegion(prefetchable=False, type='memory', start=0x3e800000000, end=0x3ec01ffffff, size=17213423616, disabled=False, bits=None) 80:03.0/8d:00.0/8e:04.0
BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3f401ffffff, size=17213423616, disabled=False, bits=None) 80:02.0/83:00.0/84:0c.0
BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3fc01ffffff, size=51573161984, disabled=False, bits=None) 80:02.0
BridgeRegion(prefetchable=False, type='memory', start=0x3f000000000, end=0x3fc01ffffff, size=51573161984, disabled=False, bits=None) 80:02.0/83:00.0
BridgeRegion(prefetchable=False, type='memory', start=0x3f800000000, end=0x3fc01ffffff, size=17213423616, disabled=False, bits=None) 80:02.0/83:00.0/84:08.0
BridgeRegion(prefetchable=False, type='memory', start=0x3fc10000000, end=0x3fc21ffffff, size=301989888, disabled=False, bits=None) 80:01.0
BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None) 00:02.0
BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None) 00:02.0/0b:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0
BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0/0f:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0x1000, end=0x1fff, size=4096, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0x2000, end=0x2fff, size=4096, disabled=False, bits=None) 00:1c.0
BridgeRegion(prefetchable=True, type='i/o', start=0x3000, end=0x3fff, size=4096, disabled=False, bits=None) 00:1c.7
BridgeRegion(prefetchable=True, type='i/o', start=0x3000, end=0x3fff, size=4096, disabled=False, bits=None) 00:1c.7/1d:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None) 80:03.0
BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None) 80:03.0/8d:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0
BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0/91:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0x8000, end=0x8fff, size=4096, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:01.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:02.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:03.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:04.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:05.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:06.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:01.0/01:00.0/02:07.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:02.0/0b:00.0/0c:04.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:02.0/0b:00.0/0c:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:04.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:00.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:02.0/83:00.0/84:0c.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:03.0/8d:00.0/8e:04.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xfff, size=None, disabled=True, bits=None) 80:03.0/8d:00.0/8e:08.0
BridgeRegion(prefetchable=True, type='i/o', start=0xf000, end=0xffff, size=4096, disabled=False, bits=None) 80:01.0
BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x90ffffff, size=16777216, disabled=False, bits=None) 00:02.0/0b:00.0/0c:04.0
BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x92ffffff, size=50331648, disabled=False, bits=None) 00:02.0
BridgeRegion(prefetchable=True, type='memory', start=0x90000000, end=0x92ffffff, size=50331648, disabled=False, bits=None) 00:02.0/0b:00.0
BridgeRegion(prefetchable=True, type='memory', start=0x91000000, end=0x91ffffff, size=16777216, disabled=False, bits=None) 00:02.0/0b:00.0/0c:08.0
BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x921fffff, size=2097152, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0/0f:00.0
BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x921fffff, size=2097152, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0
BridgeRegion(prefetchable=True, type='memory', start=0x92000000, end=0x922fffff, size=3145728, disabled=False, bits=None) 00:02.0/0b:00.0/0c:0c.0
BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc0ffffff, size=16777216, disabled=False, bits=None) 00:03.0/12:00.0/13:08.0
BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc23fffff, size=37748736, disabled=False, bits=None) 00:03.0/12:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xc0000000, end=0xc24fffff, size=38797312, disabled=False, bits=None) 00:03.0
BridgeRegion(prefetchable=True, type='memory', start=0xc1000000, end=0xc1ffffff, size=16777216, disabled=False, bits=None) 00:03.0/12:00.0/13:04.0
BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc20fffff, size=1048576, disabled=False, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0
BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc23fffff, size=4194304, disabled=False, bits=None) 00:03.0/12:00.0/13:0c.0
BridgeRegion(prefetchable=True, type='memory', start=0xc2000000, end=0xc23fffff, size=4194304, disabled=False, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xc2100000, end=0xc21fffff, size=1048576, disabled=False, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0
BridgeRegion(prefetchable=True, type='memory', start=0xc2200000, end=0xc22fffff, size=1048576, disabled=False, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0
BridgeRegion(prefetchable=True, type='memory', start=0xc2300000, end=0xc23fffff, size=1048576, disabled=False, bits=None) 00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xc6000000, end=0xc70fffff, size=17825792, disabled=False, bits=None) 00:1c.7
BridgeRegion(prefetchable=True, type='memory', start=0xc6000000, end=0xc70fffff, size=17825792, disabled=False, bits=None) 00:1c.7/1d:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc72fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:07.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc79fffff, size=8388608, disabled=False, bits=None) 00:01.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7200000, end=0xc79fffff, size=8388608, disabled=False, bits=None) 00:01.0/01:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7300000, end=0xc73fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:06.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7400000, end=0xc74fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:05.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7500000, end=0xc75fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:04.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7600000, end=0xc76fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:03.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7700000, end=0xc77fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:02.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7800000, end=0xc78fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:01.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7900000, end=0xc79fffff, size=1048576, disabled=False, bits=None) 00:01.0/01:00.0/02:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xc7a00000, end=0xc7bfffff, size=2097152, disabled=False, bits=None) 00:1c.0
BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xc8ffffff, size=16777216, disabled=False, bits=None) 80:03.0/8d:00.0/8e:04.0
BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xcaffffff, size=50331648, disabled=False, bits=None) 80:03.0
BridgeRegion(prefetchable=True, type='memory', start=0xc8000000, end=0xcaffffff, size=50331648, disabled=False, bits=None) 80:03.0/8d:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xc9000000, end=0xc9ffffff, size=16777216, disabled=False, bits=None) 80:03.0/8d:00.0/8e:08.0
BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca1fffff, size=2097152, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0/91:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca1fffff, size=2097152, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0
BridgeRegion(prefetchable=True, type='memory', start=0xca000000, end=0xca2fffff, size=3145728, disabled=False, bits=None) 80:03.0/8d:00.0/8e:0c.0
BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf4ffffff, size=16777216, disabled=False, bits=None) 80:02.0/83:00.0/84:0c.0
BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf63fffff, size=37748736, disabled=False, bits=None) 80:02.0/83:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xf4000000, end=0xf64fffff, size=38797312, disabled=False, bits=None) 80:02.0
BridgeRegion(prefetchable=True, type='memory', start=0xf5000000, end=0xf5ffffff, size=16777216, disabled=False, bits=None) 80:02.0/83:00.0/84:08.0
BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf60fffff, size=1048576, disabled=False, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0
BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf63fffff, size=4194304, disabled=False, bits=None) 80:02.0/83:00.0/84:04.0
BridgeRegion(prefetchable=True, type='memory', start=0xf6000000, end=0xf63fffff, size=4194304, disabled=False, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xf6100000, end=0xf61fffff, size=1048576, disabled=False, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:08.0
BridgeRegion(prefetchable=True, type='memory', start=0xf6200000, end=0xf62fffff, size=1048576, disabled=False, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0
BridgeRegion(prefetchable=True, type='memory', start=0xf6300000, end=0xf63fffff, size=1048576, disabled=False, bits=None) 80:02.0/83:00.0/84:04.0/85:00.0/86:00.0
BridgeRegion(prefetchable=True, type='memory', start=0xfa000000, end=0xfb0fffff, size=17825792, disabled=False, bits=None) 80:01.0
BridgeRegion(prefetchable=True, type='memory', start=0xfff00000, end=0xfffff, size=None, disabled=True, bits=None) 80:00.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Enabled Regions (device & bridge)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
(0x580, 0x59f) R 00:1f.3 SMBus: Intel Corporation C610/X99 series chipset SMBus Controller (rev 05)
(0x1000, 0x1fff) B 00:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
(0x1000, 0x1fff) B 00:02.0/0b:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x1000, 0x1fff) B 00:02.0/0b:00.0/0c:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x1000, 0x1fff) B 00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
(0x1000, 0x1fff) B 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
(0x2000, 0x2fff) B 00:1c.0 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #1 (rev d5) (prog-if 00 [Normal decode])
(0x2000, 0x20ff) R 00:1c.0/1c:00.0 Serial Attached SCSI controller: Broadcom / LSI SAS3008 PCI-Express Fusion-MPT SAS-3 (rev 02)
(0x3000, 0x3fff) B 00:1c.7 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #8 (rev d5) (prog-if 00 [Normal decode])
(0x3000, 0x3fff) B 00:1c.7/1d:00.0 PCI bridge: ASPEED Technology, Inc. AST1150 PCI-to-PCI Bridge (rev 03) (prog-if 00 [Normal decode])
(0x3000, 0x307f) R 00:1c.7/1d:00.0/1e:00.0 VGA compatible controller: ASPEED Technology, Inc. ASPEED Graphics Family (rev 30) (prog-if 00 [VGA controller])
(0x7000, 0x701f) R 00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
(0x7020, 0x703f) R 00:11.3 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 2 (rev 05)
(0x7040, 0x705f) R 00:11.2 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 1 (rev 05)
(0x7060, 0x707f) R 00:11.1 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 0 (rev 05)
(0x7080, 0x7083) R 00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
(0x7090, 0x7097) R 00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
(0x70a0, 0x70a3) R 00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
(0x70b0, 0x70b7) R 00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
(0x8000, 0x8fff) B 80:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
(0x8000, 0x8fff) B 80:03.0/8d:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x8000, 0x8fff) B 80:03.0/8d:00.0/8e:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x8000, 0x8fff) B 80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
(0x8000, 0x8fff) B 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
(0xf000, 0xffff) B 80:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
(0xf000, 0xf07f) R 80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])
(0x90000000, 0x92ffffff) B 00:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
(0x90000000, 0x92ffffff) B 00:02.0/0b:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x90000000, 0x90ffffff) B 00:02.0/0b:00.0/0c:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x90000000, 0x90ffffff) R 00:02.0/0b:00.0/0c:04.0/0d:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x91000000, 0x91ffffff) B 00:02.0/0b:00.0/0c:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x91000000, 0x91ffffff) R 00:02.0/0b:00.0/0c:08.0/0e:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x92000000, 0x922fffff) B 00:02.0/0b:00.0/0c:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x92000000, 0x921fffff) B 00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
(0x92000000, 0x921fffff) B 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
(0x92200000, 0x9223ffff) R 00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
(0x92240000, 0x92241fff) R 00:02.0/0b:00.0/0c:0c.0/0f:00.1 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
(0x92242000, 0x92243fff) R 00:02.0/0b:00.0/0c:0c.0/0f:00.2 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
(0x92244000, 0x92245fff) R 00:02.0/0b:00.0/0c:0c.0/0f:00.3 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
(0x92246000, 0x92247fff) R 00:02.0/0b:00.0/0c:0c.0/0f:00.4 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
(0xc0000000, 0xc24fffff) B 00:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
(0xc0000000, 0xc23fffff) B 00:03.0/12:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xc0000000, 0xc0ffffff) B 00:03.0/12:00.0/13:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xc0000000, 0xc0ffffff) R 00:03.0/12:00.0/13:08.0/15:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0xc1000000, 0xc1ffffff) B 00:03.0/12:00.0/13:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xc1000000, 0xc1ffffff) R 00:03.0/12:00.0/13:04.0/14:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0xc2000000, 0xc23fffff) B 00:03.0/12:00.0/13:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xc2000000, 0xc23fffff) B 00:03.0/12:00.0/13:0c.0/16:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xc2000000, 0xc20fffff) B 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xc2000000, 0xc2003fff) R 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0/1b:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
(0xc2004000, 0xc2005fff) R 00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0/1b:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
(0xc2100000, 0xc21fffff) B 00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xc2100000, 0xc2103fff) R 00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0/1a:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
(0xc2200000, 0xc22fffff) B 00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xc2200000, 0xc2203fff) R 00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0/19:00.0 Non-Volatile memory controller: Phison Electronics Corporation E12 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
(0xc2300000, 0xc23fffff) B 00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xc2300000, 0xc2303fff) R 00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0/18:00.0 Non-Volatile memory controller: MAXIO Technology (Hangzhou) Ltd. NVMe SSD Controller MAP1202 (rev 01) (prog-if 02 [NVM Express])
(0xc2500000, 0xc25007ff) R 00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
(0xc2501000, 0xc25013ff) R 00:1d.0 USB controller: Intel Corporation C610/X99 series chipset USB Enhanced Host Controller #1 (rev 05) (prog-if 20 [EHCI])
(0xc2502000, 0xc25023ff) R 00:1a.0 USB controller: Intel Corporation C610/X99 series chipset USB Enhanced Host Controller #2 (rev 05) (prog-if 20 [EHCI])
(0xc2504000, 0xc250400f) R 00:16.1 Communication controller: Intel Corporation C610/X99 series chipset MEI Controller #2 (rev 05)
(0xc2505000, 0xc250500f) R 00:16.0 Communication controller: Intel Corporation C610/X99 series chipset MEI Controller #1 (rev 05)
(0xc2506000, 0xc2506fff) R 00:11.3 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 2 (rev 05)
(0xc2507000, 0xc2507fff) R 00:11.2 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 1 (rev 05)
(0xc2508000, 0xc2508fff) R 00:11.1 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 0 (rev 05)
(0xc2509000, 0xc2509fff) R 00:05.4 PIC: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC (rev 01) (prog-if 20 [IO(X)-APIC])
(0xc6000000, 0xc70fffff) B 00:1c.7 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #8 (rev d5) (prog-if 00 [Normal decode])
(0xc6000000, 0xc70fffff) B 00:1c.7/1d:00.0 PCI bridge: ASPEED Technology, Inc. AST1150 PCI-to-PCI Bridge (rev 03) (prog-if 00 [Normal decode])
(0xc6000000, 0xc6ffffff) R 00:1c.7/1d:00.0/1e:00.0 VGA compatible controller: ASPEED Technology, Inc. ASPEED Graphics Family (rev 30) (prog-if 00 [VGA controller])
(0xc7000000, 0xc701ffff) R 00:1c.7/1d:00.0/1e:00.0 VGA compatible controller: ASPEED Technology, Inc. ASPEED Graphics Family (rev 30) (prog-if 00 [VGA controller])
(0xc7200000, 0xc79fffff) B 00:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
(0xc7200000, 0xc79fffff) B 00:01.0/01:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7200000, 0xc72fffff) B 00:01.0/01:00.0/02:07.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7210000, 0xc7213fff) R 00:01.0/01:00.0/02:07.0/0a:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
(0xc7300000, 0xc73fffff) B 00:01.0/01:00.0/02:06.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7310000, 0xc7313fff) R 00:01.0/01:00.0/02:06.0/09:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
(0xc7400000, 0xc74fffff) B 00:01.0/01:00.0/02:05.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7410000, 0xc7413fff) R 00:01.0/01:00.0/02:05.0/08:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
(0xc7500000, 0xc75fffff) B 00:01.0/01:00.0/02:04.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7510000, 0xc7513fff) R 00:01.0/01:00.0/02:04.0/07:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
(0xc7600000, 0xc76fffff) B 00:01.0/01:00.0/02:03.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7610000, 0xc7613fff) R 00:01.0/01:00.0/02:03.0/06:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
(0xc7700000, 0xc77fffff) B 00:01.0/01:00.0/02:02.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7710000, 0xc7713fff) R 00:01.0/01:00.0/02:02.0/05:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
(0xc7800000, 0xc78fffff) B 00:01.0/01:00.0/02:01.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7800000, 0xc7803fff) R 00:01.0/01:00.0/02:01.0/04:00.0 Non-Volatile memory controller: Union Memory (Shenzhen) AM630 PCIe 4.0 x4 NVMe SSD Controller (rev 03) (prog-if 02 [NVM Express])
(0xc7900000, 0xc79fffff) B 00:01.0/01:00.0/02:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0xc7910000, 0xc7913fff) R 00:01.0/01:00.0/02:00.0/03:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
(0xc7a00000, 0xc7bfffff) B 00:1c.0 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #1 (rev d5) (prog-if 00 [Normal decode])
(0xc7b00000, 0xc7b3ffff) R 00:1c.0/1c:00.0 Serial Attached SCSI controller: Broadcom / LSI SAS3008 PCI-Express Fusion-MPT SAS-3 (rev 02)
(0xc7b40000, 0xc7b4ffff) R 00:1c.0/1c:00.0 Serial Attached SCSI controller: Broadcom / LSI SAS3008 PCI-Express Fusion-MPT SAS-3 (rev 02)
(0xc8000000, 0xcaffffff) B 80:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
(0xc8000000, 0xcaffffff) B 80:03.0/8d:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xc8000000, 0xc8ffffff) B 80:03.0/8d:00.0/8e:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xc8000000, 0xc8ffffff) R 80:03.0/8d:00.0/8e:04.0/8f:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0xc9000000, 0xc9ffffff) B 80:03.0/8d:00.0/8e:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xc9000000, 0xc9ffffff) R 80:03.0/8d:00.0/8e:08.0/90:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0xca000000, 0xca2fffff) B 80:03.0/8d:00.0/8e:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xca000000, 0xca1fffff) B 80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
(0xca000000, 0xca1fffff) B 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
(0xca200000, 0xca23ffff) R 80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
(0xca240000, 0xca241fff) R 80:03.0/8d:00.0/8e:0c.0/91:00.1 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
(0xca242000, 0xca243fff) R 80:03.0/8d:00.0/8e:0c.0/91:00.2 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
(0xca244000, 0xca245fff) R 80:03.0/8d:00.0/8e:0c.0/91:00.3 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
(0xca246000, 0xca247fff) R 80:03.0/8d:00.0/8e:0c.0/91:00.4 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
(0xf4000000, 0xf64fffff) B 80:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
(0xf4000000, 0xf63fffff) B 80:02.0/83:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xf4000000, 0xf4ffffff) B 80:02.0/83:00.0/84:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xf4000000, 0xf4ffffff) R 80:02.0/83:00.0/84:0c.0/8c:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0xf5000000, 0xf5ffffff) B 80:02.0/83:00.0/84:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xf5000000, 0xf5ffffff) R 80:02.0/83:00.0/84:08.0/8b:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0xf6000000, 0xf63fffff) B 80:02.0/83:00.0/84:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0xf6000000, 0xf63fffff) B 80:02.0/83:00.0/84:04.0/85:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xf6000000, 0xf60fffff) B 80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xf6000000, 0xf6003fff) R 80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0/8a:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
(0xf6100000, 0xf61fffff) B 80:02.0/83:00.0/84:04.0/85:00.0/86:08.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xf6100000, 0xf6103fff) R 80:02.0/83:00.0/84:04.0/85:00.0/86:08.0/89:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller SM981/PM981/PM983 (prog-if 02 [NVM Express])
(0xf6200000, 0xf62fffff) B 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xf6200000, 0xf6203fff) R 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0/88:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
(0xf6204000, 0xf6205fff) R 80:02.0/83:00.0/84:04.0/85:00.0/86:04.0/88:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
(0xf6300000, 0xf63fffff) B 80:02.0/83:00.0/84:04.0/85:00.0/86:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
(0xf6300000, 0xf6303fff) R 80:02.0/83:00.0/84:04.0/85:00.0/86:00.0/87:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
(0xf6500000, 0xf6500fff) R 80:05.4 PIC: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC (rev 01) (prog-if 20 [IO(X)-APIC])
(0xfa000000, 0xfb0fffff) B 80:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
(0xfa000000, 0xfaffffff) R 80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])
(0xfb080000, 0xfb083fff) R 80:01.0/82:00.1 Audio device: NVIDIA Corporation Device 10fa (rev a1)
(0x20000000000, 0x20000ffffff) B 00:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
(0x20000000000, 0x20000ffffff) B 00:01.0/01:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000000000, 0x200001fffff) B 00:01.0/01:00.0/02:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000200000, 0x200003fffff) B 00:01.0/01:00.0/02:01.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000400000, 0x200005fffff) B 00:01.0/01:00.0/02:02.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000600000, 0x200007fffff) B 00:01.0/01:00.0/02:03.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000800000, 0x200009fffff) B 00:01.0/01:00.0/02:04.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000a00000, 0x20000bfffff) B 00:01.0/01:00.0/02:05.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000c00000, 0x20000dfffff) B 00:01.0/01:00.0/02:06.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x20000e00000, 0x20000ffffff) B 00:01.0/01:00.0/02:07.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
(0x2e000000000, 0x2ec01ffffff) B 00:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
(0x2e000000000, 0x2ec01ffffff) B 00:03.0/12:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x2e000000000, 0x2e401ffffff) B 00:03.0/12:00.0/13:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x2e000000000, 0x2e3ffffffff) R 00:03.0/12:00.0/13:08.0/15:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2e400000000, 0x2e401ffffff) R 00:03.0/12:00.0/13:08.0/15:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2e800000000, 0x2ec01ffffff) B 00:03.0/12:00.0/13:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x2e800000000, 0x2ebffffffff) R 00:03.0/12:00.0/13:04.0/14:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2ec00000000, 0x2ec01ffffff) R 00:03.0/12:00.0/13:04.0/14:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2f000000000, 0x2fc01ffffff) B 00:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
(0x2f000000000, 0x2fc01ffffff) B 00:02.0/0b:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x2f000000000, 0x2f401ffffff) B 00:02.0/0b:00.0/0c:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x2f000000000, 0x2f3ffffffff) R 00:02.0/0b:00.0/0c:08.0/0e:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2f400000000, 0x2f401ffffff) R 00:02.0/0b:00.0/0c:08.0/0e:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2f402000000, 0x2f4021fffff) B 00:02.0/0b:00.0/0c:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x2f402000000, 0x2f4021fffff) B 00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
(0x2f402000000, 0x2f4021fffff) B 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
(0x2f800000000, 0x2fc01ffffff) B 00:02.0/0b:00.0/0c:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x2f800000000, 0x2fbffffffff) R 00:02.0/0b:00.0/0c:04.0/0d:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2fc00000000, 0x2fc01ffffff) R 00:02.0/0b:00.0/0c:04.0/0d:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x2fffff00000, 0x2fffff0ffff) R 00:14.0 USB controller: Intel Corporation C610/X99 series chipset USB xHCI Host Controller (rev 05) (prog-if 30 [XHCI])
(0x2fffff10000, 0x2fffff13fff) R 00:04.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7 (rev 01)
(0x2fffff14000, 0x2fffff17fff) R 00:04.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6 (rev 01)
(0x2fffff18000, 0x2fffff1bfff) R 00:04.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5 (rev 01)
(0x2fffff1c000, 0x2fffff1ffff) R 00:04.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4 (rev 01)
(0x2fffff20000, 0x2fffff23fff) R 00:04.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3 (rev 01)
(0x2fffff24000, 0x2fffff27fff) R 00:04.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2 (rev 01)
(0x2fffff28000, 0x2fffff2bfff) R 00:04.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1 (rev 01)
(0x2fffff2c000, 0x2fffff2ffff) R 00:04.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0 (rev 01)
(0x2fffff31000, 0x2fffff310ff) R 00:1f.3 SMBus: Intel Corporation C610/X99 series chipset SMBus Controller (rev 05)
(0x30000000000, 0x300008fffff) B 80:00.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 0 (rev 01) (prog-if 00 [Normal decode])
(0x30000000000, 0x300001fffff) R 80:00.0/81:00.0 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
(0x30000200000, 0x300003fffff) R 80:00.0/81:00.1 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
(0x30000400000, 0x30000403fff) R 80:00.0/81:00.0 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
(0x30000604000, 0x30000607fff) R 80:00.0/81:00.1 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
(0x3e000000000, 0x3ec01ffffff) B 80:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
(0x3e000000000, 0x3ec01ffffff) B 80:03.0/8d:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x3e000000000, 0x3e401ffffff) B 80:03.0/8d:00.0/8e:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x3e000000000, 0x3e3ffffffff) R 80:03.0/8d:00.0/8e:08.0/90:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3e400000000, 0x3e401ffffff) R 80:03.0/8d:00.0/8e:08.0/90:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3e402000000, 0x3e4021fffff) B 80:03.0/8d:00.0/8e:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x3e402000000, 0x3e4021fffff) B 80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
(0x3e402000000, 0x3e4021fffff) B 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
(0x3e800000000, 0x3ec01ffffff) B 80:03.0/8d:00.0/8e:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x3e800000000, 0x3ebffffffff) R 80:03.0/8d:00.0/8e:04.0/8f:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3ec00000000, 0x3ec01ffffff) R 80:03.0/8d:00.0/8e:04.0/8f:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3f000000000, 0x3fc01ffffff) B 80:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
(0x3f000000000, 0x3fc01ffffff) B 80:02.0/83:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x3f000000000, 0x3f401ffffff) B 80:02.0/83:00.0/84:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x3f000000000, 0x3f3ffffffff) R 80:02.0/83:00.0/84:0c.0/8c:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3f400000000, 0x3f401ffffff) R 80:02.0/83:00.0/84:0c.0/8c:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3f800000000, 0x3fc01ffffff) B 80:02.0/83:00.0/84:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
(0x3f800000000, 0x3fbffffffff) R 80:02.0/83:00.0/84:08.0/8b:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3fc00000000, 0x3fc01ffffff) R 80:02.0/83:00.0/84:08.0/8b:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
(0x3fc10000000, 0x3fc21ffffff) B 80:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
(0x3fc10000000, 0x3fc1fffffff) R 80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])
(0x3fc20000000, 0x3fc21ffffff) R 80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])
(0x3fffff00000, 0x3fffff03fff) R 80:04.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7 (rev 01)
(0x3fffff04000, 0x3fffff07fff) R 80:04.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6 (rev 01)
(0x3fffff08000, 0x3fffff0bfff) R 80:04.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5 (rev 01)
(0x3fffff0c000, 0x3fffff0ffff) R 80:04.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4 (rev 01)
(0x3fffff10000, 0x3fffff13fff) R 80:04.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3 (rev 01)
(0x3fffff14000, 0x3fffff17fff) R 80:04.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2 (rev 01)
(0x3fffff18000, 0x3fffff1bfff) R 80:04.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1 (rev 01)
(0x3fffff1c000, 0x3fffff1ffff) R 80:04.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0 (rev 01)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|        Start          End        |         Size | Device
|  000000000580 00000000059f       |           20 |  00:1f.3 SMBus: Intel Corporation C610/X99 series chipset SMBus Controller (rev 05)


|        Start          End        |         Size | Device
|  000000001000 000000001fff       |         1000 |  00:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0/0c:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Norma


|        Start          End        |         Size | Device
|  000000002000 000000002fff       |         1000 |  00:1c.0 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #1 (rev d5) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   000000002000 0000000020ff      |          100 |   00:1c.0/1c:00.0 Serial Attached SCSI controller: Broadcom / LSI SAS3008 PCI-Express Fusion-MPT SAS-3 (rev 02)


|        Start          End        |         Size | Device
|  000000003000 000000003fff       |         1000 |  00:1c.7 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #8 (rev d5) (prog-if 00 [Normal decode]) && 00:1c.7/1d:00.0 PCI bridge: ASPEED Technology, Inc. AST1150 PCI-to-PCI Bridge (rev 03) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   000000003000 00000000307f      |           80 |   00:1c.7/1d:00.0/1e:00.0 VGA compatible controller: ASPEED Technology, Inc. ASPEED Graphics Family (rev 30) (prog-if 00 [VGA controller])


|        Start          End        |         Size | Device
|  000000007000 00000000701f       |           20 |  00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
|  000000007020 00000000703f       |           20 |  00:11.3 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 2 (rev 05)
|  000000007040 00000000705f       |           20 |  00:11.2 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 1 (rev 05)
|  000000007060 00000000707f       |           20 |  00:11.1 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 0 (rev 05)
|  000000007080 000000007083       |            4 |  00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
|  000000007090 000000007097       |            8 |  00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
|  0000000070a0 0000000070a3       |            4 |  00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
|  0000000070b0 0000000070b7       |            8 |  00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])


|        Start          End        |         Size | Device
|  000000008000 000000008fff       |         1000 |  80:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0/8e:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Norma


|        Start          End        |         Size | Device
|  00000000f000 00000000ffff       |         1000 |  80:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   00000000f000 00000000f07f      |           80 |   80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])


|        Start          End        |         Size | Device
|  000090000000 000092ffffff       |      3000000 |  00:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   000090000000 000090ffffff      |      1000000 |   00:02.0/0b:00.0/0c:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0/0c:04.0/0d:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   000091000000 000091ffffff      |      1000000 |   00:02.0/0b:00.0/0c:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0/0c:08.0/0e:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   000092000000 0000922fffff      |       300000 |   00:02.0/0b:00.0/0c:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    000092000000 0000921fffff     |       200000 |    00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
|    000092200000 00009223ffff     |        40000 |    00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode])
|    000092240000 000092241fff     |         2000 |    00:02.0/0b:00.0/0c:0c.0/0f:00.1 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
|    000092242000 000092243fff     |         2000 |    00:02.0/0b:00.0/0c:0c.0/0f:00.2 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
|    000092244000 000092245fff     |         2000 |    00:02.0/0b:00.0/0c:0c.0/0f:00.3 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)
|    000092246000 000092247fff     |         2000 |    00:02.0/0b:00.0/0c:0c.0/0f:00.4 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ba)


|        Start          End        |         Size | Device
|  0000c0000000 0000c24fffff       |      2500000 |  00:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   0000c0000000 0000c23fffff      |      2400000 |   00:03.0/12:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c0000000 0000c0ffffff     |      1000000 |    00:03.0/12:00.0/13:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 00:03.0/12:00.0/13:08.0/15:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    0000c1000000 0000c1ffffff     |      1000000 |    00:03.0/12:00.0/13:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 00:03.0/12:00.0/13:04.0/14:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    0000c2000000 0000c23fffff     |       400000 |    00:03.0/12:00.0/13:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 00:03.0/12:00.0/13:0c.0/16:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|     0000c2000000 0000c20fffff    |       100000 |     00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000c2000000 0000c2003fff   |         4000 |      00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0/1b:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
|      0000c2004000 0000c2005fff   |         2000 |      00:03.0/12:00.0/13:0c.0/16:00.0/17:0c.0/1b:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
|     0000c2100000 0000c21fffff    |       100000 |     00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000c2100000 0000c2103fff   |         4000 |      00:03.0/12:00.0/13:0c.0/16:00.0/17:08.0/1a:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
|     0000c2200000 0000c22fffff    |       100000 |     00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000c2200000 0000c2203fff   |         4000 |      00:03.0/12:00.0/13:0c.0/16:00.0/17:04.0/19:00.0 Non-Volatile memory controller: Phison Electronics Corporation E12 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
|     0000c2300000 0000c23fffff    |       100000 |     00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000c2300000 0000c2303fff   |         4000 |      00:03.0/12:00.0/13:0c.0/16:00.0/17:00.0/18:00.0 Non-Volatile memory controller: MAXIO Technology (Hangzhou) Ltd. NVMe SSD Controller MAP1202 (rev 01) (prog-if 02 [NVM Express])


|        Start          End        |         Size | Device
|  0000c2500000 0000c25007ff       |          800 |  00:1f.2 SATA controller: Intel Corporation C610/X99 series chipset 6-Port SATA Controller [AHCI mode] (rev 05) (prog-if 01 [AHCI 1.0])
|  0000c2501000 0000c25013ff       |          400 |  00:1d.0 USB controller: Intel Corporation C610/X99 series chipset USB Enhanced Host Controller #1 (rev 05) (prog-if 20 [EHCI])
|  0000c2502000 0000c25023ff       |          400 |  00:1a.0 USB controller: Intel Corporation C610/X99 series chipset USB Enhanced Host Controller #2 (rev 05) (prog-if 20 [EHCI])
|  0000c2504000 0000c250400f       |           10 |  00:16.1 Communication controller: Intel Corporation C610/X99 series chipset MEI Controller #2 (rev 05)
|  0000c2505000 0000c250500f       |           10 |  00:16.0 Communication controller: Intel Corporation C610/X99 series chipset MEI Controller #1 (rev 05)
|  0000c2506000 0000c2506fff       |         1000 |  00:11.3 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 2 (rev 05)
|  0000c2507000 0000c2507fff       |         1000 |  00:11.2 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 1 (rev 05)
|  0000c2508000 0000c2508fff       |         1000 |  00:11.1 SMBus: Intel Corporation C610/X99 series chipset MS SMBus 0 (rev 05)
|  0000c2509000 0000c2509fff       |         1000 |  00:05.4 PIC: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC (rev 01) (prog-if 20 [IO(X)-APIC])


|        Start          End        |         Size | Device
|  0000c6000000 0000c70fffff       |      1100000 |  00:1c.7 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #8 (rev d5) (prog-if 00 [Normal decode]) && 00:1c.7/1d:00.0 PCI bridge: ASPEED Technology, Inc. AST1150 PCI-to-PCI Bridge (rev 03) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   0000c6000000 0000c6ffffff      |      1000000 |   00:1c.7/1d:00.0/1e:00.0 VGA compatible controller: ASPEED Technology, Inc. ASPEED Graphics Family (rev 30) (prog-if 00 [VGA controller])
|   0000c7000000 0000c701ffff      |        20000 |   00:1c.7/1d:00.0/1e:00.0 VGA compatible controller: ASPEED Technology, Inc. ASPEED Graphics Family (rev 30) (prog-if 00 [VGA controller])


|        Start          End        |         Size | Device
|  0000c7200000 0000c79fffff       |       800000 |  00:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode]) && 00:01.0/01:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   0000c7200000 0000c72fffff      |       100000 |   00:01.0/01:00.0/02:07.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7210000 0000c7213fff     |         4000 |    00:01.0/01:00.0/02:07.0/0a:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
|   0000c7300000 0000c73fffff      |       100000 |   00:01.0/01:00.0/02:06.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7310000 0000c7313fff     |         4000 |    00:01.0/01:00.0/02:06.0/09:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
|   0000c7400000 0000c74fffff      |       100000 |   00:01.0/01:00.0/02:05.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7410000 0000c7413fff     |         4000 |    00:01.0/01:00.0/02:05.0/08:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
|   0000c7500000 0000c75fffff      |       100000 |   00:01.0/01:00.0/02:04.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7510000 0000c7513fff     |         4000 |    00:01.0/01:00.0/02:04.0/07:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
|   0000c7600000 0000c76fffff      |       100000 |   00:01.0/01:00.0/02:03.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7610000 0000c7613fff     |         4000 |    00:01.0/01:00.0/02:03.0/06:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
|   0000c7700000 0000c77fffff      |       100000 |   00:01.0/01:00.0/02:02.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7710000 0000c7713fff     |         4000 |    00:01.0/01:00.0/02:02.0/05:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])
|   0000c7800000 0000c78fffff      |       100000 |   00:01.0/01:00.0/02:01.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7800000 0000c7803fff     |         4000 |    00:01.0/01:00.0/02:01.0/04:00.0 Non-Volatile memory controller: Union Memory (Shenzhen) AM630 PCIe 4.0 x4 NVMe SSD Controller (rev 03) (prog-if 02 [NVM Express])
|   0000c7900000 0000c79fffff      |       100000 |   00:01.0/01:00.0/02:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000c7910000 0000c7913fff     |         4000 |    00:01.0/01:00.0/02:00.0/03:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller] (prog-if 02 [NVM Express])


|        Start          End        |         Size | Device
|  0000c7a00000 0000c7bfffff       |       200000 |  00:1c.0 PCI bridge: Intel Corporation C610/X99 series chipset PCI Express Root Port #1 (rev d5) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   0000c7b00000 0000c7b3ffff      |        40000 |   00:1c.0/1c:00.0 Serial Attached SCSI controller: Broadcom / LSI SAS3008 PCI-Express Fusion-MPT SAS-3 (rev 02)
|   0000c7b40000 0000c7b4ffff      |        10000 |   00:1c.0/1c:00.0 Serial Attached SCSI controller: Broadcom / LSI SAS3008 PCI-Express Fusion-MPT SAS-3 (rev 02)


|        Start          End        |         Size | Device
|  0000c8000000 0000caffffff       |      3000000 |  80:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   0000c8000000 0000c8ffffff      |      1000000 |   80:03.0/8d:00.0/8e:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0/8e:04.0/8f:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   0000c9000000 0000c9ffffff      |      1000000 |   80:03.0/8d:00.0/8e:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0/8e:08.0/90:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   0000ca000000 0000ca2fffff      |       300000 |   80:03.0/8d:00.0/8e:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000ca000000 0000ca1fffff     |       200000 |    80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
|    0000ca200000 0000ca23ffff     |        40000 |    80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode])
|    0000ca240000 0000ca241fff     |         2000 |    80:03.0/8d:00.0/8e:0c.0/91:00.1 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
|    0000ca242000 0000ca243fff     |         2000 |    80:03.0/8d:00.0/8e:0c.0/91:00.2 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
|    0000ca244000 0000ca245fff     |         2000 |    80:03.0/8d:00.0/8e:0c.0/91:00.3 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)
|    0000ca246000 0000ca247fff     |         2000 |    80:03.0/8d:00.0/8e:0c.0/91:00.4 System peripheral: PLX Technology, Inc. PEX PCI Express Switch DMA interface (rev ca)


|        Start          End        |         Size | Device
|  0000f4000000 0000f64fffff       |      2500000 |  80:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   0000f4000000 0000f63fffff      |      2400000 |   80:02.0/83:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    0000f4000000 0000f4ffffff     |      1000000 |    80:02.0/83:00.0/84:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 80:02.0/83:00.0/84:0c.0/8c:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    0000f5000000 0000f5ffffff     |      1000000 |    80:02.0/83:00.0/84:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 80:02.0/83:00.0/84:08.0/8b:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    0000f6000000 0000f63fffff     |       400000 |    80:02.0/83:00.0/84:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 80:02.0/83:00.0/84:04.0/85:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|     0000f6000000 0000f60fffff    |       100000 |     80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000f6000000 0000f6003fff   |         4000 |      80:02.0/83:00.0/84:04.0/85:00.0/86:0c.0/8a:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])
|     0000f6100000 0000f61fffff    |       100000 |     80:02.0/83:00.0/84:04.0/85:00.0/86:08.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000f6100000 0000f6103fff   |         4000 |      80:02.0/83:00.0/84:04.0/85:00.0/86:08.0/89:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller SM981/PM981/PM983 (prog-if 02 [NVM Express])
|     0000f6200000 0000f62fffff    |       100000 |     80:02.0/83:00.0/84:04.0/85:00.0/86:04.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000f6200000 0000f6203fff   |         4000 |      80:02.0/83:00.0/84:04.0/85:00.0/86:04.0/88:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
|      0000f6204000 0000f6205fff   |         2000 |      80:02.0/83:00.0/84:04.0/85:00.0/86:04.0/88:00.0 Non-Volatile memory controller: Realtek Semiconductor Co., Ltd. RTS5763DL NVMe SSD Controller (rev 01) (prog-if 02 [NVM Express])
|     0000f6300000 0000f63fffff    |       100000 |     80:02.0/83:00.0/84:04.0/85:00.0/86:00.0 PCI bridge: ASMedia Technology Inc. ASM2824 PCIe Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|      0000f6300000 0000f6303fff   |         4000 |      80:02.0/83:00.0/84:04.0/85:00.0/86:00.0/87:00.0 Non-Volatile memory controller: Phison Electronics Corporation PS5013 E13 NVMe Controller (rev 01) (prog-if 02 [NVM Express])


|        Start          End        |         Size | Device
|  0000f6500000 0000f6500fff       |         1000 |  80:05.4 PIC: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D I/O APIC (rev 01) (prog-if 20 [IO(X)-APIC])


|        Start          End        |         Size | Device
|  0000fa000000 0000fb0fffff       |      1100000 |  80:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   0000fa000000 0000faffffff      |      1000000 |   80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])
|   0000fb080000 0000fb083fff      |         4000 |   80:01.0/82:00.1 Audio device: NVIDIA Corporation Device 10fa (rev a1)


|        Start          End        |         Size | Device
|  020000000000 020000ffffff       |      1000000 |  00:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode]) && 00:01.0/01:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   020000000000 0200001fffff      |       200000 |   00:01.0/01:00.0/02:00.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|   020000200000 0200003fffff      |       200000 |   00:01.0/01:00.0/02:01.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|   020000400000 0200005fffff      |       200000 |   00:01.0/01:00.0/02:02.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|   020000600000 0200007fffff      |       200000 |   00:01.0/01:00.0/02:03.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|   020000800000 0200009fffff      |       200000 |   00:01.0/01:00.0/02:04.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|   020000a00000 020000bfffff      |       200000 |   00:01.0/01:00.0/02:05.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|   020000c00000 020000dfffff      |       200000 |   00:01.0/01:00.0/02:06.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])
|   020000e00000 020000ffffff      |       200000 |   00:01.0/01:00.0/02:07.0 PCI bridge: PMC-Sierra Inc. PM8533 PFX 48xG3 PCIe Fanout Switch (prog-if 00 [Normal decode])


|        Start          End        |         Size | Device
|  02e000000000 02ec01ffffff       |    c02000000 |  00:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode]) && 00:03.0/12:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   02e000000000 02e401ffffff      |    402000000 |   00:03.0/12:00.0/13:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    02e000000000 02e3ffffffff     |    400000000 |    00:03.0/12:00.0/13:08.0/15:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    02e400000000 02e401ffffff     |      2000000 |    00:03.0/12:00.0/13:08.0/15:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   02e800000000 02ec01ffffff      |    402000000 |   00:03.0/12:00.0/13:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    02e800000000 02ebffffffff     |    400000000 |    00:03.0/12:00.0/13:04.0/14:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    02ec00000000 02ec01ffffff     |      2000000 |    00:03.0/12:00.0/13:04.0/14:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)


|        Start          End        |         Size | Device
|  02f000000000 02fc01ffffff       |    c02000000 |  00:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   02f000000000 02f401ffffff      |    402000000 |   00:02.0/0b:00.0/0c:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    02f000000000 02f3ffffffff     |    400000000 |    00:02.0/0b:00.0/0c:08.0/0e:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    02f400000000 02f401ffffff     |      2000000 |    00:02.0/0b:00.0/0c:08.0/0e:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   02f402000000 02f4021fffff      |       200000 |   00:02.0/0b:00.0/0c:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0/0c:0c.0/0f:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal decode]) && 00:02.0/0b:00.0/0c:0c.0/0f:00.0/10:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ba) (prog-if 00 [Normal
|   02f800000000 02fc01ffffff      |    402000000 |   00:02.0/0b:00.0/0c:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    02f800000000 02fbffffffff     |    400000000 |    00:02.0/0b:00.0/0c:04.0/0d:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    02fc00000000 02fc01ffffff     |      2000000 |    00:02.0/0b:00.0/0c:04.0/0d:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)


|        Start          End        |         Size | Device
|  02fffff00000 02fffff0ffff       |        10000 |  00:14.0 USB controller: Intel Corporation C610/X99 series chipset USB xHCI Host Controller (rev 05) (prog-if 30 [XHCI])
|  02fffff10000 02fffff13fff       |         4000 |  00:04.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7 (rev 01)
|  02fffff14000 02fffff17fff       |         4000 |  00:04.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6 (rev 01)
|  02fffff18000 02fffff1bfff       |         4000 |  00:04.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5 (rev 01)
|  02fffff1c000 02fffff1ffff       |         4000 |  00:04.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4 (rev 01)
|  02fffff20000 02fffff23fff       |         4000 |  00:04.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3 (rev 01)
|  02fffff24000 02fffff27fff       |         4000 |  00:04.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2 (rev 01)
|  02fffff28000 02fffff2bfff       |         4000 |  00:04.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1 (rev 01)
|  02fffff2c000 02fffff2ffff       |         4000 |  00:04.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0 (rev 01)
|  02fffff31000 02fffff310ff       |          100 |  00:1f.3 SMBus: Intel Corporation C610/X99 series chipset SMBus Controller (rev 05)


|        Start          End        |         Size | Device
|  030000000000 0300008fffff       |       900000 |  80:00.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 0 (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   030000000000 0300001fffff      |       200000 |   80:00.0/81:00.0 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
|   030000200000 0300003fffff      |       200000 |   80:00.0/81:00.1 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
|   030000400000 030000403fff      |         4000 |   80:00.0/81:00.0 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)
|   030000604000 030000607fff      |         4000 |   80:00.0/81:00.1 Ethernet controller: Intel Corporation Ethernet Controller 10-Gigabit X540-AT2 (rev 01)


|        Start          End        |         Size | Device
|  03e000000000 03ec01ffffff       |    c02000000 |  80:03.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 3 (rev 01) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   03e000000000 03e401ffffff      |    402000000 |   80:03.0/8d:00.0/8e:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    03e000000000 03e3ffffffff     |    400000000 |    80:03.0/8d:00.0/8e:08.0/90:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    03e400000000 03e401ffffff     |      2000000 |    80:03.0/8d:00.0/8e:08.0/90:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   03e402000000 03e4021fffff      |       200000 |   80:03.0/8d:00.0/8e:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0/8e:0c.0/91:00.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal decode]) && 80:03.0/8d:00.0/8e:0c.0/91:00.0/92:08.0 PCI bridge: PLX Technology, Inc. Device 8733 (rev ca) (prog-if 00 [Normal
|   03e800000000 03ec01ffffff      |    402000000 |   80:03.0/8d:00.0/8e:04.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    03e800000000 03ebffffffff     |    400000000 |    80:03.0/8d:00.0/8e:04.0/8f:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    03ec00000000 03ec01ffffff     |      2000000 |    80:03.0/8d:00.0/8e:04.0/8f:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)


|        Start          End        |         Size | Device
|  03f000000000 03fc01ffffff       |    c02000000 |  80:02.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 2 (rev 01) (prog-if 00 [Normal decode]) && 80:02.0/83:00.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   03f000000000 03f401ffffff      |    402000000 |   80:02.0/83:00.0/84:0c.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    03f000000000 03f3ffffffff     |    400000000 |    80:02.0/83:00.0/84:0c.0/8c:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    03f400000000 03f401ffffff     |      2000000 |    80:02.0/83:00.0/84:0c.0/8c:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|   03f800000000 03fc01ffffff      |    402000000 |   80:02.0/83:00.0/84:08.0 PCI bridge: PLX Technology, Inc. Device 9765 (rev aa) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|    03f800000000 03fbffffffff     |    400000000 |    80:02.0/83:00.0/84:08.0/8b:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)
|    03fc00000000 03fc01ffffff     |      2000000 |    80:02.0/83:00.0/84:08.0/8b:00.0 3D controller: NVIDIA Corporation GV100GL [Tesla V100 SXM2 16GB] (rev a1)


|        Start          End        |         Size | Device
|  03fc10000000 03fc21ffffff       |     12000000 |  80:01.0 PCI bridge: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 1 (rev 01) (prog-if 00 [Normal decode])
|        Start          End        |         Size | Device
|   03fc10000000 03fc1fffffff      |     10000000 |   80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])
|   03fc20000000 03fc21ffffff      |      2000000 |   80:01.0/82:00.0 VGA compatible controller: NVIDIA Corporation TU117GL [T1000 8GB] (rev a1) (prog-if 00 [VGA controller])


|        Start          End        |         Size | Device
|  03fffff00000 03fffff03fff       |         4000 |  80:04.7 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 7 (rev 01)
|  03fffff04000 03fffff07fff       |         4000 |  80:04.6 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 6 (rev 01)
|  03fffff08000 03fffff0bfff       |         4000 |  80:04.5 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 5 (rev 01)
|  03fffff0c000 03fffff0ffff       |         4000 |  80:04.4 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 4 (rev 01)
|  03fffff10000 03fffff13fff       |         4000 |  80:04.3 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 3 (rev 01)
|  03fffff14000 03fffff17fff       |         4000 |  80:04.2 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 2 (rev 01)
|  03fffff18000 03fffff1bfff       |         4000 |  80:04.1 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 1 (rev 01)
|  03fffff1c000 03fffff1ffff       |         4000 |  80:04.0 System peripheral: Intel Corporation Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Crystal Beach DMA Channel 0 (rev 01)

================================================================================================================================================================================================================================================================================================================================================================================================================

