$date
	Thu Jul 03 13:55:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module parity_checker_test $end
$var wire 1 ! f $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module PAR $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 32 $ EVEN $end
$var parameter 32 % ODD $end
$var reg 1 & even_odd $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
x#
0"
x!
$end
#20000
0#
#50000
0!
0&
1"
#100000
0"
#120000
1#
#150000
1!
1&
1"
#200000
0"
#250000
0!
0&
1"
#300000
0"
#350000
1!
1&
1"
#400000
0"
#420000
0#
#450000
1"
#500000
0"
#520000
1#
#550000
0!
0&
1"
#600000
0"
#650000
1!
1&
1"
#700000
0"
#720000
0#
#750000
1"
#800000
0"
#850000
1"
#900000
0"
#920000
1#
#950000
0!
0&
1"
#1000000
0"
#1050000
1!
1&
1"
#1100000
0"
#1120000
0#
#1150000
1"
#1200000
0"
#1220000
