============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Nov 05 2025  04:23:58 pm
  Module:                 top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (20 ps) Setup Check with Pin row_reg[0]/CK->D
          Group: clk
     Startpoint: (R) row_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) row_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     112                  
       Uncertainty:-      10                  
     Required Time:=     878                  
      Launch Clock:-       0                  
         Data Path:-     858                  
             Slack:=      20                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  row_reg[2]/CK  -       -     R     (arrival)     13    -   100     0       0    (-,-) 
  row_reg[2]/Q   -       CK->Q F     DFFX2          5 14.0   135   331     331    (-,-) 
  g504__6161/Y   -       B->Y  R     NOR4X1         1  4.4   359   252     583    (-,-) 
  g545/Y         -       B1->Y R     AO22XL         1  4.4   140   275     858    (-,-) 
  row_reg[0]/D   <<<     -     R     DFFQX2         1    -     -     0     858    (-,-) 
#---------------------------------------------------------------------------------------

