
--	Author 	: 	YU.J.P
--	Time		:	2022/06/02 - 2022/06/16
--	Project	:	RegiSlect


-- 导包
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

-- 实体 Register selection
ENTITY RegiSlect IS
PORT(
     RW : IN  STD_LOGIC_VECTOR(1 DOWNTO 0);
	  R0 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
	  R1 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
	  R2 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
	  R3 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0)
);
END RegiSlect;

-- 结构体 func
ARCHITECTURE func OF RegiSlect IS
	-- 变量声明 func

-- 功能 func 根据对应的控制信号，选择对应的寄存器
BEGIN
	PROCESS(RW)	-- 进程 变量输入
	BEGIN
		CASE RW IS
			WHEN "00"=>R0<="1";R1<="0";R2<="0";R3<="0"; -- 选择寄存器0
			WHEN "01"=>R0<="0";R1<="1";R2<="0";R3<="0"; -- 选择寄存器1
			WHEN "10"=>R0<="0";R1<="0";R2<="1";R3<="0"; -- 选择寄存器2
			WHEN "11"=>R0<="0";R1<="0";R2<="0";R3<="1"; -- 选择寄存器3
		END CASE;
	END PROCESS;
END func; -- 结构体 结束
 
