#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 25 03:25:35 2024
# Process ID: 66350
# Current directory: /home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1
# Command line: vivado -log Prj_ClockStopWatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Prj_ClockStopWatch.tcl
# Log file: /home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1/Prj_ClockStopWatch.vds
# Journal file: /home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Prj_ClockStopWatch.tcl -notrace
Command: synth_design -top Prj_ClockStopWatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66398
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2293.473 ; gain = 0.000 ; free physical = 1335 ; free virtual = 4223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Prj_ClockStopWatch' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/Prj_clkStopWatch.v:5]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/controlUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'button' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/button.v:4]
	Parameter N bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (1#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/button.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uartfifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/FIFO.v:2]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/FIFO.v:47]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (2#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/FIFO.v:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/FIFO.v:68]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/FIFO.v:111]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (3#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/FIFO.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (4#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/imports/new/FIFO.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:4]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:47]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (5#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:47]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:81]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (6#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:81]
INFO: [Synth 8-6157] synthesizing module 'receiver' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:183]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receiver' (7#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:183]
INFO: [Synth 8-6155] done synthesizing module 'uart' (8#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (9#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uartfifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'controlFSM' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/controlUnit.v:75]
	Parameter CLOCK bound to: 0 - type: integer 
	Parameter STOPWATCH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/controlUnit.v:129]
INFO: [Synth 8-6155] done synthesizing module 'controlFSM' (10#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/controlUnit.v:75]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (11#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/controlUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopWatch' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:126]
	Parameter MAX_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (12#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:126]
INFO: [Synth 8-6157] synthesizing module 'prjStopWatch' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:36]
	Parameter STOP bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter CLEAR bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:81]
INFO: [Synth 8-6155] done synthesizing module 'prjStopWatch' (13#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:36]
INFO: [Synth 8-6155] done synthesizing module 'stopWatch' (14#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:4]
INFO: [Synth 8-6157] synthesizing module 'prjClock' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/clock.v:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:126]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (14#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:126]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/clock.v:37]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/clock.v:76]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (22#1) [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (23#1) [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (33#1) [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (35#1) [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78123]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (37#1) [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78123]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (42#1) [/home/yoons/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_11_ila' has 1033 connections declared, but only 1027 given [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (60#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ila'. This will prevent further optimization [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/clock.v:76]
INFO: [Synth 8-6155] done synthesizing module 'clock' (61#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/clock.v:37]
INFO: [Synth 8-6155] done synthesizing module 'prjClock' (62#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/clock.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:133]
INFO: [Synth 8-226] default block is never used [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (63#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:133]
INFO: [Synth 8-6157] synthesizing module 'fndController' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized1' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:126]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized1' (63#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/stopwatch.v:126]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:202]
	Parameter MAX_COUNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (64#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:202]
WARNING: [Synth 8-7071] port 'min' of module 'counter' is unconnected for instance 'U_Counter_3bit' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:30]
WARNING: [Synth 8-7023] instance 'U_Counter_3bit' of module 'counter' has 4 connections declared, but only 3 given [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:30]
INFO: [Synth 8-6157] synthesizing module 'Fndset' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'Fndset' (65#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:180]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:100]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (66#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:100]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:111]
INFO: [Synth 8-6155] done synthesizing module 'mux' (67#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:111]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:149]
INFO: [Synth 8-226] default block is never used [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:155]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (68#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:149]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:76]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (69#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (70#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/fndController.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Prj_ClockStopWatch' (71#1) [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/Prj_clkStopWatch.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2439.781 ; gain = 146.309 ; free physical = 1146 ; free virtual = 4036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2439.781 ; gain = 146.309 ; free physical = 1158 ; free virtual = 4048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2439.781 ; gain = 146.309 ; free physical = 1158 ; free virtual = 4048
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2439.781 ; gain = 0.000 ; free physical = 1136 ; free virtual = 4026
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'U_prjClock/U_CLOCK/U_ila/inst'
Finished Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'U_prjClock/U_CLOCK/U_ila/inst'
Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Prj_ClockStopWatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Prj_ClockStopWatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Prj_ClockStopWatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Prj_ClockStopWatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.805 ; gain = 0.000 ; free physical = 1060 ; free virtual = 3950
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  CFGLUT5 => SRLC32E: 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2487.805 ; gain = 0.000 ; free physical = 1060 ; free virtual = 3950
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 1155 ; free virtual = 4045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 1155 ; free virtual = 4045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_prjClock/U_CLOCK/U_ila/inst. (constraint file  /home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for U_prjClock/U_CLOCK/U_ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 1157 ; free virtual = 4047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'prjStopWatch'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'tx_done_reg_reg' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:126]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                               00
                   START |                               01 |                               01
                   CLEAR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'prjStopWatch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 1151 ; free virtual = 4043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_controlUnit/U_uart_fifo/U_uart/U_transmitter/tx_done_reg_reg__0/Q' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:100]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:100]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/sources_1/new/uart.v:100]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 1116 ; free virtual = 4021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 1002 ; free virtual = 3908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:10 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 1000 ; free virtual = 3906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 986 ; free virtual = 3891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 988 ; free virtual = 3894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 988 ; free virtual = 3894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 988 ; free virtual = 3894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 988 ; free virtual = 3894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 990 ; free virtual = 3895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 990 ; free virtual = 3895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    35|
|3     |CFGLUT5  |    52|
|4     |LUT1     |    39|
|5     |LUT2     |   123|
|6     |LUT3     |   165|
|7     |LUT4     |   158|
|8     |LUT5     |   148|
|9     |LUT6     |   477|
|10    |MUXF7    |     9|
|11    |RAM32M   |     4|
|12    |RAMB36E1 |     1|
|13    |SRL16E   |    20|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDCE     |   160|
|17    |FDCP     |    14|
|18    |FDPE     |    17|
|19    |FDRE     |  1428|
|20    |FDSE     |    10|
|21    |LDC      |    14|
|22    |IBUF     |     6|
|23    |OBUF     |    13|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.805 ; gain = 194.332 ; free physical = 990 ; free virtual = 3895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:10 . Memory (MB): peak = 2487.805 ; gain = 146.309 ; free physical = 1046 ; free virtual = 3951
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2487.812 ; gain = 194.332 ; free physical = 1047 ; free virtual = 3952
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2487.812 ; gain = 0.000 ; free physical = 1141 ; free virtual = 4047
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: U_prjClock/U_CLOCK/U_ila UUID: ab75924a-4e87-510e-9ad3-b873f8f5fdeb 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.812 ; gain = 0.000 ; free physical = 1085 ; free virtual = 3991
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  CFGLUT5 => SRLC32E: 8 instances
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 14 instances
  LDC => LDCE: 14 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 51 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 2503.812 ; gain = 210.375 ; free physical = 1142 ; free virtual = 4047
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/synth_1/Prj_ClockStopWatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Prj_ClockStopWatch_utilization_synth.rpt -pb Prj_ClockStopWatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 25 03:27:00 2024...
