{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 14:19:30 2012 " "Info: Processing started: Thu Oct 18 14:19:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off two_led_e_bdf -c two_led_e_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_led_e_bdf -c two_led_e_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "two_led_e:inst3\|chk " "Warning: Node \"two_led_e:inst3\|chk\" is a latch" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 72 -8 160 88 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw_in\[1\] " "Info: Assuming node \"sw_in\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 152 504 672 168 "sw_in\[1..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw_in\[0\] " "Info: Assuming node \"sw_in\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 152 504 672 168 "sw_in\[1..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_2ms " "Info: Detected ripple clock \"clock:inst\|clk_key_2ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_2ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "two_led_e:inst3\|Mux35~0 " "Info: Detected gated clock \"two_led_e:inst3\|Mux35~0\" as buffer" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "two_led_e:inst3\|Mux35~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_20ms " "Info: Detected ripple clock \"clock:inst\|clk_key_20ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_20ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_t " "Info: Detected ripple clock \"clock:inst\|clk_t\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_t" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register clock:inst\|clk_sig_t\[0\] register clock:inst\|clk_sig_t\[17\] 109.82 MHz 9.106 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 109.82 MHz between source register \"clock:inst\|clk_sig_t\[0\]\" and destination register \"clock:inst\|clk_sig_t\[17\]\" (period= 9.106 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.397 ns + Longest register register " "Info: + Longest register to register delay is 8.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst\|clk_sig_t\[0\] 1 REG LC_X16_Y7_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N6; Fanout = 4; REG Node = 'clock:inst\|clk_sig_t\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:inst|clk_sig_t[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.747 ns) 2.917 ns clock:inst\|Add3~22 2 COMB LC_X15_Y9_N0 2 " "Info: 2: + IC(2.170 ns) + CELL(0.747 ns) = 2.917 ns; Loc. = LC_X15_Y9_N0; Fanout = 2; COMB Node = 'clock:inst\|Add3~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { clock:inst|clk_sig_t[0] clock:inst|Add3~22 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.040 ns clock:inst\|Add3~27 3 COMB LC_X15_Y9_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.040 ns; Loc. = LC_X15_Y9_N1; Fanout = 2; COMB Node = 'clock:inst\|Add3~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst|Add3~22 clock:inst|Add3~27 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.163 ns clock:inst\|Add3~32 4 COMB LC_X15_Y9_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.163 ns; Loc. = LC_X15_Y9_N2; Fanout = 2; COMB Node = 'clock:inst\|Add3~32'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst|Add3~27 clock:inst|Add3~32 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.286 ns clock:inst\|Add3~37 5 COMB LC_X15_Y9_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.286 ns; Loc. = LC_X15_Y9_N3; Fanout = 2; COMB Node = 'clock:inst\|Add3~37'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst|Add3~32 clock:inst|Add3~37 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.547 ns clock:inst\|Add3~52 6 COMB LC_X15_Y9_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 3.547 ns; Loc. = LC_X15_Y9_N4; Fanout = 6; COMB Node = 'clock:inst\|Add3~52'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { clock:inst|Add3~37 clock:inst|Add3~52 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.896 ns clock:inst\|Add3~67 7 COMB LC_X15_Y9_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 3.896 ns; Loc. = LC_X15_Y9_N9; Fanout = 6; COMB Node = 'clock:inst\|Add3~67'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { clock:inst|Add3~52 clock:inst|Add3~67 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.142 ns clock:inst\|Add3~92 8 COMB LC_X16_Y9_N4 5 " "Info: 8: + IC(0.000 ns) + CELL(0.246 ns) = 4.142 ns; Loc. = LC_X16_Y9_N4; Fanout = 5; COMB Node = 'clock:inst\|Add3~92'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock:inst|Add3~67 clock:inst|Add3~92 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.117 ns clock:inst\|Add3~10 9 COMB LC_X16_Y9_N7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.975 ns) = 5.117 ns; Loc. = LC_X16_Y9_N7; Fanout = 1; COMB Node = 'clock:inst\|Add3~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { clock:inst|Add3~92 clock:inst|Add3~10 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.280 ns) 8.397 ns clock:inst\|clk_sig_t\[17\] 10 REG LC_X16_Y8_N9 4 " "Info: 10: + IC(3.000 ns) + CELL(0.280 ns) = 8.397 ns; Loc. = LC_X16_Y8_N9; Fanout = 4; REG Node = 'clock:inst\|clk_sig_t\[17\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { clock:inst|Add3~10 clock:inst|clk_sig_t[17] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 38.43 % ) " "Info: Total cell delay = 3.227 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 61.57 % ) " "Info: Total interconnect delay = 5.170 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clock:inst|clk_sig_t[0] clock:inst|Add3~22 clock:inst|Add3~27 clock:inst|Add3~32 clock:inst|Add3~37 clock:inst|Add3~52 clock:inst|Add3~67 clock:inst|Add3~92 clock:inst|Add3~10 clock:inst|clk_sig_t[17] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clock:inst|clk_sig_t[0] {} clock:inst|Add3~22 {} clock:inst|Add3~27 {} clock:inst|Add3~32 {} clock:inst|Add3~37 {} clock:inst|Add3~52 {} clock:inst|Add3~67 {} clock:inst|Add3~92 {} clock:inst|Add3~10 {} clock:inst|clk_sig_t[17] {} } { 0.000ns 2.170ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 0.246ns 0.975ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 60; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 72 -8 160 88 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst\|clk_sig_t\[17\] 2 REG LC_X16_Y8_N9 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X16_Y8_N9; Fanout = 4; REG Node = 'clock:inst\|clk_sig_t\[17\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst|clk_sig_t[17] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig_t[17] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig_t[17] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 60; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 72 -8 160 88 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst\|clk_sig_t\[0\] 2 REG LC_X16_Y7_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X16_Y7_N6; Fanout = 4; REG Node = 'clock:inst\|clk_sig_t\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst|clk_sig_t[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig_t[17] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig_t[17] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clock:inst|clk_sig_t[0] clock:inst|Add3~22 clock:inst|Add3~27 clock:inst|Add3~32 clock:inst|Add3~37 clock:inst|Add3~52 clock:inst|Add3~67 clock:inst|Add3~92 clock:inst|Add3~10 clock:inst|clk_sig_t[17] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clock:inst|clk_sig_t[0] {} clock:inst|Add3~22 {} clock:inst|Add3~27 {} clock:inst|Add3~32 {} clock:inst|Add3~37 {} clock:inst|Add3~52 {} clock:inst|Add3~67 {} clock:inst|Add3~92 {} clock:inst|Add3~10 {} clock:inst|clk_sig_t[17] {} } { 0.000ns 2.170ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 0.246ns 0.975ns 0.280ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig_t[17] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig_t[17] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "two_led_e:inst3\|st\[3\] sw_in\[1\] clk_in 0.577 ns register " "Info: tsu for register \"two_led_e:inst3\|st\[3\]\" (data pin = \"sw_in\[1\]\", clock pin = \"clk_in\") is 0.577 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.798 ns + Longest pin register " "Info: + Longest pin to register delay is 9.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[1\] 1 CLK PIN_103 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_103; Fanout = 27; CLK Node = 'sw_in\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[1] } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 152 504 672 168 "sw_in\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.406 ns) + CELL(0.200 ns) 5.738 ns two_led_e:inst3\|com_tmp~19 2 COMB LC_X7_Y8_N4 4 " "Info: 2: + IC(4.406 ns) + CELL(0.200 ns) = 5.738 ns; Loc. = LC_X7_Y8_N4; Fanout = 4; COMB Node = 'two_led_e:inst3\|com_tmp~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { sw_in[1] two_led_e:inst3|com_tmp~19 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.740 ns) 7.626 ns two_led_e:inst3\|st~2 3 COMB LC_X7_Y8_N3 2 " "Info: 3: + IC(1.148 ns) + CELL(0.740 ns) = 7.626 ns; Loc. = LC_X7_Y8_N3; Fanout = 2; COMB Node = 'two_led_e:inst3\|st~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { two_led_e:inst3|com_tmp~19 two_led_e:inst3|st~2 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.280 ns) 9.798 ns two_led_e:inst3\|st\[3\] 4 REG LC_X8_Y8_N2 14 " "Info: 4: + IC(1.892 ns) + CELL(0.280 ns) = 9.798 ns; Loc. = LC_X8_Y8_N2; Fanout = 14; REG Node = 'two_led_e:inst3\|st\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { two_led_e:inst3|st~2 two_led_e:inst3|st[3] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.352 ns ( 24.00 % ) " "Info: Total cell delay = 2.352 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.446 ns ( 76.00 % ) " "Info: Total interconnect delay = 7.446 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.798 ns" { sw_in[1] two_led_e:inst3|com_tmp~19 two_led_e:inst3|st~2 two_led_e:inst3|st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.798 ns" { sw_in[1] {} sw_in[1]~combout {} two_led_e:inst3|com_tmp~19 {} two_led_e:inst3|st~2 {} two_led_e:inst3|st[3] {} } { 0.000ns 0.000ns 4.406ns 1.148ns 1.892ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.554 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 9.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 60; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 72 -8 160 88 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_t 2 REG LC_X16_Y7_N4 33 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y7_N4; Fanout = 33; REG Node = 'clock:inst\|clk_t'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_t } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.441 ns) + CELL(0.918 ns) 9.554 ns two_led_e:inst3\|st\[3\] 3 REG LC_X8_Y8_N2 14 " "Info: 3: + IC(4.441 ns) + CELL(0.918 ns) = 9.554 ns; Loc. = LC_X8_Y8_N2; Fanout = 14; REG Node = 'two_led_e:inst3\|st\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { clock:inst|clk_t two_led_e:inst3|st[3] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.33 % ) " "Info: Total cell delay = 3.375 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.179 ns ( 64.67 % ) " "Info: Total interconnect delay = 6.179 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk_in clock:inst|clk_t two_led_e:inst3|st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk_in {} clk_in~combout {} clock:inst|clk_t {} two_led_e:inst3|st[3] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.798 ns" { sw_in[1] two_led_e:inst3|com_tmp~19 two_led_e:inst3|st~2 two_led_e:inst3|st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.798 ns" { sw_in[1] {} sw_in[1]~combout {} two_led_e:inst3|com_tmp~19 {} two_led_e:inst3|st~2 {} two_led_e:inst3|st[3] {} } { 0.000ns 0.000ns 4.406ns 1.148ns 1.892ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.280ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk_in clock:inst|clk_t two_led_e:inst3|st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk_in {} clk_in~combout {} clock:inst|clk_t {} two_led_e:inst3|st[3] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in scan\[6\] two_led_e:inst3\|st\[1\] 23.841 ns register " "Info: tco from clock \"clk_in\" to destination pin \"scan\[6\]\" through register \"two_led_e:inst3\|st\[1\]\" is 23.841 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.554 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 60; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 72 -8 160 88 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_t 2 REG LC_X16_Y7_N4 33 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y7_N4; Fanout = 33; REG Node = 'clock:inst\|clk_t'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_t } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.441 ns) + CELL(0.918 ns) 9.554 ns two_led_e:inst3\|st\[1\] 3 REG LC_X8_Y8_N8 14 " "Info: 3: + IC(4.441 ns) + CELL(0.918 ns) = 9.554 ns; Loc. = LC_X8_Y8_N8; Fanout = 14; REG Node = 'two_led_e:inst3\|st\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { clock:inst|clk_t two_led_e:inst3|st[1] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.33 % ) " "Info: Total cell delay = 3.375 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.179 ns ( 64.67 % ) " "Info: Total interconnect delay = 6.179 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk_in clock:inst|clk_t two_led_e:inst3|st[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk_in {} clk_in~combout {} clock:inst|clk_t {} two_led_e:inst3|st[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.911 ns + Longest register pin " "Info: + Longest register to pin delay is 13.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns two_led_e:inst3\|st\[1\] 1 REG LC_X8_Y8_N8 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N8; Fanout = 14; REG Node = 'two_led_e:inst3\|st\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { two_led_e:inst3|st[1] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.914 ns) 1.865 ns two_led_e:inst3\|Mux10~3 2 COMB LC_X8_Y8_N6 5 " "Info: 2: + IC(0.951 ns) + CELL(0.914 ns) = 1.865 ns; Loc. = LC_X8_Y8_N6; Fanout = 5; COMB Node = 'two_led_e:inst3\|Mux10~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { two_led_e:inst3|st[1] two_led_e:inst3|Mux10~3 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.200 ns) 3.982 ns two_led_e:inst3\|Mux3~3 3 COMB LC_X8_Y8_N4 1 " "Info: 3: + IC(1.917 ns) + CELL(0.200 ns) = 3.982 ns; Loc. = LC_X8_Y8_N4; Fanout = 1; COMB Node = 'two_led_e:inst3\|Mux3~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { two_led_e:inst3|Mux10~3 two_led_e:inst3|Mux3~3 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.200 ns) 5.303 ns two_led_e:inst3\|Mux3~4 4 COMB LC_X8_Y8_N7 2 " "Info: 4: + IC(1.121 ns) + CELL(0.200 ns) = 5.303 ns; Loc. = LC_X8_Y8_N7; Fanout = 2; COMB Node = 'two_led_e:inst3\|Mux3~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { two_led_e:inst3|Mux3~3 two_led_e:inst3|Mux3~4 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.057 ns) + CELL(0.200 ns) 8.560 ns two_led_e:inst3\|Mux33~4 5 COMB LC_X6_Y7_N8 1 " "Info: 5: + IC(3.057 ns) + CELL(0.200 ns) = 8.560 ns; Loc. = LC_X6_Y7_N8; Fanout = 1; COMB Node = 'two_led_e:inst3\|Mux33~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.257 ns" { two_led_e:inst3|Mux3~4 two_led_e:inst3|Mux33~4 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 9.483 ns two_led_e:inst3\|Mux33~8 6 COMB LC_X6_Y7_N1 1 " "Info: 6: + IC(0.723 ns) + CELL(0.200 ns) = 9.483 ns; Loc. = LC_X6_Y7_N1; Fanout = 1; COMB Node = 'two_led_e:inst3\|Mux33~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { two_led_e:inst3|Mux33~4 two_led_e:inst3|Mux33~8 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(2.322 ns) 13.911 ns scan\[6\] 7 PIN PIN_45 0 " "Info: 7: + IC(2.106 ns) + CELL(2.322 ns) = 13.911 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'scan\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { two_led_e:inst3|Mux33~8 scan[6] } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 136 832 1008 152 "scan\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.036 ns ( 29.01 % ) " "Info: Total cell delay = 4.036 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.875 ns ( 70.99 % ) " "Info: Total interconnect delay = 9.875 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.911 ns" { two_led_e:inst3|st[1] two_led_e:inst3|Mux10~3 two_led_e:inst3|Mux3~3 two_led_e:inst3|Mux3~4 two_led_e:inst3|Mux33~4 two_led_e:inst3|Mux33~8 scan[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.911 ns" { two_led_e:inst3|st[1] {} two_led_e:inst3|Mux10~3 {} two_led_e:inst3|Mux3~3 {} two_led_e:inst3|Mux3~4 {} two_led_e:inst3|Mux33~4 {} two_led_e:inst3|Mux33~8 {} scan[6] {} } { 0.000ns 0.951ns 1.917ns 1.121ns 3.057ns 0.723ns 2.106ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk_in clock:inst|clk_t two_led_e:inst3|st[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk_in {} clk_in~combout {} clock:inst|clk_t {} two_led_e:inst3|st[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.911 ns" { two_led_e:inst3|st[1] two_led_e:inst3|Mux10~3 two_led_e:inst3|Mux3~3 two_led_e:inst3|Mux3~4 two_led_e:inst3|Mux33~4 two_led_e:inst3|Mux33~8 scan[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.911 ns" { two_led_e:inst3|st[1] {} two_led_e:inst3|Mux10~3 {} two_led_e:inst3|Mux3~3 {} two_led_e:inst3|Mux3~4 {} two_led_e:inst3|Mux33~4 {} two_led_e:inst3|Mux33~8 {} scan[6] {} } { 0.000ns 0.951ns 1.917ns 1.121ns 3.057ns 0.723ns 2.106ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_in\[0\] scan\[1\] 16.517 ns Longest " "Info: Longest tpd from source pin \"sw_in\[0\]\" to destination pin \"scan\[1\]\" is 16.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[0\] 1 CLK PIN_129 35 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_129; Fanout = 35; CLK Node = 'sw_in\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[0] } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 152 504 672 168 "sw_in\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.097 ns) + CELL(0.914 ns) 5.143 ns two_led_e:inst3\|process_0~2 2 COMB LC_X10_Y7_N1 4 " "Info: 2: + IC(3.097 ns) + CELL(0.914 ns) = 5.143 ns; Loc. = LC_X10_Y7_N1; Fanout = 4; COMB Node = 'two_led_e:inst3\|process_0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { sw_in[0] two_led_e:inst3|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.914 ns) 8.011 ns two_led_e:inst3\|Mux0~2 3 COMB LC_X10_Y8_N5 1 " "Info: 3: + IC(1.954 ns) + CELL(0.914 ns) = 8.011 ns; Loc. = LC_X10_Y8_N5; Fanout = 1; COMB Node = 'two_led_e:inst3\|Mux0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { two_led_e:inst3|process_0~2 two_led_e:inst3|Mux0~2 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.511 ns) 10.539 ns two_led_e:inst3\|Mux0~4 4 COMB LC_X11_Y7_N0 1 " "Info: 4: + IC(2.017 ns) + CELL(0.511 ns) = 10.539 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'two_led_e:inst3\|Mux0~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { two_led_e:inst3|Mux0~2 two_led_e:inst3|Mux0~4 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.740 ns) 12.003 ns two_led_e:inst3\|Mux0~5 5 COMB LC_X11_Y7_N7 1 " "Info: 5: + IC(0.724 ns) + CELL(0.740 ns) = 12.003 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; COMB Node = 'two_led_e:inst3\|Mux0~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { two_led_e:inst3|Mux0~4 two_led_e:inst3|Mux0~5 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(2.322 ns) 16.517 ns scan\[1\] 6 PIN PIN_114 0 " "Info: 6: + IC(2.192 ns) + CELL(2.322 ns) = 16.517 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'scan\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { two_led_e:inst3|Mux0~5 scan[1] } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 136 832 1008 152 "scan\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.533 ns ( 39.55 % ) " "Info: Total cell delay = 6.533 ns ( 39.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.984 ns ( 60.45 % ) " "Info: Total interconnect delay = 9.984 ns ( 60.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.517 ns" { sw_in[0] two_led_e:inst3|process_0~2 two_led_e:inst3|Mux0~2 two_led_e:inst3|Mux0~4 two_led_e:inst3|Mux0~5 scan[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.517 ns" { sw_in[0] {} sw_in[0]~combout {} two_led_e:inst3|process_0~2 {} two_led_e:inst3|Mux0~2 {} two_led_e:inst3|Mux0~4 {} two_led_e:inst3|Mux0~5 {} scan[1] {} } { 0.000ns 0.000ns 3.097ns 1.954ns 2.017ns 0.724ns 2.192ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.511ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:inst1\|col_tmp\[0\] col\[0\] clk_in 4.143 ns register " "Info: th for register \"key:inst1\|col_tmp\[0\]\" (data pin = \"col\[0\]\", clock pin = \"clk_in\") is 4.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.498 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 60; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 72 -8 160 88 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_2ms 2 REG LC_X10_Y4_N0 14 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N0; Fanout = 14; REG Node = 'clock:inst\|clk_key_2ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_2ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.385 ns) + CELL(0.918 ns) 9.498 ns key:inst1\|col_tmp\[0\] 3 REG LC_X2_Y10_N9 1 " "Info: 3: + IC(4.385 ns) + CELL(0.918 ns) = 9.498 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'key:inst1\|col_tmp\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { clock:inst|clk_key_2ms key:inst1|col_tmp[0] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.53 % ) " "Info: Total cell delay = 3.375 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.123 ns ( 64.47 % ) " "Info: Total interconnect delay = 6.123 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { clk_in clock:inst|clk_key_2ms key:inst1|col_tmp[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst1|col_tmp[0] {} } { 0.000ns 0.000ns 1.738ns 4.385ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.576 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[0\] 1 PIN PIN_2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; PIN Node = 'col\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[0] } "NODE_NAME" } } { "two_led_e_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e_bdf.bdf" { { 280 296 464 296 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.853 ns) + CELL(0.591 ns) 5.576 ns key:inst1\|col_tmp\[0\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(3.853 ns) + CELL(0.591 ns) = 5.576 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'key:inst1\|col_tmp\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { col[0] key:inst1|col_tmp[0] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 30.90 % ) " "Info: Total cell delay = 1.723 ns ( 30.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 69.10 % ) " "Info: Total interconnect delay = 3.853 ns ( 69.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.576 ns" { col[0] key:inst1|col_tmp[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.576 ns" { col[0] {} col[0]~combout {} key:inst1|col_tmp[0] {} } { 0.000ns 0.000ns 3.853ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { clk_in clock:inst|clk_key_2ms key:inst1|col_tmp[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst1|col_tmp[0] {} } { 0.000ns 0.000ns 1.738ns 4.385ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.576 ns" { col[0] key:inst1|col_tmp[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.576 ns" { col[0] {} col[0]~combout {} key:inst1|col_tmp[0] {} } { 0.000ns 0.000ns 3.853ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 14:19:30 2012 " "Info: Processing ended: Thu Oct 18 14:19:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
