<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>LISTE AMD</title>
	<link rel="stylesheet" type="text/css" href="meilleur_proc1.css">
	<link rel="icon" href="kisspng-information-computer-hardware-stop-sign-logo-traff-cpu-5b16e5eb9b16c7.7637493715282273076353.ico">
</head>
<body>

	<h1>liste processeur AMD !!!</h1>

	<table class="wikitable sortable jquery-tablesorter" style="text-align: center;">
<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">Marque
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">Modèle
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">Micro-architecture
</th>
<th colspan="2"><a href="/wiki/Microprocesseur_multi-c%C5%93ur" title="Microprocesseur multi-cœur">Nombre de cœurs</a>
</th>
<th colspan="3"><a href="/wiki/Fr%C3%A9quence_d%27horloge" title="Fréquence d'horloge">Fréquence d'horloge</a> (<a href="/wiki/Gigahertz" class="mw-redirect" title="Gigahertz">GHz</a>)
</th>
<th colspan="2"><a href="/wiki/M%C3%A9moire_cache" title="Mémoire cache">Cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant"><a href="/wiki/Contr%C3%B4leur_m%C3%A9moire" title="Contrôleur mémoire">Contrôleur mémoire</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant"><a href="/wiki/Enveloppe_thermique" title="Enveloppe thermique">TDP</a> (<a href="/wiki/Watt" title="Watt">W</a>)
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant"><a href="/wiki/Socket_(processeur)" title="Socket (processeur)">Socket</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">Date de lancement
</th>
<th colspan="2">Prix au lancement
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">Nb. de <a href="/wiki/Microprocesseur_multi-c%C5%93ur" title="Microprocesseur multi-cœur">cœurs</a> physiques
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">Nb. de <a href="/wiki/Thread_(informatique)" title="Thread (informatique)">cœurs logiques</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">Base</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant"><span style="cursor:help;" title="AMD Precision Boost maximal, pour 3–8 et 1–2 cœurs actifs respectivement.">Boost</span></th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant"><span style="cursor:help;" title="Chez AMD, XFR est l'acronyme de 'eXtended Frequency Range'.">XFR</span></th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">L2&nbsp;(kB)</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant">L3&nbsp;(MB)
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant"><a href="/wiki/United_States_dollar" class="mw-redirect" title="United States dollar">USD</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Tri croissant"><a href="/wiki/Euro" title="Euro">€</a>
</th></tr></thead><tbody>

<tr>
<td rowspan="2">Ryzen 9 5000
</td>
<td>5950X
</td>
<td rowspan="4">Zen 3
</td>
<td>16
</td>
<td>32
</td>
<td>3.4
</td>
<td>4.9
</td>
<td>
</td>
<td>512 x16
</td>
<td rowspan="2">32 x2
</td>
<td rowspan="4"><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
<p><a href="/wiki/Architecture_de_m%C3%A9moire_%C3%A0_multiples_canaux" title="Architecture de mémoire à multiples canaux">Dual channel</a>
</p>
</td>
<td rowspan="3">105
</td>
<td rowspan="4"><a href="/wiki/Socket_AM4" title="Socket AM4">AM4</a>
</td>
<td rowspan="4"><time class="nowrap" datetime="2020-11" data-sort-value="2020-11">novembre 2020</time>
</td>
<td>799
</td>
<td>850
</td></tr>
<tr>
<td>5900X
</td>
<td>12
</td>
<td>24
</td>
<td>3.7
</td>
<td>4.8
</td>
<td>
</td>
<td>512 x12
</td>
<td>549
</td>
<td>575
</td></tr>
<tr>
<td rowspan="1">Ryzen 7 5000
</td>
<td>5800X
</td>
<td>8
</td>
<td>16
</td>
<td>3.8
</td>
<td>4.7
</td>
<td>
</td>
<td>512 x8
</td>
<td rowspan="2">32
</td>
<td>449
</td>
<td>475
</td></tr>
<tr>
<td rowspan="1">Ryzen 5 5000
</td>
<td>5600X
</td>
<td>6
</td>
<td>12
</td>
<td>3.7
</td>
<td>4.6
</td>
<td>
</td>
<td>512 x6
</td>
<td>65
</td>
<td>299
</td>
<td>315
</td></tr>
<tr>
<td rowspan="3">Ryzen
<p>Threadripper
</p><p>3000
</p>
</td>
<td>3990X
</td>
<td rowspan="12">Zen 2
</td>
<td>64
</td>
<td>128
</td>
<td>2.9
</td>
<td>4.3
</td>
<td>
</td>
<td>512 x64
</td>
<td>256
</td>
<td rowspan="3"><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
<p><a href="/wiki/Architecture_de_m%C3%A9moire_%C3%A0_multiples_canaux" title="Architecture de mémoire à multiples canaux">Quad channel</a>
</p>
</td>
<td rowspan="3">280
</td>
<td rowspan="3">sTRX4
</td>
<td><time class="nowrap" datetime="2020-02" data-sort-value="2020-02">février 2020</time>
</td>
<td>3899
</td>
<td>
</td></tr>
<tr>
<td>3970X
</td>
<td>32
</td>
<td>64
</td>
<td>3.7
</td>
<td rowspan="2">4.5
</td>
<td>
</td>
<td>512 x32
</td>
<td>128
</td>
<td rowspan="2"><time class="nowrap" datetime="2019-11" data-sort-value="2019-11">novembre 2019</time>
</td>
<td>1959
</td>
<td>
</td></tr>
<tr>
<td>3960X
</td>
<td>24
</td>
<td>48
</td>
<td>3.8
</td>
<td>
</td>
<td>512 x24
</td>
<td>128
</td>
<td>1399
</td>
<td>
</td></tr>
<tr>
<td rowspan="2">Ryzen 9 3000
</td>
<td>3950X
</td>
<td>16
</td>
<td>32
</td>
<td>3.5
</td>
<td>4.7
</td>
<td>
</td>
<td>512 x16
</td>
<td>72
</td>
<td rowspan="9"><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
<p><a href="/wiki/Architecture_de_m%C3%A9moire_%C3%A0_multiples_canaux" title="Architecture de mémoire à multiples canaux">Dual channel</a>
</p>
</td>
<td rowspan="3">105
</td>
<td rowspan="9"><a href="/wiki/Socket_AM4" title="Socket AM4">AM4</a>
</td>
<td><time class="nowrap" datetime="2019-09" data-sort-value="2019-09">septembre 2019</time>
</td>
<td>749
</td>
<td>
</td></tr>
<tr>
<td>3900X
</td>
<td>12
</td>
<td>24
</td>
<td>3.8
</td>
<td>4.6
</td>
<td>
</td>
<td>512 x12
</td>
<td>64
</td>
<td rowspan="5"><time class="nowrap" datetime="2019-07-07" data-sort-value="2019-07-07">7 juillet 2019</time>
</td>
<td>499
</td>
<td>
</td></tr>
<tr>
<td rowspan="2">Ryzen 7 3000
</td>
<td>3800X
</td>
<td rowspan="2">8
</td>
<td rowspan="2">16
</td>
<td>3.9
</td>
<td>4.5
</td>
<td>
</td>
<td rowspan="2">512 x8
</td>
<td rowspan="5">32
</td>
<td>399
</td>
<td>
</td></tr>
<tr>
<td>3700X
</td>
<td>3.6
</td>
<td rowspan="2">4.4
</td>
<td>
</td>
<td>65
</td>
<td>329
</td>
<td>
</td></tr>
<tr>
<td rowspan="3">Ryzen 5 3000
</td>
<td>3600X
</td>
<td rowspan="3">6
</td>
<td rowspan="2">12
</td>
<td>3.8
</td>
<td>
</td>
<td rowspan="3">512 x6
</td>
<td>95
</td>
<td>249
</td>
<td>
</td></tr>
<tr>
<td>3600
</td>
<td>3.6
</td>
<td>4.2
</td>
<td>
</td>
<td rowspan="4">65
</td>
<td>199
</td>
<td>
</td></tr>
<tr>
<td>3500X
</td>
<td>6
</td>
<td>3.6
</td>
<td>4.1
</td>
<td>
</td>
<td><time class="nowrap" datetime="2019-09-24" data-sort-value="2019-09-24">24 septembre 2019</time>
</td>
<td>155
</td>
<td>145
</td></tr>
<tr>
<td rowspan="2">Ryzen 3 3000
</td>
<td>3300X
</td>
<td rowspan="2">4
</td>
<td rowspan="2">8
</td>
<td>3.8
</td>
<td>4.3
</td>
<td>
</td>
<td rowspan="2">512 x4
</td>
<td rowspan="2">16
</td>
<td rowspan="2">May 2020
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>3100
</td>
<td>3.6
</td>
<td>3.9
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td rowspan="4">Ryzen Threadripper 2000
</td>
<td>2990WX
</td>
<td rowspan="13">Zen+
</td>
<td>32
</td>
<td>64
</td>
<td rowspan="2">3.0
</td>
<td rowspan="2">4.2
</td>
<td>
</td>
<td>512 x32
</td>
<td rowspan="2">64
</td>
<td rowspan="4"><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
<p><a href="/wiki/Architecture_de_m%C3%A9moire_%C3%A0_multiples_canaux" title="Architecture de mémoire à multiples canaux">Quad channel</a>
</p>
</td>
<td rowspan="2">250
</td>
<td rowspan="4"><a href="/wiki/Socket_TR4" title="Socket TR4">TR4</a>
</td>
<td><time class="nowrap" datetime="2018-08-13" data-sort-value="2018-08-13">13 août 2018</time>
</td>
<td>1799
</td>
<td>
</td></tr>
<tr>
<td>2970WX
</td>
<td>24
</td>
<td>48
</td>
<td>
</td>
<td>512 x24
</td>
<td><time class="nowrap" datetime="2018-10" data-sort-value="2018-10">octobre 2018</time>
</td>
<td>1299
</td>
<td>
</td></tr>
<tr>
<td>2950X
</td>
<td>16
</td>
<td>32
</td>
<td rowspan="2">3.5
</td>
<td>4.4
</td>
<td>
</td>
<td>512 x16
</td>
<td rowspan="2">32
</td>
<td rowspan="2">180
</td>
<td><time class="nowrap" datetime="2018-08-31" data-sort-value="2018-08-31">31 août 2018</time>
</td>
<td>899
</td>
<td>
</td></tr>
<tr>
<td>2920X
</td>
<td>12
</td>
<td>24
</td>
<td>4.3
</td>
<td>
</td>
<td>512 x12
</td>
<td><time class="nowrap" datetime="2018-10" data-sort-value="2018-10">octobre 2018</time>
</td>
<td>649
</td>
<td>
</td></tr>
<tr>
<td rowspan="4">Ryzen 7 2000<sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span class="cite_crochet">[</span>2<span class="cite_crochet">]</span></a></sup><sup class="reference cite_virgule">,</sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span class="cite_crochet">[</span>3<span class="cite_crochet">]</span></a></sup>
</td>
<td>2700X
</td>
<td rowspan="4">8
</td>
<td rowspan="4">16
</td>
<td>3.7
</td>
<td>4.35
</td>
<td>
</td>
<td rowspan="4">512 x8
</td>
<td rowspan="7">8 x2
</td>
<td rowspan="9"><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
<p><a href="/wiki/Architecture_de_m%C3%A9moire_%C3%A0_multiples_canaux" title="Architecture de mémoire à multiples canaux">Dual channel</a>
</p>
</td>
<td rowspan="2">105
</td>
<td rowspan="9"><a href="/wiki/Socket_AM4" title="Socket AM4">AM4</a>
</td>
<td><time class="nowrap" datetime="2018-04-19" data-sort-value="2018-04-19">19 avril 2018</time>
</td>
<td>329
</td>
<td>325
</td></tr>
<tr>
<td>Pro 2700X
</td>
<td>3.6
</td>
<td rowspan="2">4.1
</td>
<td>
</td>
<td><time class="nowrap" datetime="2018-09-06" data-sort-value="2018-09-06">6 septembre 2018</time>
</td>
<td><a href="/wiki/Fabricant_d%27%C3%A9quipement_d%27origine" title="Fabricant d'équipement d'origine">OEM</a>
</td>
<td>
</td></tr>
<tr>
<td>2700
</td>
<td>3.2
</td>
<td>
</td>
<td>65
</td>
<td><time class="nowrap" datetime="2018-04-19" data-sort-value="2018-04-19">19 avril 2018</time>
</td>
<td>299
</td>
<td>295
</td></tr>
<tr>
<td>2700E
</td>
<td>2.8
</td>
<td>4.0
</td>
<td>
</td>
<td>45
</td>
<td><time class="nowrap" datetime="2018-09-11" data-sort-value="2018-09-11">11 septembre 2018</time>
</td>
<td><a href="/wiki/Fabricant_d%27%C3%A9quipement_d%27origine" title="Fabricant d'équipement d'origine">OEM</a>
</td>
<td>
</td></tr>
<tr>
<td rowspan="4">Ryzen 5 2000
</td>
<td>2600X
</td>
<td rowspan="3">6
</td>
<td rowspan="3">12
</td>
<td>3.6
</td>
<td>4.25
</td>
<td>
</td>
<td rowspan="3">512 x6
</td>
<td>95
</td>
<td rowspan="2"><time class="nowrap" datetime="2018-04-19" data-sort-value="2018-04-19">19 avril 2018</time>
</td>
<td>229
</td>
<td>225
</td></tr>
<tr>
<td>2600
</td>
<td>3.4
</td>
<td>3.9
</td>
<td>
</td>
<td>65
</td>
<td>199
</td>
<td>195
</td></tr>
<tr>
<td>2600E
</td>
<td>3.1
</td>
<td rowspan="6">4.0
</td>
<td>
</td>
<td>45
</td>
<td rowspan="3"><time class="nowrap" datetime="2018-09-11" data-sort-value="2018-09-11">11 septembre 2018</time>
</td>
<td><a href="/wiki/Fabricant_d%27%C3%A9quipement_d%27origine" title="Fabricant d'équipement d'origine">OEM</a>
</td>
<td>
</td></tr>
<tr>
<td>2500X
</td>
<td rowspan="2">4
</td>
<td>8
</td>
<td>3.6
</td>
<td>
</td>
<td rowspan="2">512 x4
</td>
<td rowspan="2">8
</td>
<td rowspan="2">65
</td>
<td><a href="/wiki/Fabricant_d%27%C3%A9quipement_d%27origine" title="Fabricant d'équipement d'origine">OEM</a>
</td>
<td>
</td></tr>
<tr>
<td>Ryzen 3 2000
</td>
<td>2300X
</td>
<td>4
</td>
<td>3.5
</td>
<td>
</td>
<td><a href="/wiki/Fabricant_d%27%C3%A9quipement_d%27origine" title="Fabricant d'équipement d'origine">OEM</a>
</td>
<td>
</td></tr>
<tr>
<td rowspan="3">Ryzen Threadripper
</td>
<td>1950X
</td>
<td rowspan="12">Zen
</td>
<td>16
</td>
<td>32
</td>
<td>3.4
</td>
<td rowspan="3">4.2
</td>
<td>512 ×16
</td>
<td rowspan="2">16×2
</td>
<td rowspan="3"><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
<p><a href="/wiki/Architecture_de_m%C3%A9moire_%C3%A0_multiples_canaux" title="Architecture de mémoire à multiples canaux">Quad channel</a>
</p>
</td>
<td rowspan="3">180
</td>
<td rowspan="3"><a href="/wiki/Socket_TR4" title="Socket TR4">TR4</a>
</td>
<td rowspan="2"><time class="nowrap" datetime="2017-08-10" data-sort-value="2017-08-10">10 août 2017</time>
</td>
<td>999
</td>
<td>1150
</td></tr>
<tr>
<td>1920X
</td>
<td>12
</td>
<td>24
</td>
<td>3.5
</td>
<td>512 ×12
</td>
<td>799
</td>
<td>899
</td></tr>
<tr>
<td>1900X
</td>
<td rowspan="4">8
</td>
<td rowspan="4">16
</td>
<td>3.8
</td>
<td>512 ×8
</td>
<td rowspan="7">8 ×2
</td>
<td><time class="nowrap" datetime="2017-08-31" data-sort-value="2017-08-31">31 août 2017</time>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td rowspan="3">Ryzen&nbsp;7</td>
<td>1800X</td>
<td>3.6</td>
<td>3.70, 4.0</td>
<td>4.10</td>
<td rowspan="3">512 ×8</td>
<td rowspan="9"><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a> ≤2666MHz
<p><a href="/wiki/Architecture_de_m%C3%A9moire_%C3%A0_multiples_canaux" title="Architecture de mémoire à multiples canaux">Dual channel</a>
</p>
</td>
<td rowspan="2">95</td>
<td rowspan="9"><a href="/wiki/Socket_AM4" title="Socket AM4">AM4</a></td>
<td rowspan="3"><time class="nowrap" datetime="2017-03-02" data-sort-value="2017-03-02">2 mars 2017</time></td>
<td>499
</td>
<td>490
</td></tr>
<tr>
<td>1700X</td>
<td>3.4</td>
<td>3.50, 3.8</td>
<td>3.90
</td>
<td>399
</td>
<td>370
</td></tr>
<tr>
<td>1700</td>
<td>3.0</td>
<td>3.2, 3.7</td>
<td>3.75</td>
<td>65
</td>
<td>329
</td>
<td>340
</td></tr>
<tr>
<td rowspan="4">Ryzen&nbsp;5</td>
<td>1600X</td>
<td rowspan="2">6
</td>
<td rowspan="2">12</td>
<td>3.6</td>
<td>3.70, 4.0</td>
<td>4.1</td>
<td rowspan="2">512 ×6</td>
<td>95</td>
<td rowspan="4"><time class="nowrap" datetime="2017-04-11" data-sort-value="2017-04-11">11 avril 2017</time></td>
<td>249
</td>
<td>260
</td></tr>
<tr>
<td>1600</td>
<td>3.2</td>
<td>3.4, 3.6</td>
<td>3.7</td>
<td rowspan="5">65</td>
<td>219
</td>
<td>235
</td></tr>
<tr>
<td>1500X</td>
<td rowspan="4">4
</td>
<td rowspan="2">8</td>
<td>3.5</td>
<td>?, 3.7</td>
<td>3.9</td>
<td rowspan="4">512 ×4</td>
<td>189
</td>
<td>195
</td></tr>
<tr>
<td>1400</td>
<td>3.2</td>
<td>?, 3.4</td>
<td>3.45</td>
<td rowspan="3">4 ×2</td>
<td>169
</td>
<td>175
</td></tr>
<tr>
<td rowspan="2">Ryzen 3
</td>
<td>1300X
</td>
<td rowspan="2">4
</td>
<td>3.5
</td>
<td>3.7
</td>
<td>
</td>
<td rowspan="2"><time class="nowrap" datetime="2017-07-27" data-sort-value="2017-07-27">27 juillet 2017</time>
</td>
<td>109
</td>
<td>135
</td></tr>
<tr>
<td>1200
</td>
<td>3.1
</td>
<td>3.4
</td>
<td>
</td>
<td>129
</td>
<td>114
</td></tr></tbody><tfoot></tfoot></table>

</body>
</html>