


ARM Macro Assembler    Page 1 


    1 00000000                 INCLUDE          EFR32MG12.inc ; CPU register de
                                                            finitions 
    1 00000000         ; Peripheral base addresses
    2 00000000 400E6000 
                       PRS     EQU              0x400E6000  ; Peripheral Reflex
                                                             System
    3 00000000 400E5000 
                       RMU     EQU              0x400E5000  ; Reset Management 
                                                            Unit
    4 00000000 400E4000 
                       CMU     EQU              0x400E4000  ; Clock Management 
                                                            Unit
    5 00000000 400E3000 
                       EMU     EQU              0x400E3000  ; Energy Management
                                                             Unit
    6 00000000 400E2000 
                       LDMA    EQU              0x400E2000  ; Linked Direct Mem
                                                            ory Access 
    7 00000000 400E1000 
                       FPUEH   EQU              0x400E1000  ;
    8 00000000 400E0000 
                       MSC     EQU              0x400E0000  ; Memory System Con
                                                            troller
    9 00000000 40055000 
                       LESENSE EQU              0x40055000  ; Low Enegry Sensor
                                                             Interface
   10 00000000 40052400 
                       WDOG1   EQU              0x40052400  ; Watchdog Timer1
   11 00000000 40052000 
                       WDOG0   EQU              0x40052000  ; Watchdog Timer0
   12 00000000 4004E800 
                       PCNT2   EQU              0x4004E800  ; Pulse Counter2
   13 00000000 4004E400 
                       PCNT1   EQU              0x4004E400  ; Pulse Counter1
   14 00000000 4004E000 
                       PCNT0   EQU              0x4004E000  ; Pulse Counter0
   15 00000000 4004A000 
                       LEUART0 EQU              0x4004A000  ; Low Enegry UART
   16 00000000 40046000 
                       LETIMER0
                               EQU              0x40046000  ; Low Energy Timer
   17 00000000 40042000 
                       RTCC    EQU              0x40042000  ; Real Time Clock
   18 00000000 40022000 
                       SMU     EQU              0x40022000
   19 00000000 4001F000 
                       CSEN    EQU              0x4001F000
   20 00000000 4001E000 
                       CRYOTIMER
                               EQU              0x4001E000
   21 00000000 4001D000 
                       TRNG0   EQU              0x4001D000  ; True Random Numbe
                                                            r Generator 
   22 00000000 4001C000 
                       GPCRC   EQU              0x4001C000  ; CRC engine 
   23 00000000 4001A400 
                       WTIMER1 EQU              0x4001A400  ; TIMER1 module
   24 00000000 4001A000 
                       WTIMER0 EQU              0x4001A000  ; TIMER0 module



ARM Macro Assembler    Page 2 


   25 00000000 40018400 
                       TIMER1  EQU              0x40018400  ; TIMER1 module
   26 00000000 40018000 
                       TIMER0  EQU              0x40018000  ; TIMER0 module
   27 00000000 40010C00 
                       USART3  EQU              0x40010C00  ; USART3 module
   28 00000000 40010800 
                       USART2  EQU              0x40010800  ; USART2 module
   29 00000000 40010400 
                       USART1  EQU              0x40010400  ; USART1 module
   30 00000000 40010000 
                       USART0  EQU              0x40010000  ; USART0 module
   31 00000000 4000C400 
                       I2C1    EQU              0x4000C400  ; I2C1 module
   32 00000000 4000C000 
                       I2C0    EQU              0x4000C000  ; I2C0 module
   33 00000000 4000A000 
                       GPIO    EQU              0x4000A000  ; GPIO module
   34 00000000 40008000 
                       VDAC0   EQU              0x40008000  ; DAC0 module
   35 00000000 40006000 
                       IDAC0   EQU              0x40006000  ; Current DAC0 modu
                                                            le
   36 00000000 40002000 
                       ADC0    EQU              0x40002000  ; ADC0 module
   37 00000000 40000400 
                       ACMP1   EQU              0x40000400  ; Analog comparator
                                                             1
   38 00000000 40000000 
                       ACMP0   EQU              0x40000000  ; Analog Comparator
                                                             0
   39 00000000         
   40 00000000         
   41 00000000         ;-------- CMU registers --------------------------------
                       ------------------------------------
   42 00000000 00000000 
                       CMU_CTRL
                               EQU              0x000       ; CMU Control Regis
                                                            ter
   43 00000000 00000010 
                       CMU_HFRCOCTRL
                               EQU              0x010       ; HFRCO Control Reg
                                                            ister
   44 00000000 00000018 
                       CMU_AUXHFRCOCTRL
                               EQU              0x018       ; RW AUXHFRCO Contr
                                                            ol Register
   45 00000000 00000020 
                       CMU_LFRCOCTRL
                               EQU              0x020       ; LFRCO Control Reg
                                                            ister
   46 00000000 00000024 
                       CMU_HFXOCTRL
                               EQU              0x024       ; HFXO Control Regi
                                                            ster
   47 00000000 0000002C 
                       CMU_HFXOSTARTUPCTRL
                               EQU              0x02C       ; HFXO Startup Cont
                                                            rol



ARM Macro Assembler    Page 3 


   48 00000000 00000030 
                       CMU_HFXOSTEADYSTATECTRL
                               EQU              0x030       ; RW HFXO Steady St
                                                            ate Control
   49 00000000 00000034 
                       CMU_HFXOTIMEOUTCTRL
                               EQU              0x034       ; HFXO Timeout Cont
                                                            rol
   50 00000000 00000038 
                       CMU_LFXOCTRL
                               EQU              0x038       ; LFXO Control Regi
                                                            ster
   51 00000000 00000050 
                       CMU_CALCTRL
                               EQU              0x050       ; Calibration Contr
                                                            ol Register
   52 00000000 00000054 
                       CMU_CALCNT
                               EQU              0x054       ; Calibration Count
                                                            er Register
   53 00000000 00000060 
                       CMU_OSCENCMD
                               EQU              0x060       ; Oscillator Enable
                                                            /Disable Command Re
                                                            gister
   54 00000000 00000064 
                       CMU_CMD EQU              0x064       ; Command Register
   55 00000000 00000070 
                       CMU_DBGCLKSEL
                               EQU              0x070       ; Debug Trace Clock
                                                             Select
   56 00000000 00000074 
                       CMU_HFCLKSEL
                               EQU              0x074       ; High Frequency Cl
                                                            ock Select Command 
                                                            Register
   57 00000000 00000080 
                       CMU_LFACLKSEL
                               EQU              0x080       ; Low Frequency A C
                                                            lock Select Registe
                                                            r
   58 00000000 00000084 
                       CMU_LFBCLKSEL
                               EQU              0x084       ; Low Frequency B C
                                                            lock Select Registe
                                                            r
   59 00000000 00000088 
                       CMU_LFECLKSEL
                               EQU              0x088       ; Low Frequency E C
                                                            lock Select Registe
                                                            r
   60 00000000 00000090 
                       CMU_STATUS
                               EQU              0x090       ; Status Register
   61 00000000 00000094 
                       CMU_HFCLKSTATUS
                               EQU              0x094       ; HFCLK Status Regi
                                                            ster
   62 00000000 0000009C 



ARM Macro Assembler    Page 4 


                       CMU_HFXOTRIMSTATUS
                               EQU              0x09C       ; HFXO Trim Status
   63 00000000 000000A0 
                       CMU_IF  EQU              0x0A0       ; Interrupt Flag Re
                                                            gister
   64 00000000 000000A4 
                       CMU_IFS EQU              0x0A4       ; Interrupt Flag Se
                                                            t Register
   65 00000000 000000A8 
                       CMU_IFC EQU              0x0A8       ; Interrupt Flag Cl
                                                            ear Register
   66 00000000 000000AC 
                       CMU_IEN EQU              0x0AC       ; Interrupt Enable 
                                                            Register
   67 00000000 000000B0 
                       CMU_HFBUSCLKEN0
                               EQU              0x0B0       ; High Frequency Bu
                                                            s Clock Enable Regi
                                                            ster 0
   68 00000000 000000C0 
                       CMU_HFPERCLKEN0
                               EQU              0x0C0       ; High Frequency Pe
                                                            ripheral Clock Enab
                                                            le Register 0
   69 00000000 000000CC 
                       CMU_HFRADIOALTCLKEN0
                               EQU              0x0CC       ; High Frequency Al
                                                            ternate Radio Perip
                                                            heral Clock Enable 
                                                            Register 0
   70 00000000 000000E0 
                       CMU_LFACLKEN0
                               EQU              0x0E0       ; Low Frequency a C
                                                            lock Enable Registe
                                                            r 0 (Async Reg)
   71 00000000 000000E8 
                       CMU_LFBCLKEN0
                               EQU              0x0E8       ; Low Frequency B C
                                                            lock Enable Registe
                                                            r 0 (Async Reg)
   72 00000000 000000F0 
                       CMU_LFECLKEN0
                               EQU              0x0F0       ; Low Frequency E C
                                                            lock Enable Registe
                                                            r 0 (Async Reg)
   73 00000000 00000100 
                       CMU_HFPRESC
                               EQU              0x100       ; High Frequency Cl
                                                            ock Prescaler Regis
                                                            ter
   74 00000000 00000108 
                       CMU_HFCOREPRESC
                               EQU              0x108       ; High Frequency Co
                                                            re Clock Prescaler 
                                                            Register
   75 00000000 0000010C 
                       CMU_HFPERPRESC
                               EQU              0x10C       ; High Frequency Pe
                                                            ripheral Clock Pres



ARM Macro Assembler    Page 5 


                                                            caler Register
   76 00000000 00000110 
                       CMU_HFRADIOPRESC
                               EQU              0x110       ; High Frequency Ra
                                                            dio Peripheral Cloc
                                                            k Prescaler Registe
                                                            r
   77 00000000 00000114 
                       CMU_HFEXPPRESC
                               EQU              0x114       ; High Frequency Ex
                                                            port Clock Prescale
                                                            r Register
   78 00000000 00000120 
                       CMU_LFAPRESC0
                               EQU              0x120       ; Low Frequency a P
                                                            rescaler Register 0
                                                             (Async Reg)
   79 00000000 00000128 
                       CMU_LFBPRESC0
                               EQU              0x128       ; Low Frequency B P
                                                            rescaler Register 0
                                                             (Async Reg)
   80 00000000 00000130 
                       CMU_LFEPRESC0
                               EQU              0x130       ; Low Frequency E P
                                                            rescaler Register 0
                                                             (Async Reg)
   81 00000000 00000138 
                       CMU_HFRADIOALTPRESC
                               EQU              0x138       ; High Frequency Al
                                                            ternate Radio Perip
                                                            heral Clock Prescal
                                                            er Register
   82 00000000 00000140 
                       CMU_SYNCBUSY
                               EQU              0x140       ; Synchronization B
                                                            usy Register
   83 00000000 00000144 
                       CMU_FREEZE
                               EQU              0x144       ; Freeze Register
   84 00000000 00000150 
                       CMU_PCNTCTRL
                               EQU              0x150       ; PCNT Control Regi
                                                            ster
   85 00000000 0000015C 
                       CMU_ADCCTRL
                               EQU              0x15C       ; ADC Control Regis
                                                            ter
   86 00000000 00000170 
                       CMU_ROUTEPEN
                               EQU              0x170       ; I/O Routing Pin E
                                                            nable Register
   87 00000000 00000174 
                       CMU_ROUTELOC0
                               EQU              0x174       ; I/O Routing Locat
                                                            ion Register
   88 00000000 00000178 
                       CMU_ROUTELOC1
                               EQU              0x178       ; I/O Routing Locat



ARM Macro Assembler    Page 6 


                                                            ion Register
   89 00000000 00000180 
                       CMU_LOCK
                               EQU              0x180       ; Configuration Loc
                                                            k Register
   90 00000000         
   91 00000000         ;-------- EMU registers --------------------------------
                       ------------------------------------
   92 00000000 00000000 
                       EMU_CTRL
                               EQU              0x000       ; Control Register
   93 00000000 00000004 
                       EMU_STATUS
                               EQU              0x004       ; Status Register
   94 00000000 00000008 
                       EMU_LOCK
                               EQU              0x008       ; Configuration Loc
                                                            k Register
   95 00000000 0000000C 
                       EMU_RAM0CTRL
                               EQU              0x00C       ; Memory Control Re
                                                            gister
   96 00000000 00000010 
                       EMU_CMD EQU              0x010       ; Command Register
   97 00000000 00000018 
                       EMU_EM4CTRL
                               EQU              0x018       ; EM4 Control Regis
                                                            ter
   98 00000000 0000001C 
                       EMU_TEMPLIMITS
                               EQU              0x01C       ; Temperature Limit
                                                            s for Interrupt Gen
                                                            eration
   99 00000000 00000020 
                       EMU_TEMP
                               EQU              0x020       ; Value of Last Tem
                                                            perature Measuremen
                                                            t
  100 00000000 00000024 
                       EMU_IF  EQU              0x024       ; Interrupt Flag Re
                                                            gister
  101 00000000 00000028 
                       EMU_IFS EQU              0x028       ; Interrupt Flag Se
                                                            t Register
  102 00000000 0000002C 
                       EMU_IFC EQU              0x02C       ; Interrupt Flag Cl
                                                            ear Register
  103 00000000 00000030 
                       EMU_IEN EQU              0x030       ; Interrupt Enable 
                                                            Register
  104 00000000 00000034 
                       EMU_PWRLOCK
                               EQU              0x034       ; Regulator and Sup
                                                            ply Lock Register
  105 00000000 00000038 
                       EMU_PWRCFG
                               EQU              0x038       ; Power Configurati
                                                            on Register
  106 00000000 0000003C 



ARM Macro Assembler    Page 7 


                       EMU_PWRCTRL
                               EQU              0x03C       ; Power Control Reg
                                                            ister
  107 00000000 00000040 
                       EMU_DCDCCTRL
                               EQU              0x040       ; DCDC Control
  108 00000000 0000004C 
                       EMU_DCDCMISCCTRL
                               EQU              0x04C       ; DCDC Miscellaneou
                                                            s Control Register
  109 00000000 00000050 
                       EMU_DCDCZDETCTRL
                               EQU              0x050       ; DCDC Power Train 
                                                            NFET Zero Current D
                                                            etector Control Reg
                                                            ister
  110 00000000 00000054 
                       EMU_DCDCCLIMCTRL
                               EQU              0x054       ; DCDC Power Train 
                                                            PFET Current Limite
                                                            r Control Register
  111 00000000 00000058 
                       EMU_DCDCLNCOMPCTRL
                               EQU              0x058       ; DCDC Low Noise Co
                                                            mpensator Control R
                                                            egister
  112 00000000 0000005C 
                       EMU_DCDCLNVCTRL
                               EQU              0x05C       ; DCDC Low Noise Vo
                                                            ltage Register
  113 00000000 00000064 
                       EMU_DCDCLPVCTRL
                               EQU              0x064       ; DCDC Low Power Vo
                                                            ltage Register
  114 00000000 0000006C 
                       EMU_DCDCLPCTRL
                               EQU              0x06C       ; DCDC Low Power Co
                                                            ntrol Register
  115 00000000 00000070 
                       EMU_DCDCLNFREQCTRL
                               EQU              0x070       ; DCDC Low Noise Co
                                                            ntroller Frequency 
                                                            Control
  116 00000000 00000078 
                       EMU_DCDCSYNC
                               EQU              0x078       ; DCDC Read Status 
                                                            Register
  117 00000000 00000090 
                       EMU_VMONAVDDCTRL
                               EQU              0x090       ; VMON AVDD Channel
                                                             Control
  118 00000000 00000094 
                       EMU_VMONALTAVDDCTRL
                               EQU              0x094       ; Alternate VMON AV
                                                            DD Channel Control
  119 00000000 00000098 
                       EMU_VMONDVDDCTRL
                               EQU              0x098       ; VMON DVDD Channel
                                                             Control



ARM Macro Assembler    Page 8 


  120 00000000 0000009C 
                       EMU_VMONIO0CTRL
                               EQU              0x09C       ; VMON IOVDD0 Chann
                                                            el Control
  121 00000000 000000B4 
                       EMU_RAM1CTRL
                               EQU              0x0B4       ; Memory Control Re
                                                            gister
  122 00000000 000000B8 
                       EMU_RAM2CTRL
                               EQU              0x0B8       ; Memory Control Re
                                                            gister
  123 00000000 000000EC 
                       EMU_DCDCLPEM01CFG
                               EQU              0x0EC       ; Configuration Bit
                                                            s for Low Power Mod
                                                            e to Be Applied Dur
                                                            ing EM01
  124 00000000 00000100 
                       EMU_EM23PERNORETAINCMD
                               EQU              0x100       ; Clears Correspond
                                                            ing Bits in EM23PER
                                                            NORETAINSTATUS 
  125 00000000 00000104 
                       EMU_EM23PERNORETAINSTATUS
                               EQU              0x104       ; Status Indicating
                                                             If Peripherals Wer
                                                            e Powered Down in E
                                                            M23
  126 00000000 00000108 
                       EMU_EM23PERNORETAINCTRL
                               equ              0x108       ; When Set Correspo
                                                            nding Peripherals M
                                                            ay Get Powered Down
                                                             in EM23
  127 00000000         
  128 00000000         ;-------- PRS registers --------------------------------
                       ---------------------------------
  129 00000000 00000000 
                       PRS_SWPULSE
                               EQU              0x000       ; Software Pulse Re
                                                            gister
  130 00000000 00000004 
                       PRS_SWLEVEL
                               EQU              0x004       ; Software Level Re
                                                            gister
  131 00000000 00000008 
                       PRS_ROUTEPEN
                               EQU              0x008       ; I/O Routing Pin E
                                                            nable Register
  132 00000000 00000010 
                       PRS_ROUTELOC0
                               EQU              0x010       ; I/O Routing Locat
                                                            ion Register
  133 00000000 00000014 
                       PRS_ROUTELOC1
                               EQU              0x014       ; I/O Routing Locat
                                                            ion Register
  134 00000000 00000018 



ARM Macro Assembler    Page 9 


                       PRS_ROUTELOC2
                               EQU              0x018       ; I/O Routing Locat
                                                            ion Register
  135 00000000 00000020 
                       PRS_CTRL
                               EQU              0x020       ; Control Register
  136 00000000 00000024 
                       PRS_DMAREQ0
                               EQU              0x024       ; DMA Request 0 Reg
                                                            ister
  137 00000000 00000028 
                       PRS_DMAREQ1
                               EQU              0x028       ; DMA Request 1 Reg
                                                            ister
  138 00000000 00000030 
                       PRS_PEEK
                               EQU              0x030       ; PRS Channel Value
                                                            s
  139 00000000 00000040 
                       PRS_CH0_CTRL
                               EQU              0x040       ; Channel Control R
                                                            egister
  140 00000000 00000044 
                       PRS_CH1_CTRL
                               EQU              0x044       ; Channel Control R
                                                            egister
  141 00000000 00000048 
                       PRS_CH2_CTRL
                               EQU              0x048       ; Channel Control R
                                                            egister
  142 00000000 0000004C 
                       PRS_CH3_CTRL
                               EQU              0x04C       ; Channel Control R
                                                            egister
  143 00000000 00000050 
                       PRS_CH4_CTRL
                               EQU              0x050       ; Channel Control R
                                                            egister
  144 00000000 00000054 
                       PRS_CH5_CTRL
                               EQU              0x054       ; Channel Control R
                                                            egister
  145 00000000 00000058 
                       PRS_CH6_CTRL
                               EQU              0x058       ; Channel Control R
                                                            egister
  146 00000000 0000005C 
                       PRS_CH7_CTRL
                               EQU              0x05C       ; Channel Control R
                                                            egister
  147 00000000 00000060 
                       PRS_CH8_CTRL
                               EQU              0x060       ; Channel Control R
                                                            egister
  148 00000000 00000064 
                       PRS_CH9_CTRL
                               EQU              0x064       ; Channel Control R
                                                            egister
  149 00000000 00000068 



ARM Macro Assembler    Page 10 


                       PRS_CH10_CTRL
                               EQU              0x068       ; Channel Control R
                                                            egister 
  150 00000000 0000006C 
                       PRS_CH11_CTRL
                               EQU              0x06C       ; Channel Control R
                                                            egister
  151 00000000         
  152 00000000         ;-------- TIMER registers   ----------------------------
                       -------------------------------------
  153 00000000 00000000 
                       TIMERn_CTRL
                               EQU              0x000       ; Control Register
  154 00000000 00000004 
                       TIMERn_CMD
                               EQU              0x004       ; Command Register
  155 00000000 00000008 
                       TIMERn_STATUS
                               EQU              0x008       ; Status Register
  156 00000000 0000000C 
                       TIMERn_IF
                               EQU              0x00C       ; Interrupt Flag Re
                                                            gister
  157 00000000 00000010 
                       TIMERn_IFS
                               EQU              0x010       ; Interrupt Flag Se
                                                            t Register
  158 00000000 00000014 
                       TIMERn_IFC
                               EQU              0x014       ; Interrupt Flag Cl
                                                            ear Register
  159 00000000 00000018 
                       TIMERn_IEN
                               EQU              0x018       ; Interrupt Enable 
                                                            Register
  160 00000000 0000001C 
                       TIMERn_TOP
                               EQU              0x01C       ; Counter Top Value
                                                             Register
  161 00000000 00000020 
                       TIMERn_TOPB
                               EQU              0x020       ; Counter Top Value
                                                             Buffer Register
  162 00000000 00000024 
                       TIMERn_CNT
                               EQU              0x024       ; Counter Value Reg
                                                            ister
  163 00000000 0000002C 
                       TIMERn_LOCK
                               EQU              0x02C       ; TIMER Configurati
                                                            on Lock Register
  164 00000000 00000030 
                       TIMERn_ROUTEPEN
                               EQU              0x030       ; I/O Routing Pin E
                                                            nable Register
  165 00000000 00000034 
                       TIMERn_ROUTELOC0
                               EQU              0x034       ; I/O Routing Locat
                                                            ion Register



ARM Macro Assembler    Page 11 


  166 00000000 0000003C 
                       TIMERn_ROUTELOC2
                               EQU              0x03C       ; I/O Routing Locat
                                                            ion Register
  167 00000000 00000060 
                       TIMERn_CC0_CTRL
                               EQU              0x060       ; CC Channel Contro
                                                            l Register
  168 00000000 00000064 
                       TIMERn_CC0_CCV
                               EQU              0x064       ; CC Channel Value 
                                                            Register
  169 00000000 00000068 
                       TIMERn_CC0_CCVP
                               EQU              0x068       ; CC Channel Value 
                                                            Peek Register
  170 00000000 0000006C 
                       TIMERn_CC0_CCVB
                               EQU              0x06C       ; CC Channel Buffer
                                                             Register
  171 00000000 00000070 
                       TIMERn_CC1_CTRL
                               EQU              0x070       ; CC Channel Contro
                                                            l Register
  172 00000000 00000074 
                       TIMERn_CC1_CCV
                               EQU              0x074       ; CC Channel Value 
                                                            Register
  173 00000000 00000078 
                       TIMERn_CC1_CCVP
                               EQU              0x078       ; CC Channel Value 
                                                            Peek Register
  174 00000000 0000007C 
                       TIMERn_CC1_CCVB
                               EQU              0x07C       ; CC Channel Buffer
                                                             Register
  175 00000000 00000080 
                       TIMERn_CC2_CTRL
                               EQU              0x080       ; CC Channel Contro
                                                            l Register
  176 00000000 00000084 
                       TIMERn_CC2_CCV
                               EQU              0x084       ; CC Channel Value 
                                                            Register
  177 00000000 00000088 
                       TIMERn_CC2_CCVP
                               EQU              0x088       ; CC Channel Value 
                                                            Peek Register
  178 00000000 0000008C 
                       TIMERn_CC2_CCVB
                               EQU              0x08C       ; CC Channel Buffer
                                                             Register 
  179 00000000 00000090 
                       TIMERn_CC3_CTRL
                               EQU              0x090       ; CC Channel Contro
                                                            l Register
  180 00000000 00000094 
                       TIMERn_CC3_CCV
                               EQU              0x094       ; CC Channel Value 



ARM Macro Assembler    Page 12 


                                                            Register
  181 00000000 00000098 
                       TIMERn_CC3_CCVP
                               EQU              0x098       ; CC Channel Value 
                                                            Peek Register
  182 00000000 0000009C 
                       TIMERn_CC3_CCVB
                               EQU              0x09C       ; CC Channel Buffer
                                                             Register
  183 00000000 000000A0 
                       TIMERn_DTCTRL
                               EQU              0x0A0       ; DTI Control Regis
                                                            ter
  184 00000000 000000A4 
                       TIMERn_DTTIME
                               EQU              0x0A4       ; DTI Time Control 
                                                            Register
  185 00000000 000000A8 
                       TIMERn_DTFC
                               EQU              0x0A8       ; DTI Fault Configu
                                                            ration Register
  186 00000000 000000AC 
                       TIMERn_DTOGEN
                               EQU              0x0AC       ; DTI Output Genera
                                                            tion Enable Registe
                                                            r
  187 00000000 000000B0 
                       TIMERn_DTFAULT
                               EQU              0x0B0       ; DTI Fault Registe
                                                            r
  188 00000000 000000B4 
                       TIMERn_DTFAULTC
                               EQU              0x0B4       ; DTI Fault Clear R
                                                            egister
  189 00000000 000000B8 
                       TIMERn_DTLOCK
                               EQU              0x0B8       ; DTI Configuration
                                                             Lock Register
  190 00000000         
  191 00000000         ;-------- LETIMER registers ----------------------------
                       -------------------------------------
  192 00000000 00000000 
                       LETIMERn_CTRL
                               EQU              0x000       ; Control Register
  193 00000000 00000004 
                       LETIMERn_CMD
                               EQU              0x004       ; Command Register
  194 00000000 00000008 
                       LETIMERn_STATUS
                               EQU              0x008       ; Status Register
  195 00000000 0000000C 
                       LETIMERn_CNT
                               EQU              0x00C       ; Counter Value Reg
                                                            ister
  196 00000000 00000010 
                       LETIMERn_COMP0
                               EQU              0x010       ; Compare Value Reg
                                                            ister 0
  197 00000000 00000014 



ARM Macro Assembler    Page 13 


                       LETIMERn_COMP1
                               EQU              0x014       ; Compare Value Reg
                                                            ister 1
  198 00000000 00000018 
                       LETIMERn_REP0
                               EQU              0x018       ; Repeat Counter Re
                                                            gister 0
  199 00000000 0000001C 
                       LETIMERn_REP1
                               EQU              0x01C       ; Repeat Counter Re
                                                            gister 1
  200 00000000 00000020 
                       LETIMERn_IF
                               EQU              0x020       ; Interrupt Flag Re
                                                            gister
  201 00000000 00000024 
                       LETIMERn_IFS
                               EQU              0x024       ; Interrupt Flag Se
                                                            t Register
  202 00000000 00000028 
                       LETIMERn_IFC
                               EQU              0x028       ; Interrupt Flag Cl
                                                            ear Register
  203 00000000 0000002C 
                       LETIMERn_IEN
                               EQU              0x02C       ; Interrupt Enable 
                                                            Register
  204 00000000 00000034 
                       LETIMERn_SYNCBUSY
                               EQU              0x034       ; Synchronization B
                                                            usy Register
  205 00000000 00000040 
                       LETIMERn_ROUTEPEN
                               EQU              0x040       ; I/O Routing Regis
                                                            ter
  206 00000000 00000044 
                       LETIMERn_ROUTELOC0
                               EQU              0x044       ; I/O Routing Locat
                                                            ion Register
  207 00000000 00000050 
                       LETIMERn_PRSSEL
                               EQU              0x050       ; PRS Input Select 
                                                            Register
  208 00000000         
  209 00000000         ;-------- CRYOTIMER registers --------------------------
                       ----------------------------------------
  210 00000000 00000000 
                       CRYOTIMER_CTRL
                               EQU              0x000       ; Control Register
  211 00000000 00000004 
                       CRYOTIMER_PERIODSEL
                               EQU              0x004       ; Interrupt Duratio
                                                            n
  212 00000000 00000008 
                       CRYOTIMER_CNT
                               EQU              0x008       ; Counter Value
  213 00000000 0000000C 
                       CRYOTIMER_EM4WUEN
                               EQU              0x00C       ; Wake Up Enable



ARM Macro Assembler    Page 14 


  214 00000000 00000010 
                       CRYOTIMER_IF
                               EQU              0x010       ; Interrupt Flag Re
                                                            gister
  215 00000000 00000014 
                       CRYOTIMER_IFS
                               EQU              0x014       ; Interrupt Flag Se
                                                            t Register
  216 00000000 00000018 
                       CRYOTIMER_IFC
                               EQU              0x018       ; Interrupt Flag Cl
                                                            ear Register
  217 00000000 0000001C 
                       CRYOTIMER_IEN
                               EQU              0x01C       ; Interrupt Enable 
                                                            Register
  218 00000000         
  219 00000000         ;-------- I2C registers --------------------------------
                       ---------------------------------------
  220 00000000 00000000 
                       I2Cn_CTRL
                               EQU              0x000       ; Control Register
  221 00000000 00000004 
                       I2Cn_CMD
                               EQU              0x004       ; Command Register
  222 00000000 00000008 
                       I2Cn_STATE
                               EQU              0x008       ; State Register
  223 00000000 0000000C 
                       I2Cn_STATUS
                               EQU              0x00C       ; Status Register
  224 00000000 00000010 
                       I2Cn_CLKDIV
                               EQU              0x010       ; Clock Division Re
                                                            gister
  225 00000000 00000014 
                       I2Cn_SADDR
                               EQU              0x014       ; Slave Address Reg
                                                            ister
  226 00000000 00000018 
                       I2Cn_SADDRMASK
                               EQU              0x018       ; Slave Address Mas
                                                            k Register
  227 00000000 0000001C 
                       I2Cn_RXDATA
                               EQU              0x01C       ; Receive Buffer Da
                                                            ta Register
  228 00000000 00000020 
                       I2Cn_RXDOUBLE
                               EQU              0x020       ; Receive Buffer Do
                                                            uble Data Register
  229 00000000 00000024 
                       I2Cn_RXDATAP
                               EQU              0x024       ; Receive Buffer Da
                                                            ta Peek Register
  230 00000000 00000028 
                       I2Cn_RXDOUBLEP
                               EQU              0x028       ; Receive Buffer Do
                                                            uble Data Peek Regi



ARM Macro Assembler    Page 15 


                                                            ster
  231 00000000 0000002C 
                       I2Cn_TXDATA
                               EQU              0x02C       ; Transmit Buffer D
                                                            ata Register
  232 00000000 00000030 
                       I2Cn_TXDOUBLE
                               EQU              0x030       ; Transmit Buffer D
                                                            ouble Data Register
                                                            
  233 00000000 00000034 
                       I2Cn_IF EQU              0x034       ; Interrupt Flag Re
                                                            gister
  234 00000000 00000038 
                       I2Cn_IFS
                               EQU              0x038       ; Interrupt Flag Se
                                                            t Register
  235 00000000 0000003C 
                       I2Cn_IFC
                               EQU              0x03C       ; Interrupt Flag Cl
                                                            ear Register
  236 00000000 00000040 
                       I2Cn_IEN
                               EQU              0x040       ; Interrupt Enable 
                                                            Register
  237 00000000 00000044 
                       I2Cn_ROUTEPEN
                               EQU              0x044       ; I/O Routing Pin E
                                                            nable Register
  238 00000000 00000048 
                       I2Cn_ROUTELOC0
                               EQU              0x048       ; I/O Routing Locat
                                                            ion Register
  239 00000000         
  240 00000000         ;-------- USART REGISTERS ------------------------------
                       ---------------------------------------
  241 00000000 00000000 
                       USARTn_CTRL
                               EQU              0x000       ; Control Register
  242 00000000 00000004 
                       USARTn_FRAME
                               EQU              0x004       ; USART Frame Forma
                                                            t Register
  243 00000000 00000008 
                       USARTn_TRIGCTRL
                               EQU              0x008       ; USART Trigger Con
                                                            trol register
  244 00000000 0000000C 
                       USARTn_CMD
                               EQU              0x00C       ; Command Register
  245 00000000 00000010 
                       USARTn_STATUS
                               EQU              0x010       ; USART Status Regi
                                                            ster
  246 00000000 00000014 
                       USARTn_CLKDIV
                               EQU              0x014       ; Clock Control Reg
                                                            ister
  247 00000000 00000018 



ARM Macro Assembler    Page 16 


                       USARTn_RXDATAX
                               EQU              0x018       ; RX Buffer Data Ex
                                                            tended Register
  248 00000000 0000001C 
                       USARTn_RXDATA
                               EQU              0x01C       ; RX Buffer Data Re
                                                            gister
  249 00000000 00000020 
                       USARTn_RXDOUBLEX
                               EQU              0x020       ; RX Buffer Double 
                                                            Data Extended Regis
                                                            ter
  250 00000000 00000024 
                       USARTn_RXDOUBLE
                               EQU              0x024       ; RX FIFO Double Da
                                                            ta Register
  251 00000000 00000028 
                       USARTn_RXDATAXP
                               EQU              0x028       ; RX Buffer Data Ex
                                                            tended Peek Registe
                                                            r
  252 00000000 0000002C 
                       USARTn_RXDOUBLEXP
                               EQU              0x02C       ; RX Buffer Double 
                                                            Data Extended Peek 
                                                            Register
  253 00000000 00000030 
                       USARTn_TXDATAX
                               EQU              0x030       ; TX Buffer Data Ex
                                                            tended Register
  254 00000000 00000034 
                       USARTn_TXDATA
                               EQU              0x034       ; TX Buffer Data Re
                                                            gister
  255 00000000 00000038 
                       USARTn_TXDOUBLEX
                               EQU              0x038       ; TX Buffer Double 
                                                            Data Extended Regis
                                                            ter
  256 00000000 0000003C 
                       USARTn_TXDOUBLE
                               EQU              0x03C       ; TX Buffer Double 
                                                            Data Register
  257 00000000 00000040 
                       USARTn_IF
                               EQU              0x040       ; Interrupt Flag Re
                                                            gister
  258 00000000 00000044 
                       USARTn_IFS
                               EQU              0x044       ; Interrupt Flag Se
                                                            t Register
  259 00000000 00000048 
                       USARTn_IFC
                               EQU              0x048       ; Interrupt Flag Cl
                                                            ear Register
  260 00000000 0000004C 
                       USARTn_IEN
                               EQU              0x04C       ; Interrupt Enable 
                                                            Register



ARM Macro Assembler    Page 17 


  261 00000000 00000050 
                       USARTn_IRCTRL
                               EQU              0x050       ; IrDA Control Regi
                                                            ster
  262 00000000 00000058 
                       USARTn_INPUT
                               EQU              0x058       ; USART Input Regis
                                                            ter
  263 00000000 0000005C 
                       USARTn_I2SCTRL
                               EQU              0x05C       ; I2S Control Regis
                                                            ter
  264 00000000 00000060 
                       USARTn_TIMING
                               EQU              0x060       ; Timing Register
  265 00000000 00000064 
                       USARTn_CTRLX
                               EQU              0x064       ; Control Register 
                                                            Extended
  266 00000000 00000068 
                       USARTn_TIMECMP0
                               EQU              0x068       ; Used to Generate 
                                                            Interrupts and Vari
                                                            ous Delays
  267 00000000 0000006C 
                       USARTn_TIMECMP1
                               EQU              0x06C       ; Used to Generate 
                                                            Interrupts and Vari
                                                            ous Delays
  268 00000000 00000070 
                       USARTn_TIMECMP2
                               EQU              0x070       ; Used to Generate 
                                                            Interrupts and Vari
                                                            ous Delays
  269 00000000 00000074 
                       USARTn_ROUTEPEN
                               EQU              0x074       ; I/O Routing Pin E
                                                            nable Register
  270 00000000 00000078 
                       USARTn_ROUTELOC0
                               EQU              0x078       ; I/O Routing Locat
                                                            ion Register
  271 00000000 0000007C 
                       USARTn_ROUTELOC1
                               EQU              0x07C       ; I/O Routing Locat
                                                            ion Register
  272 00000000         
  273 00000000         ;-------- GPIO registers -------------------------------
                       --------------------------------------
  274 00000000 00000000 
                       GPIO_PA_CTRL
                               EQU              0x000       ; Port Control Regi
                                                            ster
  275 00000000 00000004 
                       GPIO_PA_MODEL
                               EQU              0x004       ; Port Pin Mode Low
                                                             Register
  276 00000000 00000008 
                       GPIO_PA_MODEH



ARM Macro Assembler    Page 18 


                               EQU              0x008       ; Port Pin Mode Hig
                                                            h Register
  277 00000000 0000000C 
                       GPIO_PA_DOUT
                               EQU              0x00C       ; Port Data Out Reg
                                                            ister
  278 00000000         ;GPIO_PA_DOUTSET EQU 0x010    ; Port Data Out Set Regist
                       er
  279 00000000         ;GPIO_PA_DOUTCLR EQU 0x014    ; Port Data Out Clear Regi
                       ster
  280 00000000 00000018 
                       GPIO_PA_DOUTTGL
                               EQU              0x018       ; Port Data Out Tog
                                                            gle Register
  281 00000000 0000001C 
                       GPIO_PA_DIN
                               EQU              0x01C       ; Port Data In Regi
                                                            ster
  282 00000000 00000020 
                       GPIO_PA_PINLOCKN
                               EQU              0x020       ; Port Unlocked Pin
                                                            s Register
  283 00000000 00000028 
                       GPIO_PA_OVTDIS
                               EQU              0x028       ; Over Voltage Disa
                                                            ble for All Modes
  284 00000000         
  285 00000000 00000030 
                       GPIO_PB_CTRL
                               EQU              0x030       ; Port Control Regi
                                                            ster
  286 00000000 00000034 
                       GPIO_PB_MODEL
                               EQU              0x034       ; Port Pin Mode Low
                                                             Register
  287 00000000 00000038 
                       GPIO_PB_MODEH
                               EQU              0x038       ; Port Pin Mode Hig
                                                            h Register
  288 00000000 0000003C 
                       GPIO_PB_DOUT
                               EQU              0x03C       ; Port Data Out Reg
                                                            ister
  289 00000000 00000048 
                       GPIO_PB_DOUTTGL
                               EQU              0x048       ; Port Data Out Tog
                                                            gle Register
  290 00000000 0000004C 
                       GPIO_PB_DIN
                               EQU              0x04C       ; Port Data In Regi
                                                            ster
  291 00000000 00000050 
                       GPIO_PB_PINLOCKN
                               EQU              0x050       ; Port Unlocked Pin
                                                            s Register
  292 00000000 00000058 
                       GPIO_PB_OVTDIS
                               EQU              0x058       ; Over Voltage Disa
                                                            ble for All Modes



ARM Macro Assembler    Page 19 


  293 00000000         
  294 00000000 00000060 
                       GPIO_PC_CTRL
                               EQU              0x060       ; Port Control Regi
                                                            ster
  295 00000000 00000064 
                       GPIO_PC_MODEL
                               EQU              0x064       ; Port Pin Mode Low
                                                             Register
  296 00000000 00000068 
                       GPIO_PC_MODEH
                               EQU              0x068       ; Port Pin Mode Hig
                                                            h Register
  297 00000000 0000006C 
                       GPIO_PC_DOUT
                               EQU              0x06C       ; Port Data Out Reg
                                                            ister
  298 00000000 00000078 
                       GPIO_PC_DOUTTGL
                               EQU              0x078       ; Port Data Out Tog
                                                            gle Register
  299 00000000 0000007C 
                       GPIO_PC_DIN
                               EQU              0x07C       ; Port Data In Regi
                                                            ster
  300 00000000 00000080 
                       GPIO_PC_PINLOCKN
                               EQU              0x080       ; Port Unlocked Pin
                                                            s Register
  301 00000000 00000088 
                       GPIO_PV_OVTDIS
                               EQU              0x088       ; Over Voltage Disa
                                                            ble for All Modes
  302 00000000         
  303 00000000 00000090 
                       GPIO_PD_CTRL
                               EQU              0x090       ; Port Control Regi
                                                            ster
  304 00000000 00000094 
                       GPIO_PD_MODEL
                               EQU              0x094       ; Port Pin Mode Low
                                                             Register
  305 00000000 00000098 
                       GPIO_PD_MODEH
                               EQU              0x098       ; Port Pin Mode Hig
                                                            h Register
  306 00000000 0000009C 
                       GPIO_PD_DOUT
                               EQU              0x09C       ; Port Data Out Reg
                                                            ister
  307 00000000 000000A8 
                       GPIO_PD_DOUTTGL
                               EQU              0x0A8       ; Port Data Out Tog
                                                            gle Register
  308 00000000 000000AC 
                       GPIO_PD_DIN
                               EQU              0x0AC       ; Port Data In Regi
                                                            ster
  309 00000000 000000B0 



ARM Macro Assembler    Page 20 


                       GPIO_PD_PINLOCKN
                               EQU              0x0B0       ; Port Unlocked Pin
                                                            s Register
  310 00000000 000000B8 
                       GPIO_PD_OVTDIS
                               EQU              0x0B8       ; Over Voltage Disa
                                                            ble for All Modes
  311 00000000         
  312 00000000 000000F0 
                       GPIO_PF_CTRL
                               EQU              0x0F0       ; Port Control Regi
                                                            ster
  313 00000000 000000F4 
                       GPIO_PF_MODEL
                               EQU              0x0F4       ; Port Pin Mode Low
                                                             Register
  314 00000000 000000F8 
                       GPIO_PF_MODEH
                               EQU              0x0F8       ; Port Pin Mode Hig
                                                            h Register
  315 00000000 000000FC 
                       GPIO_PF_DOUT
                               EQU              0x0FC       ; Port Data Out Reg
                                                            ister
  316 00000000 00000108 
                       GPIO_PF_DOUTTGL
                               EQU              0x108       ; Port Data Out Tog
                                                            gle Register
  317 00000000 0000010C 
                       GPIO_PF_DIN
                               EQU              0x10C       ; Port Data In Regi
                                                            ster
  318 00000000 00000110 
                       GPIO_PF_PINLOCKN
                               EQU              0x110       ; Port Unlocked Pin
                                                            s Register
  319 00000000 00000118 
                       GPIO_PF_OVTDIS
                               EQU              0x118       ; Over Voltage Disa
                                                            ble for All Modes
  320 00000000         
  321 00000000 00000180 
                       GPIO_PI_CTRL
                               EQU              0x180       ; Port Control Regi
                                                            ster
  322 00000000 00000184 
                       GPIO_PI_MODEL
                               EQU              0x184       ; Port Pin Mode Low
                                                             Register
  323 00000000 00000188 
                       GPIO_PI_MODEH
                               EQU              0x188       ; Port Pin Mode Hig
                                                            h Register
  324 00000000 0000018C 
                       GPIO_PI_DOUT
                               EQU              0x18C       ; Port Data Out Reg
                                                            ister
  325 00000000 00000198 
                       GPIO_PI_DOUTTGL



ARM Macro Assembler    Page 21 


                               EQU              0x198       ; Port Data Out Tog
                                                            gle Register
  326 00000000 0000019C 
                       GPIO_PI_DIN
                               EQU              0x19C       ; Port Data In Regi
                                                            ster
  327 00000000 000001A0 
                       GPIO_PI_PINLOCKN
                               EQU              0x1A0       ; Port Unlocked Pin
                                                            s Register
  328 00000000 000001A8 
                       GPIO_PI_OVTDIS
                               EQU              0x1A8       ; Over Voltage Disa
                                                            ble for All Modes
  329 00000000         
  330 00000000 000001B0 
                       GPIO_PJ_CTRL
                               EQU              0x1B0       ; Port Control Regi
                                                            ster
  331 00000000 000001B4 
                       GPIO_PJ_MODEL
                               EQU              0x1B4       ; Port Pin Mode Low
                                                             Register
  332 00000000 000001B8 
                       GPIO_PJ_MODEH
                               EQU              0x1B8       ; Port Pin Mode Hig
                                                            h Register
  333 00000000 000001BC 
                       GPIO_PJ_DOUT
                               EQU              0x1BC       ; Port Data Out Reg
                                                            ister
  334 00000000 000001B8 
                       GPIO_PJ_DOUTTGL
                               EQU              0x1B8       ; Port Data Out Tog
                                                            gle Register
  335 00000000 000001CC 
                       GPIO_PJ_DIN
                               EQU              0x1CC       ; Port Data In Regi
                                                            ster
  336 00000000 000001D0 
                       GPIO_PJ_PINLOCKN
                               EQU              0x1D0       ; Port Unlocked Pin
                                                            s Register
  337 00000000 000001D8 
                       GPIO_PJ_OVTDIS
                               EQU              0x1D8       ; Over Voltage Disa
                                                            ble for All Modes
  338 00000000         
  339 00000000 000001E0 
                       GPIO_PK_CTRL
                               EQU              0x1E0       ; Port Control Regi
                                                            ster
  340 00000000 000001E4 
                       GPIO_PK_MODEL
                               EQU              0x1E4       ; Port Pin Mode Low
                                                             Register
  341 00000000 000001E8 
                       GPIO_PK_MODEH
                               EQU              0x1E8       ; Port Pin Mode Hig



ARM Macro Assembler    Page 22 


                                                            h Register
  342 00000000 000001EC 
                       GPIO_PK_DOUT
                               EQU              0x1EC       ; Port Data Out Reg
                                                            ister
  343 00000000 000001F8 
                       GPIO_PK_DOUTTGL
                               EQU              0x1F8       ; Port Data Out Tog
                                                            gle Register
  344 00000000 000001FC 
                       GPIO_PK_DIN
                               EQU              0x1FC       ; Port Data In Regi
                                                            ster
  345 00000000 00000200 
                       GPIO_PK_PINLOCKN
                               EQU              0x200       ; Port Unlocked Pin
                                                            s Register
  346 00000000 00000208 
                       GPIO_PK_OVTDIS
                               EQU              0x208       ; Over Voltage Disa
                                                            ble for All Modes
  347 00000000         
  348 00000000 00000400 
                       GPIO_EXTIPSELL
                               EQU              0x400       ; External Interrup
                                                            t Port Select Low R
                                                            egister
  349 00000000 00000404 
                       GPIO_EXTIPSELH
                               EQU              0x404       ; External Interrup
                                                            t Port Select High 
                                                            Register
  350 00000000 00000408 
                       GPIO_EXTIPINSELL
                               EQU              0x408       ; External Interrup
                                                            t Pin Select Low Re
                                                            gister
  351 00000000 0000040C 
                       GPIO_EXTIPINSELH
                               EQU              0x40C       ; External Interrup
                                                            t Pin Select High R
                                                            egister
  352 00000000 00000410 
                       GPIO_EXTIRISE
                               EQU              0x410       ; External Interrup
                                                            t Rising Edge Trigg
                                                            er Register
  353 00000000 00000414 
                       GPIO_EXTIFALL
                               EQU              0x414       ; External Interrup
                                                            t Falling Edge Trig
                                                            ger Register
  354 00000000 00000418 
                       GPIO_EXTILEVEL
                               EQU              0x418       ; External Interrup
                                                            t Level Register
  355 00000000         
  356 00000000 0000041C 
                       GPIO_IF EQU              0x41C       ; Interrupt Flag Re



ARM Macro Assembler    Page 23 


                                                            gister
  357 00000000 00000420 
                       GPIO_IFS
                               EQU              0x420       ; Interrupt Flag Se
                                                            t Register
  358 00000000 00000424 
                       GPIO_IFC
                               EQU              0x424       ; Interrupt Flag Cl
                                                            ear Register
  359 00000000 00000428 
                       GPIO_IEN
                               EQU              0x428       ; Interrupt Enable 
                                                            Register
  360 00000000 0000042C 
                       GPIO_EM4WUEN
                               EQU              0x42C       ; EM4 Wake-up Enabl
                                                            e Register
  361 00000000 00000440 
                       GPIO_ROUTEPEN
                               EQU              0x440       ; I/O Routing Pin E
                                                            nable Register
  362 00000000 00000444 
                       GPIO_ROUTELOC0
                               EQU              0x444       ; I/O Routing Locat
                                                            ion Register
  363 00000000 00000448 
                       GPIO_ROUTELOC1
                               EQU              0x448       ; I/O Routing Locat
                                                            ion Register 1
  364 00000000 00000450 
                       GPIO_INSENSE
                               EQU              0x450       ; Input Sense Regis
                                                            ter
  365 00000000 00000454 
                       GPIO_LOCK
                               EQU              0x454       ; Configuration Loc
                                                            k Register
  366 00000000         
  367 00000000         ;-------- LDMA registers -------------------------------
                       ---------------------------------------
  368 00000000 00000000 
                       LDMA_CTRL
                               EQU              0x000       ; DMA Control Regis
                                                            ter
  369 00000000 00000004 
                       LDMA_STATUS
                               EQU              0x004       ; DMA Status Regist
                                                            er
  370 00000000 00000008 
                       LDMA_SYNC
                               EQU              0x008       ; DMA Synchronizati
                                                            on Trigger Register
                                                             (Single-Cycle RMW)
                                                            
  371 00000000 00000020 
                       LDMA_CHEN
                               EQU              0x020       ; DMA Channel Enabl
                                                            e Register (Single-
                                                            Cycle RMW)



ARM Macro Assembler    Page 24 


  372 00000000 00000024 
                       LDMA_CHBUSY
                               EQU              0x024       ; DMA Channel Busy 
                                                            Register
  373 00000000 00000028 
                       LDMA_CHDONE
                               EQU              0x028       ; DMA Channel Linki
                                                            ng Done Register (S
                                                            ingle-Cycle RMW)
  374 00000000 0000002C 
                       LDMA_DBGHALT
                               EQU              0x02C       ; DMA Channel Debug
                                                             Halt Register
  375 00000000 00000030 
                       LDMA_SWREQ
                               EQU              0x030       ; DMA Channel Softw
                                                            are Transfer Reques
                                                            t Register
  376 00000000 00000034 
                       LDMA_REQDIS
                               EQU              0x034       ; DMA Channel Reque
                                                            st Disable Register
                                                            
  377 00000000 00000038 
                       LDMA_REQPEND
                               EQU              0x038       ; DMA Channel Reque
                                                            sts Pending Registe
                                                            r
  378 00000000 0000003C 
                       LDMA_LINKLOAD
                               EQU              0x03C       ; DMA Channel Link 
                                                            Load Register
  379 00000000 00000040 
                       LDMA_REQCLEAR
                               EQU              0x040       ; DMA Channel Reque
                                                            st Clear Register
  380 00000000 00000060 
                       LDMA_IF EQU              0x060       ; Interrupt Flag Re
                                                            gister
  381 00000000 00000064 
                       LDMA_IFS
                               EQU              0x064       ; Interrupt Flag Se
                                                            t Register
  382 00000000 00000068 
                       LDMA_IFC
                               EQU              0x068       ; Interrupt Flag Cl
                                                            ear Register
  383 00000000 0000006C 
                       LDMA_IEN
                               EQU              0x06C       ; Interrupt Enable 
                                                            Register
  384 00000000         
  385 00000000 00000080 
                       LDMA_CH0_REQSEL
                               EQU              0x080       ; Channel Periphera
                                                            l Request Select Re
                                                            gister
  386 00000000 00000084 
                       LDMA_CH0_CFG



ARM Macro Assembler    Page 25 


                               EQU              0x084       ; Channel Configura
                                                            tion Register
  387 00000000 00000088 
                       LDMA_CH0_LOOP
                               EQU              0x088       ; Channel Loop Coun
                                                            ter Register
  388 00000000 0000008C 
                       LDMA_CH0_CTRL
                               EQU              0x08C       ; Channel Descripto
                                                            r Control Word Regi
                                                            ster
  389 00000000 00000090 
                       LDMA_CH0_SRC
                               EQU              0x090       ; Channel Descripto
                                                            r Source Data Addre
                                                            ss Register
  390 00000000 00000094 
                       LDMA_CH0_DST
                               EQU              0x094       ; Channel Descripto
                                                            r Destination Data 
                                                            Address Register
  391 00000000 00000098 
                       LDMA_CH0_LINK
                               EQU              0x098       ; Channel Descripto
                                                            r Link Structure Ad
                                                            dress Register
  392 00000000         
  393 00000000         ;-------- RTCC registers -------------------------------
                       ---------------------------------------
  394 00000000 00000000 
                       RTCC_CTRL
                               EQU              0x000       ; Control Register
  395 00000000 00000004 
                       RTCC_PRECNT
                               EQU              0x004       ; Pre-Counter Value
                                                             Register
  396 00000000 00000008 
                       RTCC_CNT
                               EQU              0x008       ; Counter Value Reg
                                                            ister
  397 00000000 0000000C 
                       RTCC_COMBCNT
                               EQU              0x00C       ; Combined Pre-Coun
                                                            ter and Counter Val
                                                            ue Register
  398 00000000 00000010 
                       RTCC_TIME
                               EQU              0x010       ; Time of Day Regis
                                                            ter
  399 00000000 00000014 
                       RTCC_DATE
                               EQU              0x014       ; Date Register
  400 00000000 00000018 
                       RTCC_IF EQU              0x018       ; RTCC Interrupt Fl
                                                            ags
  401 00000000 0000001C 
                       RTCC_IFS
                               EQU              0x01C       ; Interrupt Flag Se
                                                            t Register



ARM Macro Assembler    Page 26 


  402 00000000 00000020 
                       RTCC_IFC
                               EQU              0x020       ; Interrupt Flag Cl
                                                            ear Register
  403 00000000 00000024 
                       RTCC_IEN
                               EQU              0x024       ; Interrupt Enable 
                                                            Register
  404 00000000 00000028 
                       RTCC_STATUS
                               EQU              0x028       ; Status Register
  405 00000000 0000002C 
                       RTCC_CMD
                               EQU              0x02C       ; Command Register
  406 00000000 00000030 
                       RTCC_SYNCBUSY
                               EQU              0x030       ; Synchronization B
                                                            usy Register
  407 00000000 00000034 
                       RTCC_POWERDOWN
                               EQU              0x034       ; Retention RAM Pow
                                                            er-down Register
  408 00000000 00000038 
                       RTCC_LOCK
                               EQU              0x038       ; Configuration Loc
                                                            k Register
  409 00000000 0000003C 
                       RTCC_EM4WUEN
                               EQU              0x03C       ; Wake Up Enable
  410 00000000 00000040 
                       RTCC_CC0_CTRL
                               EQU              0x040       ; CC Channel Contro
                                                            l Register
  411 00000000 00000044 
                       RTCC_CC0_CCV
                               EQU              0x044       ; Capture/Compare V
                                                            alue Register
  412 00000000 00000048 
                       RTCC_CC0_TIME
                               EQU              0x048       ; Capture/Compare T
                                                            ime Register
  413 00000000 0000004C 
                       RTCC_CC0_DATE
                               EQU              0x04C       ; Capture/Compare D
                                                            ate Register
  414 00000000 00000050 
                       RTCC_CC1_CTRL
                               EQU              0x050       ; CC Channel Contro
                                                            l Register
  415 00000000 00000054 
                       RTCC_CC1_CCV
                               EQU              0x054       ; Capture/Compare V
                                                            alue Register
  416 00000000 00000058 
                       RTCC_CC1_TIME
                               EQU              0x058       ; Capture/Compare T
                                                            ime Register
  417 00000000 0000005C 
                       RTCC_CC1_DATE



ARM Macro Assembler    Page 27 


                               EQU              0x05C       ; Capture/Compare D
                                                            ate Register
  418 00000000 00000060 
                       RTCC_CC2_CTRL
                               EQU              0x060       ; CC Channel Contro
                                                            l Register
  419 00000000 00000064 
                       RTCC_CC2_CCV
                               EQU              0x064       ; Capture/Compare V
                                                            alue Register
  420 00000000 00000068 
                       RTCC_CC2_TIME
                               EQU              0x068       ; Capture/Compare T
                                                            ime Register
  421 00000000 0000006C 
                       RTCC_CC2_DATE
                               EQU              0x06C       ; Capture/Compare D
                                                            ate Register
  422 00000000 00000104 
                       RTCC_RET0_REG
                               EQU              0x104       ; Retention Registe
                                                            r
  423 00000000 00000180 
                       RTCC_RET31_REG
                               EQU              0x180       ; Retention Registe
                                                            r
  424 00000000         
  425 00000000         ;-------- ADC registers --------------------------------
                       --------------------------------------
  426 00000000 00000000 
                       ADCn_CTRL
                               EQU              0x000       ; Control Register
  427 00000000 00000008 
                       ADCn_CMD
                               EQU              0x008       ; Command Register
  428 00000000 0000000C 
                       ADCn_STATUS
                               EQU              0x00C       ; Status Register
  429 00000000 00000010 
                       ADCn_SINGLECTRL
                               EQU              0x010       ; Single Channel Co
                                                            ntrol Register
  430 00000000 00000014 
                       ADCn_SINGLECTRLX
                               EQU              0x014       ; Single Channel Co
                                                            ntrol Register Cont
                                                            inued
  431 00000000 00000018 
                       ADCn_SCANCTRL
                               EQU              0x018       ; Scan Control Regi
                                                            ster
  432 00000000 0000001C 
                       ADCn_SCANCTRLX
                               EQU              0x01C       ; Scan Control Regi
                                                            ster Continued
  433 00000000 00000020 
                       ADCn_SCANMASK
                               EQU              0x020       ; Scan Sequence Inp
                                                            ut Mask Register



ARM Macro Assembler    Page 28 


  434 00000000 00000024 
                       ADCn_SCANINPUTSEL
                               EQU              0x024       ; Input Selection R
                                                            egister for Scan Mo
                                                            de
  435 00000000 00000028 
                       ADCn_SCANNEGSEL
                               EQU              0x028       ; Negative Input Se
                                                            lect Register for S
                                                            can
  436 00000000 0000002C 
                       ADCn_CMPTHR
                               EQU              0x02C       ; Compare Threshold
                                                             Register
  437 00000000 00000030 
                       ADCn_BIASPROG
                               EQU              0x030       ; Bias Programming 
                                                            Register f
  438 00000000 00000034 
                       ADCn_CAL
                               EQU              0x034       ; Calibration Regis
                                                            ter
  439 00000000 00000038 
                       ADCn_IF EQU              0x038       ; Interrupt Flag Re
                                                            gister
  440 00000000 0000003C 
                       ADCn_IFS
                               EQU              0x03C       ; Interrupt Flag Se
                                                            t Register
  441 00000000 00000040 
                       ADCn_IFC
                               EQU              0x040       ; Interrupt Flag Cl
                                                            ear Register
  442 00000000 00000044 
                       ADCn_IEN
                               EQU              0x044       ; Interrupt Enable 
                                                            Register
  443 00000000 00000048 
                       ADCn_SINGLEDATA
                               EQU              0x048       ; Single Conversion
                                                             Result Data
  444 00000000 0000004C 
                       ADCn_SCANDATA
                               EQU              0x04C       ; Scan Conversion R
                                                            esult Data
  445 00000000 00000050 
                       ADCn_SINGLEDATAP
                               EQU              0x050       ; Single Conversion
                                                             Result Data Peek R
                                                            egister
  446 00000000 00000054 
                       ADCn_SCANDATAP
                               EQU              0x054       ; Scan Sequence Res
                                                            ult Data Peek Regis
                                                            ter
  447 00000000 00000068 
                       ADCn_SCANDATAX
                               EQU              0x068       ; Scan Sequence Res
                                                            ult Data + Data Sou



ARM Macro Assembler    Page 29 


                                                            rce Register
  448 00000000 0000006C 
                       ADCn_SCANDATAXP
                               EQU              0x06C       ; Scan Sequence Res
                                                            ult Data + Data Sou
                                                            rce Peek Register
  449 00000000 0000007C 
                       ADCn_APORTREQ
                               EQU              0x07C       ; APORT Request Sta
                                                            tus Register
  450 00000000 00000080 
                       ADCn_APORTCONFLICT
                               EQU              0x080       ; APORT Conflict St
                                                            atus Register
  451 00000000 00000084 
                       ADCn_SINGLEFIFOCOUNT
                               EQU              0x084       ; Single FIFO Count
                                                             Register
  452 00000000 00000088 
                       ADCn_SCANFIFOCOUNT
                               EQU              0x088       ; Scan FIFO Count R
                                                            egister
  453 00000000 0000008C 
                       ADCn_SINGLEFIFOCLEAR
                               EQU              0x08C       ; Single FIFO Clear
                                                             Register
  454 00000000 00000090 
                       ADCn_SCANFIFOCLEAR
                               EQU              0x090       ; Scan FIFO Clear R
                                                            egister
  455 00000000 00000094 
                       ADCn_APORTMASTERDIS
                               EQU              0x094       ; APORT Bus Master 
                                                            Disable Register
  456 00000000         
  457 00000000         ;-------- TRNG registers -------------------------------
                       ---------------------------------------
  458 00000000 00000000 
                       TRNGn_CONTROL
                               EQU              0x000       ; Main Control Regi
                                                            ster
  459 00000000 00000004 
                       TRNGn_FIFOLEVEL
                               EQU              0x004       ; FIFO Level Regist
                                                            er
  460 00000000 0000000C 
                       TRNGn_FIFODEPTH
                               EQU              0x00C       ; FIFO Depth Regist
                                                            er
  461 00000000 00000010 
                       TRNGn_KEY0
                               EQU              0x010       ; Key Register 0
  462 00000000 00000014 
                       TRNGn_KEY1
                               EQU              0x014       ; Key Register 1
  463 00000000 00000018 
                       TRNGn_KEY2
                               EQU              0x018       ; Key Register 2
  464 00000000 0000001C 



ARM Macro Assembler    Page 30 


                       TRNGn_KEY3
                               EQU              0x01C       ; Key Register 3
  465 00000000 00000020 
                       TRNGn_TESTDATA
                               EQU              0x020       ; Test Data Registe
                                                            r
  466 00000000 00000030 
                       TRNGn_STATUS
                               EQU              0x030       ; Status Register
  467 00000000 00000034 
                       TRNGn_INITWAITVAL
                               EQU              0x034       ; Initial Wait Coun
                                                            ter
  468 00000000 00000100 
                       TRNGn_FIFO
                               EQU              0x100       ; FIFO Data
  469 00000000         
  470 00000000         ;-------- ARM Core registers ---------------------------
                       --------------------------------------
  471 00000000 E000E100 
                       NVIC_ISER0
                               EQU              0xE000E100  ; NVIC SETENA
  472 00000000 E000E104 
                       NVIC_ISER1
                               EQU              0xE000E104
  473 00000000 E000E180 
                       NVIC_ICER0
                               EQU              0xE000E180  ; NVIC CLRENA
  474 00000000 E000E184 
                       NVIC_ICER1
                               EQU              0xE000E184
  475 00000000 E000E200 
                       NVIC_ISPR0
                               EQU              0xE000E200  ; NVIC SETPEND
  476 00000000 E000E204 
                       NVIC_ISPR1
                               EQU              0xE000E204
  477 00000000 E000E280 
                       NVIC_ICPR0
                               EQU              0xE000E280  ; NVIC CLRPEND
  478 00000000 E000E284 
                       NVIC_ICPR1
                               EQU              0xE000E284
  479 00000000         
  480 00000000 E000ED88 
                       CPACR   EQU              0xE000ED88  ; Co-processor conf
                                                            ig register address
                                                            
  481 00000000         
  482 00000000 E000ED10 
                       SCB_SCR EQU              0xE000ED10  ; System Control Re
                                                            gister
  483 00000000 00000004 
                       SLEEPDEEP
                               EQU              0x04        ; bits in System Co
                                                            ntrol Register
  484 00000000 00000002 
                       SLEEPONEXIT
                               EQU              0x02



ARM Macro Assembler    Page 31 


  485 00000000         
  486 00000000                 MACRO                        ; store word data i
                                                            n a given register
  487 00000000                 PUTW             $wdata, $reg, $base
  488 00000000                 IF               "$base" <> ""
  489 00000000                 ldr              R0, =$base
  490 00000000                 ENDIF
  491 00000000                 IF               $wdata <= 0xFF
  492 00000000                 movs             R1, #$wdata
  493 00000000                 ELIF             $wdata <= 0xFFFF
  494 00000000                 movw             R1, #$wdata
  495 00000000                 ELSE
  496 00000000                 ldr              R1, =$wdata
  497 00000000                 ENDIF
  498 00000000                 str              R1, [R0, #$reg]
  499 00000000                 MEND
  500 00000000         
  501 00000000                 MACRO                        ; store byte in a g
                                                            iven register
  502 00000000                 PUTB             $wdata, $reg, $base
  503 00000000                 IF               "$base" <> ""
  504 00000000                 ldr              R0, =$base
  505 00000000                 ENDIF
  506 00000000                 movs             R1, #$wdata
  507 00000000                 strb             R1, [R0, #$reg]
  508 00000000                 MEND
  509 00000000         
  510 00000000                 MACRO                        ; load a word into 
                                                            R1
  511 00000000                 GETW             $reg, $base
  512 00000000                 IF               "$base" <> ""
  513 00000000                 ldr              R0, =$base
  514 00000000                 ENDIF
  515 00000000                 ldr              R1, [R0, #$reg]
  516 00000000                 MEND
  517 00000000         
  518 00000000                 MACRO                        ; OR a word with da
                                                            ta in memory
  519 00000000                 OORW             $wdata, $reg, $base
  520 00000000                 IF               "$base" <> ""
  521 00000000                 ldr              R0, =$base
  522 00000000                 ENDIF
  523 00000000                 IF               $wdata <= 0xFF
  524 00000000                 movs             R2, #$wdata
  525 00000000                 ELIF             $wdata <= 0xFFFF
  526 00000000                 movw             R2, #$wdata
  527 00000000                 ELSE
  528 00000000                 ldr              R2, =$wdata
  529 00000000                 ENDIF
  530 00000000                 ldr              R1, [R0, #$reg]
  531 00000000                 orr              R1, R2
  532 00000000                 str              R1, [R0, #$reg]
  533 00000000                 MEND
  534 00000000         
  535 00000000                 MACRO                        ; OR a halfword wit
                                                            h data in memory
  536 00000000                 OORH             $wdata, $reg, $base
  537 00000000                 IF               "$base" <> ""
  538 00000000                 ldr              R0, =$base



ARM Macro Assembler    Page 32 


  539 00000000                 ENDIF
  540 00000000                 IF               $wdata <= 0xFF
  541 00000000                 movs             R2, #$wdata
  542 00000000                 ELSE
  543 00000000                 movw             R2, #$wdata
  544 00000000                 ENDIF
  545 00000000                 ldrh             R1, [R0, #$reg]
  546 00000000                 orr              R1, R2
  547 00000000                 strh             R1, [R0, #$reg]
  548 00000000                 MEND
  549 00000000         
  550 00000000                 MACRO                        ; OR a byte with da
                                                            ta in memory
  551 00000000                 OORB             $wdata, $reg, $base
  552 00000000                 IF               "$base" <> ""
  553 00000000                 ldr              R0, =$base
  554 00000000                 ENDIF
  555 00000000                 ldrb             R1, [R0, #$reg]
  556 00000000                 movs             R2, #$wdata
  557 00000000                 strb             R1, [R0, #$reg]
  558 00000000                 MEND
  559 00000000         
  560 00000000                 MACRO                        ; AND a word with d
                                                            ata in memory
  561 00000000                 ANDW             $wdata, $reg, $base
  562 00000000                 IF               "$base" <> ""
  563 00000000                 ldr              R0, =$base
  564 00000000                 ENDIF
  565 00000000                 IF               $wdata <= 0xFF
  566 00000000                 movs             R2, #$wdata
  567 00000000                 ELIF             $wdata <= 0xFFFF
  568 00000000                 movw             R2, #$wdata
  569 00000000                 ELSE
  570 00000000                 ldr              R2, =$wdata
  571 00000000                 ENDIF
  572 00000000                 ldr              R1, [R0, #$reg]
  573 00000000                 and              R1, R2
  574 00000000                 str              R1, [R0, #$reg]
  575 00000000                 MEND
  576 00000000         
  577 00000000                 PRESERVE8
  578 00000000                 THUMB                        ; use thumb instruc
                                                            tion set 
  579 00000000         
  580 00000000                 END
    2 00000000         
    3 00000000                 AREA             |.text|, CODE, READONLY ; anoth
                                                            er section in the C
                                                            ODE area 
    4 00000000         ;-------------------------------------------------------
                       ------------------------
    5 00000000         GPIO_setup
                               PROC                         ; I/O Ports configu
                                                            ration
    6 00000000                 EXPORT           GPIO_setup
    7 00000000                 OORW             1<<3, CMU_HFBUSCLKEN0, CMU ; en
                                                            able clock to GPIO
  520 00000000                 IF               "CMU" <> ""
  521 00000000 4821            ldr              R0, =CMU



ARM Macro Assembler    Page 33 


  522 00000002                 ENDIF
  523 00000002                 IF               1<<3 <= 0xFF
  524 00000002 2208            movs             R2, #1<<3
  525 00000004                 ELIF             1<<3 <= 0xFFFF
  529                          ENDIF
  530 00000004 F8D0 10B0       ldr              R1, [R0, #CMU_HFBUSCLKEN0]
  531 00000008 EA41 0102       orr              R1, R2
  532 0000000C F8C0 10B0       str              R1, [R0, #CMU_HFBUSCLKEN0]
    8 00000010                 OORW             (0x11<<24), GPIO_PD_MODEH, GPIO
 
                                                            ; configure PD14,15
                                                             for digital input
  520 00000010                 IF               "GPIO" <> ""
  521 00000010 481E            ldr              R0, =GPIO
  522 00000012                 ENDIF
  523 00000012                 IF               (0x11<<24) <= 0xFF
  528 00000012 F04F 5288       ldr              R2, =(0x11<<24)
  529 00000016                 ENDIF
  530 00000016 F8D0 1098       ldr              R1, [R0, #GPIO_PD_MODEH]
  531 0000001A EA41 0102       orr              R1, R2
  532 0000001E F8C0 1098       str              R1, [R0, #GPIO_PD_MODEH]
    9 00000022                 OORW             4<<24, GPIO_PJ_MODEH, GPIO
  520 00000022                 IF               "GPIO" <> ""
  521 00000022 481A            ldr              R0, =GPIO
  522 00000024                 ENDIF
  523 00000024                 IF               4<<24 <= 0xFF
  528 00000024 F04F 6280       ldr              R2, =4<<24
  529 00000028                 ENDIF
  530 00000028 F8D0 11B8       ldr              R1, [R0, #GPIO_PJ_MODEH]
  531 0000002C EA41 0102       orr              R1, R2
  532 00000030 F8C0 11B8       str              R1, [R0, #GPIO_PJ_MODEH]
   10 00000034                 OORW             1<<14, GPIO_PJ_DOUT ; turn on D
                                                            C/DC converter
  520 00000034                 IF               "" <> ""
  522                          ENDIF
  523 00000034                 IF               1<<14 <= 0xFF
                               ELIF             1<<14 <= 0xFFFF
  526 00000034 F244 0200       movw             R2, #1<<14
  527 00000038                 ELSE
  529                          ENDIF
  530 00000038 F8D0 11BC       ldr              R1, [R0, #GPIO_PJ_DOUT]
  531 0000003C EA41 0102       orr              R1, R2
  532 00000040 F8C0 11BC       str              R1, [R0, #GPIO_PJ_DOUT]
   11 00000044                 OORW             0x4444, GPIO_PI_MODEL 
                                                            ; enable RGB COMs
  520 00000044                 IF               "" <> ""
  522                          ENDIF
  523 00000044                 IF               0x4444 <= 0xFF
                               ELIF             0x4444 <= 0xFFFF
  526 00000044 F244 4244       movw             R2, #0x4444
  527 00000048                 ELSE
  529                          ENDIF
  530 00000048 F8D0 1184       ldr              R1, [R0, #GPIO_PI_MODEL]
  531 0000004C EA41 0102       orr              R1, R2
  532 00000050 F8C0 1184       str              R1, [R0, #GPIO_PI_MODEL]
   12 00000054                 OORW             0x444000, GPIO_PD_MODEH 
                                                            ; enable RGB LEDs 
  520 00000054                 IF               "" <> ""
  522                          ENDIF



ARM Macro Assembler    Page 34 


  523 00000054                 IF               0x444000 <= 0xFF
  528 00000054 4A0E            ldr              R2, =0x444000
  529 00000056                 ENDIF
  530 00000056 F8D0 1098       ldr              R1, [R0, #GPIO_PD_MODEH]
  531 0000005A EA41 0102       orr              R1, R2
  532 0000005E F8C0 1098       str              R1, [R0, #GPIO_PD_MODEH]
   13 00000062         ;OORW 0x44, GPIO_PD_MODEH  ; congigure PD8,9 for RG LED
   14 00000062 4770            bx               LR
   15 00000064                 ENDP
   16 00000064         
   17 00000064         ;-------------------------------------------------------
                       ------------------------
   18 00000064         LETIMER_setup
                               PROC                         ; 2^16 = 32768 = 10
                                                            00 ms period
   19 00000064                 EXPORT           LETIMER_setup
   20 00000064                 PUTW             1, CMU_LFACLKEN0, CMU ; enable 
                                                            LFA clock for LETIM
                                                            ER
  488 00000064                 IF               "CMU" <> ""
  489 00000064 4808            ldr              R0, =CMU
  490 00000066                 ENDIF
  491 00000066                 IF               1 <= 0xFF
  492 00000066 2101            movs             R1, #1
  493 00000068                 ELIF             1 <= 0xFFFF
  497                          ENDIF
  498 00000068 F8C0 10E0       str              R1, [R0, #CMU_LFACLKEN0]
   21 0000006C                 PUTW             1<<9, LETIMERn_CTRL, LETIMER0 
                                                            ; set period 
  488 0000006C                 IF               "LETIMER0" <> ""
  489 0000006C 4809            ldr              R0, =LETIMER0
  490 0000006E                 ENDIF
  491 0000006E                 IF               1<<9 <= 0xFF
                               ELIF             1<<9 <= 0xFFFF
  494 0000006E F240 2100       movw             R1, #1<<9
  495 00000072                 ELSE
  497                          ENDIF
  498 00000072 6001            str              R1, [R0, #LETIMERn_CTRL]
   22 00000074                 PUTW             600, LETIMERn_COMP0 ; ~20 ms pe
                                                            riod : ~~ 600000 / 
                                                            32768
  488 00000074                 IF               "" <> ""
  490                          ENDIF
  491 00000074                 IF               600 <= 0xFF
                               ELIF             600 <= 0xFFFF
  494 00000074 F240 2158       movw             R1, #600
  495 00000078                 ELSE
  497                          ENDIF
  498 00000078 6101            str              R1, [R0, #LETIMERn_COMP0]
   23 0000007A                 PUTW             0x1F, LETIMERn_IFC 
                                                            ; clear all IF 
  488 0000007A                 IF               "" <> ""
  490                          ENDIF
  491 0000007A                 IF               0x1F <= 0xFF
  492 0000007A 211F            movs             R1, #0x1F
  493 0000007C                 ELIF             0x1F <= 0xFFFF
  497                          ENDIF
  498 0000007C 6281            str              R1, [R0, #LETIMERn_IFC]
   24 0000007E                 PUTW             5, LETIMERn_CMD, LETIMER0 



ARM Macro Assembler    Page 35 


                                                            ; start timer
  488 0000007E                 IF               "LETIMER0" <> ""
  489 0000007E 4805            ldr              R0, =LETIMER0
  490 00000080                 ENDIF
  491 00000080                 IF               5 <= 0xFF
  492 00000080 2105            movs             R1, #5
  493 00000082                 ELIF             5 <= 0xFFFF
  497                          ENDIF
  498 00000082 6041            str              R1, [R0, #LETIMERn_CMD]
   25 00000084 4770            bx               LR
   26 00000086                 ENDP
   27 00000086 00 00           ALIGN
   28 00000088                 END
              400E4000 
              4000A000 
              00444000 
              40046000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\hardware.d -o.\objects\hardware.o -IC:\Users\frogk
im\AppData\Local\Arm\Packs\SiliconLabs\GeckoPlatform_EFR32MG12P_DFP\2.7.3\Devic
e\SiliconLabs\EFR32MG12P\Include -IC:\Keil_v5\ARM\CMSIS\Include --predefine="__
EVAL SETA 1" --predefine="__UVISION_VERSION SETA 531" --predefine="EFR32MG12P33
2F1024GL125 SETA 1" --list=.\listings\hardware.lst hardware.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 3 in file hardware.s
   Uses
      None
Comment: .text unused
GPIO_setup 00000000

Symbol: GPIO_setup
   Definitions
      At line 5 in file hardware.s
   Uses
      At line 6 in file hardware.s
Comment: GPIO_setup used once
LETIMER_setup 00000064

Symbol: LETIMER_setup
   Definitions
      At line 18 in file hardware.s
   Uses
      At line 19 in file hardware.s
Comment: LETIMER_setup used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ACMP0 40000000

Symbol: ACMP0
   Definitions
      At line 38 in file EFR32MG12.inc
   Uses
      None
Comment: ACMP0 unused
ACMP1 40000400

Symbol: ACMP1
   Definitions
      At line 37 in file EFR32MG12.inc
   Uses
      None
Comment: ACMP1 unused
ADC0 40002000

Symbol: ADC0
   Definitions
      At line 36 in file EFR32MG12.inc
   Uses
      None
Comment: ADC0 unused
ADCn_APORTCONFLICT 00000080

Symbol: ADCn_APORTCONFLICT
   Definitions
      At line 450 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_APORTCONFLICT unused
ADCn_APORTMASTERDIS 00000094

Symbol: ADCn_APORTMASTERDIS
   Definitions
      At line 455 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_APORTMASTERDIS unused
ADCn_APORTREQ 0000007C

Symbol: ADCn_APORTREQ
   Definitions
      At line 449 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_APORTREQ unused
ADCn_BIASPROG 00000030

Symbol: ADCn_BIASPROG
   Definitions
      At line 437 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_BIASPROG unused
ADCn_CAL 00000034

Symbol: ADCn_CAL



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 438 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_CAL unused
ADCn_CMD 00000008

Symbol: ADCn_CMD
   Definitions
      At line 427 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_CMD unused
ADCn_CMPTHR 0000002C

Symbol: ADCn_CMPTHR
   Definitions
      At line 436 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_CMPTHR unused
ADCn_CTRL 00000000

Symbol: ADCn_CTRL
   Definitions
      At line 426 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_CTRL unused
ADCn_IEN 00000044

Symbol: ADCn_IEN
   Definitions
      At line 442 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_IEN unused
ADCn_IF 00000038

Symbol: ADCn_IF
   Definitions
      At line 439 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_IF unused
ADCn_IFC 00000040

Symbol: ADCn_IFC
   Definitions
      At line 441 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_IFC unused
ADCn_IFS 0000003C

Symbol: ADCn_IFS
   Definitions
      At line 440 in file EFR32MG12.inc
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: ADCn_IFS unused
ADCn_SCANCTRL 00000018

Symbol: ADCn_SCANCTRL
   Definitions
      At line 431 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANCTRL unused
ADCn_SCANCTRLX 0000001C

Symbol: ADCn_SCANCTRLX
   Definitions
      At line 432 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANCTRLX unused
ADCn_SCANDATA 0000004C

Symbol: ADCn_SCANDATA
   Definitions
      At line 444 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANDATA unused
ADCn_SCANDATAP 00000054

Symbol: ADCn_SCANDATAP
   Definitions
      At line 446 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANDATAP unused
ADCn_SCANDATAX 00000068

Symbol: ADCn_SCANDATAX
   Definitions
      At line 447 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANDATAX unused
ADCn_SCANDATAXP 0000006C

Symbol: ADCn_SCANDATAXP
   Definitions
      At line 448 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANDATAXP unused
ADCn_SCANFIFOCLEAR 00000090

Symbol: ADCn_SCANFIFOCLEAR
   Definitions
      At line 454 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANFIFOCLEAR unused
ADCn_SCANFIFOCOUNT 00000088



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: ADCn_SCANFIFOCOUNT
   Definitions
      At line 452 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANFIFOCOUNT unused
ADCn_SCANINPUTSEL 00000024

Symbol: ADCn_SCANINPUTSEL
   Definitions
      At line 434 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANINPUTSEL unused
ADCn_SCANMASK 00000020

Symbol: ADCn_SCANMASK
   Definitions
      At line 433 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANMASK unused
ADCn_SCANNEGSEL 00000028

Symbol: ADCn_SCANNEGSEL
   Definitions
      At line 435 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SCANNEGSEL unused
ADCn_SINGLECTRL 00000010

Symbol: ADCn_SINGLECTRL
   Definitions
      At line 429 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SINGLECTRL unused
ADCn_SINGLECTRLX 00000014

Symbol: ADCn_SINGLECTRLX
   Definitions
      At line 430 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SINGLECTRLX unused
ADCn_SINGLEDATA 00000048

Symbol: ADCn_SINGLEDATA
   Definitions
      At line 443 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SINGLEDATA unused
ADCn_SINGLEDATAP 00000050

Symbol: ADCn_SINGLEDATAP
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 445 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SINGLEDATAP unused
ADCn_SINGLEFIFOCLEAR 0000008C

Symbol: ADCn_SINGLEFIFOCLEAR
   Definitions
      At line 453 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SINGLEFIFOCLEAR unused
ADCn_SINGLEFIFOCOUNT 00000084

Symbol: ADCn_SINGLEFIFOCOUNT
   Definitions
      At line 451 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_SINGLEFIFOCOUNT unused
ADCn_STATUS 0000000C

Symbol: ADCn_STATUS
   Definitions
      At line 428 in file EFR32MG12.inc
   Uses
      None
Comment: ADCn_STATUS unused
CMU 400E4000

Symbol: CMU
   Definitions
      At line 4 in file EFR32MG12.inc
   Uses
      At line 521 in macro OORW
      at line 7 in file hardware.s
      At line 489 in macro PUTW
      at line 20 in file hardware.s

CMU_ADCCTRL 0000015C

Symbol: CMU_ADCCTRL
   Definitions
      At line 85 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_ADCCTRL unused
CMU_AUXHFRCOCTRL 00000018

Symbol: CMU_AUXHFRCOCTRL
   Definitions
      At line 44 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_AUXHFRCOCTRL unused
CMU_CALCNT 00000054

Symbol: CMU_CALCNT
   Definitions



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

      At line 52 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_CALCNT unused
CMU_CALCTRL 00000050

Symbol: CMU_CALCTRL
   Definitions
      At line 51 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_CALCTRL unused
CMU_CMD 00000064

Symbol: CMU_CMD
   Definitions
      At line 54 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_CMD unused
CMU_CTRL 00000000

Symbol: CMU_CTRL
   Definitions
      At line 42 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_CTRL unused
CMU_DBGCLKSEL 00000070

Symbol: CMU_DBGCLKSEL
   Definitions
      At line 55 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_DBGCLKSEL unused
CMU_FREEZE 00000144

Symbol: CMU_FREEZE
   Definitions
      At line 83 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_FREEZE unused
CMU_HFBUSCLKEN0 000000B0

Symbol: CMU_HFBUSCLKEN0
   Definitions
      At line 67 in file EFR32MG12.inc
   Uses
      At line 530 in macro OORW
      at line 7 in file hardware.s
      At line 532 in macro OORW
      at line 7 in file hardware.s

CMU_HFCLKSEL 00000074

Symbol: CMU_HFCLKSEL
   Definitions



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

      At line 56 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFCLKSEL unused
CMU_HFCLKSTATUS 00000094

Symbol: CMU_HFCLKSTATUS
   Definitions
      At line 61 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFCLKSTATUS unused
CMU_HFCOREPRESC 00000108

Symbol: CMU_HFCOREPRESC
   Definitions
      At line 74 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFCOREPRESC unused
CMU_HFEXPPRESC 00000114

Symbol: CMU_HFEXPPRESC
   Definitions
      At line 77 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFEXPPRESC unused
CMU_HFPERCLKEN0 000000C0

Symbol: CMU_HFPERCLKEN0
   Definitions
      At line 68 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFPERCLKEN0 unused
CMU_HFPERPRESC 0000010C

Symbol: CMU_HFPERPRESC
   Definitions
      At line 75 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFPERPRESC unused
CMU_HFPRESC 00000100

Symbol: CMU_HFPRESC
   Definitions
      At line 73 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFPRESC unused
CMU_HFRADIOALTCLKEN0 000000CC

Symbol: CMU_HFRADIOALTCLKEN0
   Definitions
      At line 69 in file EFR32MG12.inc
   Uses
      None



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

Comment: CMU_HFRADIOALTCLKEN0 unused
CMU_HFRADIOALTPRESC 00000138

Symbol: CMU_HFRADIOALTPRESC
   Definitions
      At line 81 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFRADIOALTPRESC unused
CMU_HFRADIOPRESC 00000110

Symbol: CMU_HFRADIOPRESC
   Definitions
      At line 76 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFRADIOPRESC unused
CMU_HFRCOCTRL 00000010

Symbol: CMU_HFRCOCTRL
   Definitions
      At line 43 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFRCOCTRL unused
CMU_HFXOCTRL 00000024

Symbol: CMU_HFXOCTRL
   Definitions
      At line 46 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFXOCTRL unused
CMU_HFXOSTARTUPCTRL 0000002C

Symbol: CMU_HFXOSTARTUPCTRL
   Definitions
      At line 47 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFXOSTARTUPCTRL unused
CMU_HFXOSTEADYSTATECTRL 00000030

Symbol: CMU_HFXOSTEADYSTATECTRL
   Definitions
      At line 48 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFXOSTEADYSTATECTRL unused
CMU_HFXOTIMEOUTCTRL 00000034

Symbol: CMU_HFXOTIMEOUTCTRL
   Definitions
      At line 49 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFXOTIMEOUTCTRL unused
CMU_HFXOTRIMSTATUS 0000009C




ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

Symbol: CMU_HFXOTRIMSTATUS
   Definitions
      At line 62 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_HFXOTRIMSTATUS unused
CMU_IEN 000000AC

Symbol: CMU_IEN
   Definitions
      At line 66 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_IEN unused
CMU_IF 000000A0

Symbol: CMU_IF
   Definitions
      At line 63 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_IF unused
CMU_IFC 000000A8

Symbol: CMU_IFC
   Definitions
      At line 65 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_IFC unused
CMU_IFS 000000A4

Symbol: CMU_IFS
   Definitions
      At line 64 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_IFS unused
CMU_LFACLKEN0 000000E0

Symbol: CMU_LFACLKEN0
   Definitions
      At line 70 in file EFR32MG12.inc
   Uses
      At line 498 in macro PUTW
      at line 20 in file hardware.s
Comment: CMU_LFACLKEN0 used once
CMU_LFACLKSEL 00000080

Symbol: CMU_LFACLKSEL
   Definitions
      At line 57 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFACLKSEL unused
CMU_LFAPRESC0 00000120

Symbol: CMU_LFAPRESC0
   Definitions



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

      At line 78 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFAPRESC0 unused
CMU_LFBCLKEN0 000000E8

Symbol: CMU_LFBCLKEN0
   Definitions
      At line 71 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFBCLKEN0 unused
CMU_LFBCLKSEL 00000084

Symbol: CMU_LFBCLKSEL
   Definitions
      At line 58 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFBCLKSEL unused
CMU_LFBPRESC0 00000128

Symbol: CMU_LFBPRESC0
   Definitions
      At line 79 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFBPRESC0 unused
CMU_LFECLKEN0 000000F0

Symbol: CMU_LFECLKEN0
   Definitions
      At line 72 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFECLKEN0 unused
CMU_LFECLKSEL 00000088

Symbol: CMU_LFECLKSEL
   Definitions
      At line 59 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFECLKSEL unused
CMU_LFEPRESC0 00000130

Symbol: CMU_LFEPRESC0
   Definitions
      At line 80 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFEPRESC0 unused
CMU_LFRCOCTRL 00000020

Symbol: CMU_LFRCOCTRL
   Definitions
      At line 45 in file EFR32MG12.inc
   Uses
      None



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

Comment: CMU_LFRCOCTRL unused
CMU_LFXOCTRL 00000038

Symbol: CMU_LFXOCTRL
   Definitions
      At line 50 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LFXOCTRL unused
CMU_LOCK 00000180

Symbol: CMU_LOCK
   Definitions
      At line 89 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_LOCK unused
CMU_OSCENCMD 00000060

Symbol: CMU_OSCENCMD
   Definitions
      At line 53 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_OSCENCMD unused
CMU_PCNTCTRL 00000150

Symbol: CMU_PCNTCTRL
   Definitions
      At line 84 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_PCNTCTRL unused
CMU_ROUTELOC0 00000174

Symbol: CMU_ROUTELOC0
   Definitions
      At line 87 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_ROUTELOC0 unused
CMU_ROUTELOC1 00000178

Symbol: CMU_ROUTELOC1
   Definitions
      At line 88 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_ROUTELOC1 unused
CMU_ROUTEPEN 00000170

Symbol: CMU_ROUTEPEN
   Definitions
      At line 86 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_ROUTEPEN unused
CMU_STATUS 00000090




ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

Symbol: CMU_STATUS
   Definitions
      At line 60 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_STATUS unused
CMU_SYNCBUSY 00000140

Symbol: CMU_SYNCBUSY
   Definitions
      At line 82 in file EFR32MG12.inc
   Uses
      None
Comment: CMU_SYNCBUSY unused
CPACR E000ED88

Symbol: CPACR
   Definitions
      At line 480 in file EFR32MG12.inc
   Uses
      None
Comment: CPACR unused
CRYOTIMER 4001E000

Symbol: CRYOTIMER
   Definitions
      At line 20 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER unused
CRYOTIMER_CNT 00000008

Symbol: CRYOTIMER_CNT
   Definitions
      At line 212 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER_CNT unused
CRYOTIMER_CTRL 00000000

Symbol: CRYOTIMER_CTRL
   Definitions
      At line 210 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER_CTRL unused
CRYOTIMER_EM4WUEN 0000000C

Symbol: CRYOTIMER_EM4WUEN
   Definitions
      At line 213 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER_EM4WUEN unused
CRYOTIMER_IEN 0000001C

Symbol: CRYOTIMER_IEN
   Definitions
      At line 217 in file EFR32MG12.inc



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: CRYOTIMER_IEN unused
CRYOTIMER_IF 00000010

Symbol: CRYOTIMER_IF
   Definitions
      At line 214 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER_IF unused
CRYOTIMER_IFC 00000018

Symbol: CRYOTIMER_IFC
   Definitions
      At line 216 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER_IFC unused
CRYOTIMER_IFS 00000014

Symbol: CRYOTIMER_IFS
   Definitions
      At line 215 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER_IFS unused
CRYOTIMER_PERIODSEL 00000004

Symbol: CRYOTIMER_PERIODSEL
   Definitions
      At line 211 in file EFR32MG12.inc
   Uses
      None
Comment: CRYOTIMER_PERIODSEL unused
CSEN 4001F000

Symbol: CSEN
   Definitions
      At line 19 in file EFR32MG12.inc
   Uses
      None
Comment: CSEN unused
EMU 400E3000

Symbol: EMU
   Definitions
      At line 5 in file EFR32MG12.inc
   Uses
      None
Comment: EMU unused
EMU_CMD 00000010

Symbol: EMU_CMD
   Definitions
      At line 96 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_CMD unused



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

EMU_CTRL 00000000

Symbol: EMU_CTRL
   Definitions
      At line 92 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_CTRL unused
EMU_DCDCCLIMCTRL 00000054

Symbol: EMU_DCDCCLIMCTRL
   Definitions
      At line 110 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCCLIMCTRL unused
EMU_DCDCCTRL 00000040

Symbol: EMU_DCDCCTRL
   Definitions
      At line 107 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCCTRL unused
EMU_DCDCLNCOMPCTRL 00000058

Symbol: EMU_DCDCLNCOMPCTRL
   Definitions
      At line 111 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCLNCOMPCTRL unused
EMU_DCDCLNFREQCTRL 00000070

Symbol: EMU_DCDCLNFREQCTRL
   Definitions
      At line 115 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCLNFREQCTRL unused
EMU_DCDCLNVCTRL 0000005C

Symbol: EMU_DCDCLNVCTRL
   Definitions
      At line 112 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCLNVCTRL unused
EMU_DCDCLPCTRL 0000006C

Symbol: EMU_DCDCLPCTRL
   Definitions
      At line 114 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCLPCTRL unused
EMU_DCDCLPEM01CFG 000000EC

Symbol: EMU_DCDCLPEM01CFG



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 123 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCLPEM01CFG unused
EMU_DCDCLPVCTRL 00000064

Symbol: EMU_DCDCLPVCTRL
   Definitions
      At line 113 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCLPVCTRL unused
EMU_DCDCMISCCTRL 0000004C

Symbol: EMU_DCDCMISCCTRL
   Definitions
      At line 108 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCMISCCTRL unused
EMU_DCDCSYNC 00000078

Symbol: EMU_DCDCSYNC
   Definitions
      At line 116 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCSYNC unused
EMU_DCDCZDETCTRL 00000050

Symbol: EMU_DCDCZDETCTRL
   Definitions
      At line 109 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_DCDCZDETCTRL unused
EMU_EM23PERNORETAINCMD 00000100

Symbol: EMU_EM23PERNORETAINCMD
   Definitions
      At line 124 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_EM23PERNORETAINCMD unused
EMU_EM23PERNORETAINCTRL 00000108

Symbol: EMU_EM23PERNORETAINCTRL
   Definitions
      At line 126 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_EM23PERNORETAINCTRL unused
EMU_EM23PERNORETAINSTATUS 00000104

Symbol: EMU_EM23PERNORETAINSTATUS
   Definitions
      At line 125 in file EFR32MG12.inc
   Uses



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

      None
Comment: EMU_EM23PERNORETAINSTATUS unused
EMU_EM4CTRL 00000018

Symbol: EMU_EM4CTRL
   Definitions
      At line 97 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_EM4CTRL unused
EMU_IEN 00000030

Symbol: EMU_IEN
   Definitions
      At line 103 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_IEN unused
EMU_IF 00000024

Symbol: EMU_IF
   Definitions
      At line 100 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_IF unused
EMU_IFC 0000002C

Symbol: EMU_IFC
   Definitions
      At line 102 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_IFC unused
EMU_IFS 00000028

Symbol: EMU_IFS
   Definitions
      At line 101 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_IFS unused
EMU_LOCK 00000008

Symbol: EMU_LOCK
   Definitions
      At line 94 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_LOCK unused
EMU_PWRCFG 00000038

Symbol: EMU_PWRCFG
   Definitions
      At line 105 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_PWRCFG unused
EMU_PWRCTRL 0000003C



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols


Symbol: EMU_PWRCTRL
   Definitions
      At line 106 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_PWRCTRL unused
EMU_PWRLOCK 00000034

Symbol: EMU_PWRLOCK
   Definitions
      At line 104 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_PWRLOCK unused
EMU_RAM0CTRL 0000000C

Symbol: EMU_RAM0CTRL
   Definitions
      At line 95 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_RAM0CTRL unused
EMU_RAM1CTRL 000000B4

Symbol: EMU_RAM1CTRL
   Definitions
      At line 121 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_RAM1CTRL unused
EMU_RAM2CTRL 000000B8

Symbol: EMU_RAM2CTRL
   Definitions
      At line 122 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_RAM2CTRL unused
EMU_STATUS 00000004

Symbol: EMU_STATUS
   Definitions
      At line 93 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_STATUS unused
EMU_TEMP 00000020

Symbol: EMU_TEMP
   Definitions
      At line 99 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_TEMP unused
EMU_TEMPLIMITS 0000001C

Symbol: EMU_TEMPLIMITS
   Definitions



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

      At line 98 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_TEMPLIMITS unused
EMU_VMONALTAVDDCTRL 00000094

Symbol: EMU_VMONALTAVDDCTRL
   Definitions
      At line 118 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_VMONALTAVDDCTRL unused
EMU_VMONAVDDCTRL 00000090

Symbol: EMU_VMONAVDDCTRL
   Definitions
      At line 117 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_VMONAVDDCTRL unused
EMU_VMONDVDDCTRL 00000098

Symbol: EMU_VMONDVDDCTRL
   Definitions
      At line 119 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_VMONDVDDCTRL unused
EMU_VMONIO0CTRL 0000009C

Symbol: EMU_VMONIO0CTRL
   Definitions
      At line 120 in file EFR32MG12.inc
   Uses
      None
Comment: EMU_VMONIO0CTRL unused
FPUEH 400E1000

Symbol: FPUEH
   Definitions
      At line 7 in file EFR32MG12.inc
   Uses
      None
Comment: FPUEH unused
GPCRC 4001C000

Symbol: GPCRC
   Definitions
      At line 22 in file EFR32MG12.inc
   Uses
      None
Comment: GPCRC unused
GPIO 4000A000

Symbol: GPIO
   Definitions
      At line 33 in file EFR32MG12.inc
   Uses
      At line 521 in macro OORW



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

      at line 8 in file hardware.s
Comment: GPIO used once
GPIO_EM4WUEN 0000042C

Symbol: GPIO_EM4WUEN
   Definitions
      At line 360 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EM4WUEN unused
GPIO_EXTIFALL 00000414

Symbol: GPIO_EXTIFALL
   Definitions
      At line 353 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EXTIFALL unused
GPIO_EXTILEVEL 00000418

Symbol: GPIO_EXTILEVEL
   Definitions
      At line 354 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EXTILEVEL unused
GPIO_EXTIPINSELH 0000040C

Symbol: GPIO_EXTIPINSELH
   Definitions
      At line 351 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EXTIPINSELH unused
GPIO_EXTIPINSELL 00000408

Symbol: GPIO_EXTIPINSELL
   Definitions
      At line 350 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EXTIPINSELL unused
GPIO_EXTIPSELH 00000404

Symbol: GPIO_EXTIPSELH
   Definitions
      At line 349 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EXTIPSELH unused
GPIO_EXTIPSELL 00000400

Symbol: GPIO_EXTIPSELL
   Definitions
      At line 348 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EXTIPSELL unused
GPIO_EXTIRISE 00000410



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIO_EXTIRISE
   Definitions
      At line 352 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_EXTIRISE unused
GPIO_IEN 00000428

Symbol: GPIO_IEN
   Definitions
      At line 359 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_IEN unused
GPIO_IF 0000041C

Symbol: GPIO_IF
   Definitions
      At line 356 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_IF unused
GPIO_IFC 00000424

Symbol: GPIO_IFC
   Definitions
      At line 358 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_IFC unused
GPIO_IFS 00000420

Symbol: GPIO_IFS
   Definitions
      At line 357 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_IFS unused
GPIO_INSENSE 00000450

Symbol: GPIO_INSENSE
   Definitions
      At line 364 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_INSENSE unused
GPIO_LOCK 00000454

Symbol: GPIO_LOCK
   Definitions
      At line 365 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_LOCK unused
GPIO_PA_CTRL 00000000

Symbol: GPIO_PA_CTRL
   Definitions



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

      At line 274 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PA_CTRL unused
GPIO_PA_DIN 0000001C

Symbol: GPIO_PA_DIN
   Definitions
      At line 281 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PA_DIN unused
GPIO_PA_DOUT 0000000C

Symbol: GPIO_PA_DOUT
   Definitions
      At line 277 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PA_DOUT unused
GPIO_PA_DOUTTGL 00000018

Symbol: GPIO_PA_DOUTTGL
   Definitions
      At line 280 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PA_DOUTTGL unused
GPIO_PA_MODEH 00000008

Symbol: GPIO_PA_MODEH
   Definitions
      At line 276 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PA_MODEH unused
GPIO_PA_MODEL 00000004

Symbol: GPIO_PA_MODEL
   Definitions
      At line 275 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PA_MODEL unused
GPIO_PA_OVTDIS 00000028

Symbol: GPIO_PA_OVTDIS
   Definitions
      At line 283 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PA_OVTDIS unused
GPIO_PA_PINLOCKN 00000020

Symbol: GPIO_PA_PINLOCKN
   Definitions
      At line 282 in file EFR32MG12.inc
   Uses
      None



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

Comment: GPIO_PA_PINLOCKN unused
GPIO_PB_CTRL 00000030

Symbol: GPIO_PB_CTRL
   Definitions
      At line 285 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_CTRL unused
GPIO_PB_DIN 0000004C

Symbol: GPIO_PB_DIN
   Definitions
      At line 290 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_DIN unused
GPIO_PB_DOUT 0000003C

Symbol: GPIO_PB_DOUT
   Definitions
      At line 288 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_DOUT unused
GPIO_PB_DOUTTGL 00000048

Symbol: GPIO_PB_DOUTTGL
   Definitions
      At line 289 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_DOUTTGL unused
GPIO_PB_MODEH 00000038

Symbol: GPIO_PB_MODEH
   Definitions
      At line 287 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_MODEH unused
GPIO_PB_MODEL 00000034

Symbol: GPIO_PB_MODEL
   Definitions
      At line 286 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_MODEL unused
GPIO_PB_OVTDIS 00000058

Symbol: GPIO_PB_OVTDIS
   Definitions
      At line 292 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_OVTDIS unused
GPIO_PB_PINLOCKN 00000050




ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIO_PB_PINLOCKN
   Definitions
      At line 291 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PB_PINLOCKN unused
GPIO_PC_CTRL 00000060

Symbol: GPIO_PC_CTRL
   Definitions
      At line 294 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PC_CTRL unused
GPIO_PC_DIN 0000007C

Symbol: GPIO_PC_DIN
   Definitions
      At line 299 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PC_DIN unused
GPIO_PC_DOUT 0000006C

Symbol: GPIO_PC_DOUT
   Definitions
      At line 297 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PC_DOUT unused
GPIO_PC_DOUTTGL 00000078

Symbol: GPIO_PC_DOUTTGL
   Definitions
      At line 298 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PC_DOUTTGL unused
GPIO_PC_MODEH 00000068

Symbol: GPIO_PC_MODEH
   Definitions
      At line 296 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PC_MODEH unused
GPIO_PC_MODEL 00000064

Symbol: GPIO_PC_MODEL
   Definitions
      At line 295 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PC_MODEL unused
GPIO_PC_PINLOCKN 00000080

Symbol: GPIO_PC_PINLOCKN
   Definitions
      At line 300 in file EFR32MG12.inc



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIO_PC_PINLOCKN unused
GPIO_PD_CTRL 00000090

Symbol: GPIO_PD_CTRL
   Definitions
      At line 303 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PD_CTRL unused
GPIO_PD_DIN 000000AC

Symbol: GPIO_PD_DIN
   Definitions
      At line 308 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PD_DIN unused
GPIO_PD_DOUT 0000009C

Symbol: GPIO_PD_DOUT
   Definitions
      At line 306 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PD_DOUT unused
GPIO_PD_DOUTTGL 000000A8

Symbol: GPIO_PD_DOUTTGL
   Definitions
      At line 307 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PD_DOUTTGL unused
GPIO_PD_MODEH 00000098

Symbol: GPIO_PD_MODEH
   Definitions
      At line 305 in file EFR32MG12.inc
   Uses
      At line 530 in macro OORW
      at line 8 in file hardware.s
      At line 532 in macro OORW
      at line 8 in file hardware.s

GPIO_PD_MODEL 00000094

Symbol: GPIO_PD_MODEL
   Definitions
      At line 304 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PD_MODEL unused
GPIO_PD_OVTDIS 000000B8

Symbol: GPIO_PD_OVTDIS
   Definitions
      At line 310 in file EFR32MG12.inc



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIO_PD_OVTDIS unused
GPIO_PD_PINLOCKN 000000B0

Symbol: GPIO_PD_PINLOCKN
   Definitions
      At line 309 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PD_PINLOCKN unused
GPIO_PF_CTRL 000000F0

Symbol: GPIO_PF_CTRL
   Definitions
      At line 312 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_CTRL unused
GPIO_PF_DIN 0000010C

Symbol: GPIO_PF_DIN
   Definitions
      At line 317 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_DIN unused
GPIO_PF_DOUT 000000FC

Symbol: GPIO_PF_DOUT
   Definitions
      At line 315 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_DOUT unused
GPIO_PF_DOUTTGL 00000108

Symbol: GPIO_PF_DOUTTGL
   Definitions
      At line 316 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_DOUTTGL unused
GPIO_PF_MODEH 000000F8

Symbol: GPIO_PF_MODEH
   Definitions
      At line 314 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_MODEH unused
GPIO_PF_MODEL 000000F4

Symbol: GPIO_PF_MODEL
   Definitions
      At line 313 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_MODEL unused



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

GPIO_PF_OVTDIS 00000118

Symbol: GPIO_PF_OVTDIS
   Definitions
      At line 319 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_OVTDIS unused
GPIO_PF_PINLOCKN 00000110

Symbol: GPIO_PF_PINLOCKN
   Definitions
      At line 318 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PF_PINLOCKN unused
GPIO_PI_CTRL 00000180

Symbol: GPIO_PI_CTRL
   Definitions
      At line 321 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PI_CTRL unused
GPIO_PI_DIN 0000019C

Symbol: GPIO_PI_DIN
   Definitions
      At line 326 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PI_DIN unused
GPIO_PI_DOUT 0000018C

Symbol: GPIO_PI_DOUT
   Definitions
      At line 324 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PI_DOUT unused
GPIO_PI_DOUTTGL 00000198

Symbol: GPIO_PI_DOUTTGL
   Definitions
      At line 325 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PI_DOUTTGL unused
GPIO_PI_MODEH 00000188

Symbol: GPIO_PI_MODEH
   Definitions
      At line 323 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PI_MODEH unused
GPIO_PI_MODEL 00000184

Symbol: GPIO_PI_MODEL



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 322 in file EFR32MG12.inc
   Uses
      At line 530 in macro OORW
      at line 11 in file hardware.s
      At line 532 in macro OORW
      at line 11 in file hardware.s

GPIO_PI_OVTDIS 000001A8

Symbol: GPIO_PI_OVTDIS
   Definitions
      At line 328 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PI_OVTDIS unused
GPIO_PI_PINLOCKN 000001A0

Symbol: GPIO_PI_PINLOCKN
   Definitions
      At line 327 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PI_PINLOCKN unused
GPIO_PJ_CTRL 000001B0

Symbol: GPIO_PJ_CTRL
   Definitions
      At line 330 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PJ_CTRL unused
GPIO_PJ_DIN 000001CC

Symbol: GPIO_PJ_DIN
   Definitions
      At line 335 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PJ_DIN unused
GPIO_PJ_DOUT 000001BC

Symbol: GPIO_PJ_DOUT
   Definitions
      At line 333 in file EFR32MG12.inc
   Uses
      At line 530 in macro OORW
      at line 10 in file hardware.s
      At line 532 in macro OORW
      at line 10 in file hardware.s

GPIO_PJ_DOUTTGL 000001B8

Symbol: GPIO_PJ_DOUTTGL
   Definitions
      At line 334 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PJ_DOUTTGL unused



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

GPIO_PJ_MODEH 000001B8

Symbol: GPIO_PJ_MODEH
   Definitions
      At line 332 in file EFR32MG12.inc
   Uses
      At line 530 in macro OORW
      at line 9 in file hardware.s
      At line 532 in macro OORW
      at line 9 in file hardware.s

GPIO_PJ_MODEL 000001B4

Symbol: GPIO_PJ_MODEL
   Definitions
      At line 331 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PJ_MODEL unused
GPIO_PJ_OVTDIS 000001D8

Symbol: GPIO_PJ_OVTDIS
   Definitions
      At line 337 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PJ_OVTDIS unused
GPIO_PJ_PINLOCKN 000001D0

Symbol: GPIO_PJ_PINLOCKN
   Definitions
      At line 336 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PJ_PINLOCKN unused
GPIO_PK_CTRL 000001E0

Symbol: GPIO_PK_CTRL
   Definitions
      At line 339 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_CTRL unused
GPIO_PK_DIN 000001FC

Symbol: GPIO_PK_DIN
   Definitions
      At line 344 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_DIN unused
GPIO_PK_DOUT 000001EC

Symbol: GPIO_PK_DOUT
   Definitions
      At line 342 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_DOUT unused



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

GPIO_PK_DOUTTGL 000001F8

Symbol: GPIO_PK_DOUTTGL
   Definitions
      At line 343 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_DOUTTGL unused
GPIO_PK_MODEH 000001E8

Symbol: GPIO_PK_MODEH
   Definitions
      At line 341 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_MODEH unused
GPIO_PK_MODEL 000001E4

Symbol: GPIO_PK_MODEL
   Definitions
      At line 340 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_MODEL unused
GPIO_PK_OVTDIS 00000208

Symbol: GPIO_PK_OVTDIS
   Definitions
      At line 346 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_OVTDIS unused
GPIO_PK_PINLOCKN 00000200

Symbol: GPIO_PK_PINLOCKN
   Definitions
      At line 345 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PK_PINLOCKN unused
GPIO_PV_OVTDIS 00000088

Symbol: GPIO_PV_OVTDIS
   Definitions
      At line 301 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_PV_OVTDIS unused
GPIO_ROUTELOC0 00000444

Symbol: GPIO_ROUTELOC0
   Definitions
      At line 362 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_ROUTELOC0 unused
GPIO_ROUTELOC1 00000448

Symbol: GPIO_ROUTELOC1



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 363 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_ROUTELOC1 unused
GPIO_ROUTEPEN 00000440

Symbol: GPIO_ROUTEPEN
   Definitions
      At line 361 in file EFR32MG12.inc
   Uses
      None
Comment: GPIO_ROUTEPEN unused
I2C0 4000C000

Symbol: I2C0
   Definitions
      At line 32 in file EFR32MG12.inc
   Uses
      None
Comment: I2C0 unused
I2C1 4000C400

Symbol: I2C1
   Definitions
      At line 31 in file EFR32MG12.inc
   Uses
      None
Comment: I2C1 unused
I2Cn_CLKDIV 00000010

Symbol: I2Cn_CLKDIV
   Definitions
      At line 224 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_CLKDIV unused
I2Cn_CMD 00000004

Symbol: I2Cn_CMD
   Definitions
      At line 221 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_CMD unused
I2Cn_CTRL 00000000

Symbol: I2Cn_CTRL
   Definitions
      At line 220 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_CTRL unused
I2Cn_IEN 00000040

Symbol: I2Cn_IEN
   Definitions
      At line 236 in file EFR32MG12.inc
   Uses



ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

      None
Comment: I2Cn_IEN unused
I2Cn_IF 00000034

Symbol: I2Cn_IF
   Definitions
      At line 233 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_IF unused
I2Cn_IFC 0000003C

Symbol: I2Cn_IFC
   Definitions
      At line 235 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_IFC unused
I2Cn_IFS 00000038

Symbol: I2Cn_IFS
   Definitions
      At line 234 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_IFS unused
I2Cn_ROUTELOC0 00000048

Symbol: I2Cn_ROUTELOC0
   Definitions
      At line 238 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_ROUTELOC0 unused
I2Cn_ROUTEPEN 00000044

Symbol: I2Cn_ROUTEPEN
   Definitions
      At line 237 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_ROUTEPEN unused
I2Cn_RXDATA 0000001C

Symbol: I2Cn_RXDATA
   Definitions
      At line 227 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_RXDATA unused
I2Cn_RXDATAP 00000024

Symbol: I2Cn_RXDATAP
   Definitions
      At line 229 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_RXDATAP unused
I2Cn_RXDOUBLE 00000020



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols


Symbol: I2Cn_RXDOUBLE
   Definitions
      At line 228 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_RXDOUBLE unused
I2Cn_RXDOUBLEP 00000028

Symbol: I2Cn_RXDOUBLEP
   Definitions
      At line 230 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_RXDOUBLEP unused
I2Cn_SADDR 00000014

Symbol: I2Cn_SADDR
   Definitions
      At line 225 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_SADDR unused
I2Cn_SADDRMASK 00000018

Symbol: I2Cn_SADDRMASK
   Definitions
      At line 226 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_SADDRMASK unused
I2Cn_STATE 00000008

Symbol: I2Cn_STATE
   Definitions
      At line 222 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_STATE unused
I2Cn_STATUS 0000000C

Symbol: I2Cn_STATUS
   Definitions
      At line 223 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_STATUS unused
I2Cn_TXDATA 0000002C

Symbol: I2Cn_TXDATA
   Definitions
      At line 231 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_TXDATA unused
I2Cn_TXDOUBLE 00000030

Symbol: I2Cn_TXDOUBLE
   Definitions



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

      At line 232 in file EFR32MG12.inc
   Uses
      None
Comment: I2Cn_TXDOUBLE unused
IDAC0 40006000

Symbol: IDAC0
   Definitions
      At line 35 in file EFR32MG12.inc
   Uses
      None
Comment: IDAC0 unused
LDMA 400E2000

Symbol: LDMA
   Definitions
      At line 6 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA unused
LDMA_CH0_CFG 00000084

Symbol: LDMA_CH0_CFG
   Definitions
      At line 386 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CH0_CFG unused
LDMA_CH0_CTRL 0000008C

Symbol: LDMA_CH0_CTRL
   Definitions
      At line 388 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CH0_CTRL unused
LDMA_CH0_DST 00000094

Symbol: LDMA_CH0_DST
   Definitions
      At line 390 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CH0_DST unused
LDMA_CH0_LINK 00000098

Symbol: LDMA_CH0_LINK
   Definitions
      At line 391 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CH0_LINK unused
LDMA_CH0_LOOP 00000088

Symbol: LDMA_CH0_LOOP
   Definitions
      At line 387 in file EFR32MG12.inc
   Uses
      None



ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

Comment: LDMA_CH0_LOOP unused
LDMA_CH0_REQSEL 00000080

Symbol: LDMA_CH0_REQSEL
   Definitions
      At line 385 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CH0_REQSEL unused
LDMA_CH0_SRC 00000090

Symbol: LDMA_CH0_SRC
   Definitions
      At line 389 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CH0_SRC unused
LDMA_CHBUSY 00000024

Symbol: LDMA_CHBUSY
   Definitions
      At line 372 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CHBUSY unused
LDMA_CHDONE 00000028

Symbol: LDMA_CHDONE
   Definitions
      At line 373 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CHDONE unused
LDMA_CHEN 00000020

Symbol: LDMA_CHEN
   Definitions
      At line 371 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CHEN unused
LDMA_CTRL 00000000

Symbol: LDMA_CTRL
   Definitions
      At line 368 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_CTRL unused
LDMA_DBGHALT 0000002C

Symbol: LDMA_DBGHALT
   Definitions
      At line 374 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_DBGHALT unused
LDMA_IEN 0000006C




ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

Symbol: LDMA_IEN
   Definitions
      At line 383 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_IEN unused
LDMA_IF 00000060

Symbol: LDMA_IF
   Definitions
      At line 380 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_IF unused
LDMA_IFC 00000068

Symbol: LDMA_IFC
   Definitions
      At line 382 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_IFC unused
LDMA_IFS 00000064

Symbol: LDMA_IFS
   Definitions
      At line 381 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_IFS unused
LDMA_LINKLOAD 0000003C

Symbol: LDMA_LINKLOAD
   Definitions
      At line 378 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_LINKLOAD unused
LDMA_REQCLEAR 00000040

Symbol: LDMA_REQCLEAR
   Definitions
      At line 379 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_REQCLEAR unused
LDMA_REQDIS 00000034

Symbol: LDMA_REQDIS
   Definitions
      At line 376 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_REQDIS unused
LDMA_REQPEND 00000038

Symbol: LDMA_REQPEND
   Definitions
      At line 377 in file EFR32MG12.inc



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: LDMA_REQPEND unused
LDMA_STATUS 00000004

Symbol: LDMA_STATUS
   Definitions
      At line 369 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_STATUS unused
LDMA_SWREQ 00000030

Symbol: LDMA_SWREQ
   Definitions
      At line 375 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_SWREQ unused
LDMA_SYNC 00000008

Symbol: LDMA_SYNC
   Definitions
      At line 370 in file EFR32MG12.inc
   Uses
      None
Comment: LDMA_SYNC unused
LESENSE 40055000

Symbol: LESENSE
   Definitions
      At line 9 in file EFR32MG12.inc
   Uses
      None
Comment: LESENSE unused
LETIMER0 40046000

Symbol: LETIMER0
   Definitions
      At line 16 in file EFR32MG12.inc
   Uses
      At line 489 in macro PUTW
      at line 21 in file hardware.s
Comment: LETIMER0 used once
LETIMERn_CMD 00000004

Symbol: LETIMERn_CMD
   Definitions
      At line 193 in file EFR32MG12.inc
   Uses
      At line 498 in macro PUTW
      at line 24 in file hardware.s
Comment: LETIMERn_CMD used once
LETIMERn_CNT 0000000C

Symbol: LETIMERn_CNT
   Definitions
      At line 195 in file EFR32MG12.inc
   Uses



ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

      None
Comment: LETIMERn_CNT unused
LETIMERn_COMP0 00000010

Symbol: LETIMERn_COMP0
   Definitions
      At line 196 in file EFR32MG12.inc
   Uses
      At line 498 in macro PUTW
      at line 22 in file hardware.s
Comment: LETIMERn_COMP0 used once
LETIMERn_COMP1 00000014

Symbol: LETIMERn_COMP1
   Definitions
      At line 197 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_COMP1 unused
LETIMERn_CTRL 00000000

Symbol: LETIMERn_CTRL
   Definitions
      At line 192 in file EFR32MG12.inc
   Uses
      At line 498 in macro PUTW
      at line 21 in file hardware.s
Comment: LETIMERn_CTRL used once
LETIMERn_IEN 0000002C

Symbol: LETIMERn_IEN
   Definitions
      At line 203 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_IEN unused
LETIMERn_IF 00000020

Symbol: LETIMERn_IF
   Definitions
      At line 200 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_IF unused
LETIMERn_IFC 00000028

Symbol: LETIMERn_IFC
   Definitions
      At line 202 in file EFR32MG12.inc
   Uses
      At line 498 in macro PUTW
      at line 23 in file hardware.s
Comment: LETIMERn_IFC used once
LETIMERn_IFS 00000024

Symbol: LETIMERn_IFS
   Definitions
      At line 201 in file EFR32MG12.inc
   Uses



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

      None
Comment: LETIMERn_IFS unused
LETIMERn_PRSSEL 00000050

Symbol: LETIMERn_PRSSEL
   Definitions
      At line 207 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_PRSSEL unused
LETIMERn_REP0 00000018

Symbol: LETIMERn_REP0
   Definitions
      At line 198 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_REP0 unused
LETIMERn_REP1 0000001C

Symbol: LETIMERn_REP1
   Definitions
      At line 199 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_REP1 unused
LETIMERn_ROUTELOC0 00000044

Symbol: LETIMERn_ROUTELOC0
   Definitions
      At line 206 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_ROUTELOC0 unused
LETIMERn_ROUTEPEN 00000040

Symbol: LETIMERn_ROUTEPEN
   Definitions
      At line 205 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_ROUTEPEN unused
LETIMERn_STATUS 00000008

Symbol: LETIMERn_STATUS
   Definitions
      At line 194 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_STATUS unused
LETIMERn_SYNCBUSY 00000034

Symbol: LETIMERn_SYNCBUSY
   Definitions
      At line 204 in file EFR32MG12.inc
   Uses
      None
Comment: LETIMERn_SYNCBUSY unused
LEUART0 4004A000



ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols


Symbol: LEUART0
   Definitions
      At line 15 in file EFR32MG12.inc
   Uses
      None
Comment: LEUART0 unused
MSC 400E0000

Symbol: MSC
   Definitions
      At line 8 in file EFR32MG12.inc
   Uses
      None
Comment: MSC unused
NVIC_ICER0 E000E180

Symbol: NVIC_ICER0
   Definitions
      At line 473 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ICER0 unused
NVIC_ICER1 E000E184

Symbol: NVIC_ICER1
   Definitions
      At line 474 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ICER1 unused
NVIC_ICPR0 E000E280

Symbol: NVIC_ICPR0
   Definitions
      At line 477 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ICPR0 unused
NVIC_ICPR1 E000E284

Symbol: NVIC_ICPR1
   Definitions
      At line 478 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ICPR1 unused
NVIC_ISER0 E000E100

Symbol: NVIC_ISER0
   Definitions
      At line 471 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ISER0 unused
NVIC_ISER1 E000E104

Symbol: NVIC_ISER1
   Definitions



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

      At line 472 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ISER1 unused
NVIC_ISPR0 E000E200

Symbol: NVIC_ISPR0
   Definitions
      At line 475 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ISPR0 unused
NVIC_ISPR1 E000E204

Symbol: NVIC_ISPR1
   Definitions
      At line 476 in file EFR32MG12.inc
   Uses
      None
Comment: NVIC_ISPR1 unused
PCNT0 4004E000

Symbol: PCNT0
   Definitions
      At line 14 in file EFR32MG12.inc
   Uses
      None
Comment: PCNT0 unused
PCNT1 4004E400

Symbol: PCNT1
   Definitions
      At line 13 in file EFR32MG12.inc
   Uses
      None
Comment: PCNT1 unused
PCNT2 4004E800

Symbol: PCNT2
   Definitions
      At line 12 in file EFR32MG12.inc
   Uses
      None
Comment: PCNT2 unused
PRS 400E6000

Symbol: PRS
   Definitions
      At line 2 in file EFR32MG12.inc
   Uses
      None
Comment: PRS unused
PRS_CH0_CTRL 00000040

Symbol: PRS_CH0_CTRL
   Definitions
      At line 139 in file EFR32MG12.inc
   Uses
      None



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

Comment: PRS_CH0_CTRL unused
PRS_CH10_CTRL 00000068

Symbol: PRS_CH10_CTRL
   Definitions
      At line 149 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH10_CTRL unused
PRS_CH11_CTRL 0000006C

Symbol: PRS_CH11_CTRL
   Definitions
      At line 150 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH11_CTRL unused
PRS_CH1_CTRL 00000044

Symbol: PRS_CH1_CTRL
   Definitions
      At line 140 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH1_CTRL unused
PRS_CH2_CTRL 00000048

Symbol: PRS_CH2_CTRL
   Definitions
      At line 141 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH2_CTRL unused
PRS_CH3_CTRL 0000004C

Symbol: PRS_CH3_CTRL
   Definitions
      At line 142 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH3_CTRL unused
PRS_CH4_CTRL 00000050

Symbol: PRS_CH4_CTRL
   Definitions
      At line 143 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH4_CTRL unused
PRS_CH5_CTRL 00000054

Symbol: PRS_CH5_CTRL
   Definitions
      At line 144 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH5_CTRL unused
PRS_CH6_CTRL 00000058




ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols

Symbol: PRS_CH6_CTRL
   Definitions
      At line 145 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH6_CTRL unused
PRS_CH7_CTRL 0000005C

Symbol: PRS_CH7_CTRL
   Definitions
      At line 146 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH7_CTRL unused
PRS_CH8_CTRL 00000060

Symbol: PRS_CH8_CTRL
   Definitions
      At line 147 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH8_CTRL unused
PRS_CH9_CTRL 00000064

Symbol: PRS_CH9_CTRL
   Definitions
      At line 148 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CH9_CTRL unused
PRS_CTRL 00000020

Symbol: PRS_CTRL
   Definitions
      At line 135 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_CTRL unused
PRS_DMAREQ0 00000024

Symbol: PRS_DMAREQ0
   Definitions
      At line 136 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_DMAREQ0 unused
PRS_DMAREQ1 00000028

Symbol: PRS_DMAREQ1
   Definitions
      At line 137 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_DMAREQ1 unused
PRS_PEEK 00000030

Symbol: PRS_PEEK
   Definitions
      At line 138 in file EFR32MG12.inc



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PRS_PEEK unused
PRS_ROUTELOC0 00000010

Symbol: PRS_ROUTELOC0
   Definitions
      At line 132 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_ROUTELOC0 unused
PRS_ROUTELOC1 00000014

Symbol: PRS_ROUTELOC1
   Definitions
      At line 133 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_ROUTELOC1 unused
PRS_ROUTELOC2 00000018

Symbol: PRS_ROUTELOC2
   Definitions
      At line 134 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_ROUTELOC2 unused
PRS_ROUTEPEN 00000008

Symbol: PRS_ROUTEPEN
   Definitions
      At line 131 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_ROUTEPEN unused
PRS_SWLEVEL 00000004

Symbol: PRS_SWLEVEL
   Definitions
      At line 130 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_SWLEVEL unused
PRS_SWPULSE 00000000

Symbol: PRS_SWPULSE
   Definitions
      At line 129 in file EFR32MG12.inc
   Uses
      None
Comment: PRS_SWPULSE unused
RMU 400E5000

Symbol: RMU
   Definitions
      At line 3 in file EFR32MG12.inc
   Uses
      None
Comment: RMU unused



ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols

RTCC 40042000

Symbol: RTCC
   Definitions
      At line 17 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC unused
RTCC_CC0_CCV 00000044

Symbol: RTCC_CC0_CCV
   Definitions
      At line 411 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC0_CCV unused
RTCC_CC0_CTRL 00000040

Symbol: RTCC_CC0_CTRL
   Definitions
      At line 410 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC0_CTRL unused
RTCC_CC0_DATE 0000004C

Symbol: RTCC_CC0_DATE
   Definitions
      At line 413 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC0_DATE unused
RTCC_CC0_TIME 00000048

Symbol: RTCC_CC0_TIME
   Definitions
      At line 412 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC0_TIME unused
RTCC_CC1_CCV 00000054

Symbol: RTCC_CC1_CCV
   Definitions
      At line 415 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC1_CCV unused
RTCC_CC1_CTRL 00000050

Symbol: RTCC_CC1_CTRL
   Definitions
      At line 414 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC1_CTRL unused
RTCC_CC1_DATE 0000005C

Symbol: RTCC_CC1_DATE



ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 417 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC1_DATE unused
RTCC_CC1_TIME 00000058

Symbol: RTCC_CC1_TIME
   Definitions
      At line 416 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC1_TIME unused
RTCC_CC2_CCV 00000064

Symbol: RTCC_CC2_CCV
   Definitions
      At line 419 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC2_CCV unused
RTCC_CC2_CTRL 00000060

Symbol: RTCC_CC2_CTRL
   Definitions
      At line 418 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC2_CTRL unused
RTCC_CC2_DATE 0000006C

Symbol: RTCC_CC2_DATE
   Definitions
      At line 421 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC2_DATE unused
RTCC_CC2_TIME 00000068

Symbol: RTCC_CC2_TIME
   Definitions
      At line 420 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CC2_TIME unused
RTCC_CMD 0000002C

Symbol: RTCC_CMD
   Definitions
      At line 405 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CMD unused
RTCC_CNT 00000008

Symbol: RTCC_CNT
   Definitions
      At line 396 in file EFR32MG12.inc
   Uses



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

      None
Comment: RTCC_CNT unused
RTCC_COMBCNT 0000000C

Symbol: RTCC_COMBCNT
   Definitions
      At line 397 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_COMBCNT unused
RTCC_CTRL 00000000

Symbol: RTCC_CTRL
   Definitions
      At line 394 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_CTRL unused
RTCC_DATE 00000014

Symbol: RTCC_DATE
   Definitions
      At line 399 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_DATE unused
RTCC_EM4WUEN 0000003C

Symbol: RTCC_EM4WUEN
   Definitions
      At line 409 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_EM4WUEN unused
RTCC_IEN 00000024

Symbol: RTCC_IEN
   Definitions
      At line 403 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_IEN unused
RTCC_IF 00000018

Symbol: RTCC_IF
   Definitions
      At line 400 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_IF unused
RTCC_IFC 00000020

Symbol: RTCC_IFC
   Definitions
      At line 402 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_IFC unused
RTCC_IFS 0000001C



ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols


Symbol: RTCC_IFS
   Definitions
      At line 401 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_IFS unused
RTCC_LOCK 00000038

Symbol: RTCC_LOCK
   Definitions
      At line 408 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_LOCK unused
RTCC_POWERDOWN 00000034

Symbol: RTCC_POWERDOWN
   Definitions
      At line 407 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_POWERDOWN unused
RTCC_PRECNT 00000004

Symbol: RTCC_PRECNT
   Definitions
      At line 395 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_PRECNT unused
RTCC_RET0_REG 00000104

Symbol: RTCC_RET0_REG
   Definitions
      At line 422 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_RET0_REG unused
RTCC_RET31_REG 00000180

Symbol: RTCC_RET31_REG
   Definitions
      At line 423 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_RET31_REG unused
RTCC_STATUS 00000028

Symbol: RTCC_STATUS
   Definitions
      At line 404 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_STATUS unused
RTCC_SYNCBUSY 00000030

Symbol: RTCC_SYNCBUSY
   Definitions



ARM Macro Assembler    Page 48 Alphabetic symbol ordering
Absolute symbols

      At line 406 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_SYNCBUSY unused
RTCC_TIME 00000010

Symbol: RTCC_TIME
   Definitions
      At line 398 in file EFR32MG12.inc
   Uses
      None
Comment: RTCC_TIME unused
SCB_SCR E000ED10

Symbol: SCB_SCR
   Definitions
      At line 482 in file EFR32MG12.inc
   Uses
      None
Comment: SCB_SCR unused
SLEEPDEEP 00000004

Symbol: SLEEPDEEP
   Definitions
      At line 483 in file EFR32MG12.inc
   Uses
      None
Comment: SLEEPDEEP unused
SLEEPONEXIT 00000002

Symbol: SLEEPONEXIT
   Definitions
      At line 484 in file EFR32MG12.inc
   Uses
      None
Comment: SLEEPONEXIT unused
SMU 40022000

Symbol: SMU
   Definitions
      At line 18 in file EFR32MG12.inc
   Uses
      None
Comment: SMU unused
TIMER0 40018000

Symbol: TIMER0
   Definitions
      At line 26 in file EFR32MG12.inc
   Uses
      None
Comment: TIMER0 unused
TIMER1 40018400

Symbol: TIMER1
   Definitions
      At line 25 in file EFR32MG12.inc
   Uses
      None



ARM Macro Assembler    Page 49 Alphabetic symbol ordering
Absolute symbols

Comment: TIMER1 unused
TIMERn_CC0_CCV 00000064

Symbol: TIMERn_CC0_CCV
   Definitions
      At line 168 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC0_CCV unused
TIMERn_CC0_CCVB 0000006C

Symbol: TIMERn_CC0_CCVB
   Definitions
      At line 170 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC0_CCVB unused
TIMERn_CC0_CCVP 00000068

Symbol: TIMERn_CC0_CCVP
   Definitions
      At line 169 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC0_CCVP unused
TIMERn_CC0_CTRL 00000060

Symbol: TIMERn_CC0_CTRL
   Definitions
      At line 167 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC0_CTRL unused
TIMERn_CC1_CCV 00000074

Symbol: TIMERn_CC1_CCV
   Definitions
      At line 172 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC1_CCV unused
TIMERn_CC1_CCVB 0000007C

Symbol: TIMERn_CC1_CCVB
   Definitions
      At line 174 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC1_CCVB unused
TIMERn_CC1_CCVP 00000078

Symbol: TIMERn_CC1_CCVP
   Definitions
      At line 173 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC1_CCVP unused
TIMERn_CC1_CTRL 00000070




ARM Macro Assembler    Page 50 Alphabetic symbol ordering
Absolute symbols

Symbol: TIMERn_CC1_CTRL
   Definitions
      At line 171 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC1_CTRL unused
TIMERn_CC2_CCV 00000084

Symbol: TIMERn_CC2_CCV
   Definitions
      At line 176 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC2_CCV unused
TIMERn_CC2_CCVB 0000008C

Symbol: TIMERn_CC2_CCVB
   Definitions
      At line 178 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC2_CCVB unused
TIMERn_CC2_CCVP 00000088

Symbol: TIMERn_CC2_CCVP
   Definitions
      At line 177 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC2_CCVP unused
TIMERn_CC2_CTRL 00000080

Symbol: TIMERn_CC2_CTRL
   Definitions
      At line 175 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC2_CTRL unused
TIMERn_CC3_CCV 00000094

Symbol: TIMERn_CC3_CCV
   Definitions
      At line 180 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC3_CCV unused
TIMERn_CC3_CCVB 0000009C

Symbol: TIMERn_CC3_CCVB
   Definitions
      At line 182 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC3_CCVB unused
TIMERn_CC3_CCVP 00000098

Symbol: TIMERn_CC3_CCVP
   Definitions
      At line 181 in file EFR32MG12.inc



ARM Macro Assembler    Page 51 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: TIMERn_CC3_CCVP unused
TIMERn_CC3_CTRL 00000090

Symbol: TIMERn_CC3_CTRL
   Definitions
      At line 179 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CC3_CTRL unused
TIMERn_CMD 00000004

Symbol: TIMERn_CMD
   Definitions
      At line 154 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CMD unused
TIMERn_CNT 00000024

Symbol: TIMERn_CNT
   Definitions
      At line 162 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CNT unused
TIMERn_CTRL 00000000

Symbol: TIMERn_CTRL
   Definitions
      At line 153 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_CTRL unused
TIMERn_DTCTRL 000000A0

Symbol: TIMERn_DTCTRL
   Definitions
      At line 183 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_DTCTRL unused
TIMERn_DTFAULT 000000B0

Symbol: TIMERn_DTFAULT
   Definitions
      At line 187 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_DTFAULT unused
TIMERn_DTFAULTC 000000B4

Symbol: TIMERn_DTFAULTC
   Definitions
      At line 188 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_DTFAULTC unused



ARM Macro Assembler    Page 52 Alphabetic symbol ordering
Absolute symbols

TIMERn_DTFC 000000A8

Symbol: TIMERn_DTFC
   Definitions
      At line 185 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_DTFC unused
TIMERn_DTLOCK 000000B8

Symbol: TIMERn_DTLOCK
   Definitions
      At line 189 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_DTLOCK unused
TIMERn_DTOGEN 000000AC

Symbol: TIMERn_DTOGEN
   Definitions
      At line 186 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_DTOGEN unused
TIMERn_DTTIME 000000A4

Symbol: TIMERn_DTTIME
   Definitions
      At line 184 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_DTTIME unused
TIMERn_IEN 00000018

Symbol: TIMERn_IEN
   Definitions
      At line 159 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_IEN unused
TIMERn_IF 0000000C

Symbol: TIMERn_IF
   Definitions
      At line 156 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_IF unused
TIMERn_IFC 00000014

Symbol: TIMERn_IFC
   Definitions
      At line 158 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_IFC unused
TIMERn_IFS 00000010

Symbol: TIMERn_IFS



ARM Macro Assembler    Page 53 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 157 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_IFS unused
TIMERn_LOCK 0000002C

Symbol: TIMERn_LOCK
   Definitions
      At line 163 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_LOCK unused
TIMERn_ROUTELOC0 00000034

Symbol: TIMERn_ROUTELOC0
   Definitions
      At line 165 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_ROUTELOC0 unused
TIMERn_ROUTELOC2 0000003C

Symbol: TIMERn_ROUTELOC2
   Definitions
      At line 166 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_ROUTELOC2 unused
TIMERn_ROUTEPEN 00000030

Symbol: TIMERn_ROUTEPEN
   Definitions
      At line 164 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_ROUTEPEN unused
TIMERn_STATUS 00000008

Symbol: TIMERn_STATUS
   Definitions
      At line 155 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_STATUS unused
TIMERn_TOP 0000001C

Symbol: TIMERn_TOP
   Definitions
      At line 160 in file EFR32MG12.inc
   Uses
      None
Comment: TIMERn_TOP unused
TIMERn_TOPB 00000020

Symbol: TIMERn_TOPB
   Definitions
      At line 161 in file EFR32MG12.inc
   Uses



ARM Macro Assembler    Page 54 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TIMERn_TOPB unused
TRNG0 4001D000

Symbol: TRNG0
   Definitions
      At line 21 in file EFR32MG12.inc
   Uses
      None
Comment: TRNG0 unused
TRNGn_CONTROL 00000000

Symbol: TRNGn_CONTROL
   Definitions
      At line 458 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_CONTROL unused
TRNGn_FIFO 00000100

Symbol: TRNGn_FIFO
   Definitions
      At line 468 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_FIFO unused
TRNGn_FIFODEPTH 0000000C

Symbol: TRNGn_FIFODEPTH
   Definitions
      At line 460 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_FIFODEPTH unused
TRNGn_FIFOLEVEL 00000004

Symbol: TRNGn_FIFOLEVEL
   Definitions
      At line 459 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_FIFOLEVEL unused
TRNGn_INITWAITVAL 00000034

Symbol: TRNGn_INITWAITVAL
   Definitions
      At line 467 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_INITWAITVAL unused
TRNGn_KEY0 00000010

Symbol: TRNGn_KEY0
   Definitions
      At line 461 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_KEY0 unused
TRNGn_KEY1 00000014



ARM Macro Assembler    Page 55 Alphabetic symbol ordering
Absolute symbols


Symbol: TRNGn_KEY1
   Definitions
      At line 462 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_KEY1 unused
TRNGn_KEY2 00000018

Symbol: TRNGn_KEY2
   Definitions
      At line 463 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_KEY2 unused
TRNGn_KEY3 0000001C

Symbol: TRNGn_KEY3
   Definitions
      At line 464 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_KEY3 unused
TRNGn_STATUS 00000030

Symbol: TRNGn_STATUS
   Definitions
      At line 466 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_STATUS unused
TRNGn_TESTDATA 00000020

Symbol: TRNGn_TESTDATA
   Definitions
      At line 465 in file EFR32MG12.inc
   Uses
      None
Comment: TRNGn_TESTDATA unused
USART0 40010000

Symbol: USART0
   Definitions
      At line 30 in file EFR32MG12.inc
   Uses
      None
Comment: USART0 unused
USART1 40010400

Symbol: USART1
   Definitions
      At line 29 in file EFR32MG12.inc
   Uses
      None
Comment: USART1 unused
USART2 40010800

Symbol: USART2
   Definitions



ARM Macro Assembler    Page 56 Alphabetic symbol ordering
Absolute symbols

      At line 28 in file EFR32MG12.inc
   Uses
      None
Comment: USART2 unused
USART3 40010C00

Symbol: USART3
   Definitions
      At line 27 in file EFR32MG12.inc
   Uses
      None
Comment: USART3 unused
USARTn_CLKDIV 00000014

Symbol: USARTn_CLKDIV
   Definitions
      At line 246 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_CLKDIV unused
USARTn_CMD 0000000C

Symbol: USARTn_CMD
   Definitions
      At line 244 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_CMD unused
USARTn_CTRL 00000000

Symbol: USARTn_CTRL
   Definitions
      At line 241 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_CTRL unused
USARTn_CTRLX 00000064

Symbol: USARTn_CTRLX
   Definitions
      At line 265 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_CTRLX unused
USARTn_FRAME 00000004

Symbol: USARTn_FRAME
   Definitions
      At line 242 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_FRAME unused
USARTn_I2SCTRL 0000005C

Symbol: USARTn_I2SCTRL
   Definitions
      At line 263 in file EFR32MG12.inc
   Uses
      None



ARM Macro Assembler    Page 57 Alphabetic symbol ordering
Absolute symbols

Comment: USARTn_I2SCTRL unused
USARTn_IEN 0000004C

Symbol: USARTn_IEN
   Definitions
      At line 260 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_IEN unused
USARTn_IF 00000040

Symbol: USARTn_IF
   Definitions
      At line 257 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_IF unused
USARTn_IFC 00000048

Symbol: USARTn_IFC
   Definitions
      At line 259 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_IFC unused
USARTn_IFS 00000044

Symbol: USARTn_IFS
   Definitions
      At line 258 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_IFS unused
USARTn_INPUT 00000058

Symbol: USARTn_INPUT
   Definitions
      At line 262 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_INPUT unused
USARTn_IRCTRL 00000050

Symbol: USARTn_IRCTRL
   Definitions
      At line 261 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_IRCTRL unused
USARTn_ROUTELOC0 00000078

Symbol: USARTn_ROUTELOC0
   Definitions
      At line 270 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_ROUTELOC0 unused
USARTn_ROUTELOC1 0000007C




ARM Macro Assembler    Page 58 Alphabetic symbol ordering
Absolute symbols

Symbol: USARTn_ROUTELOC1
   Definitions
      At line 271 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_ROUTELOC1 unused
USARTn_ROUTEPEN 00000074

Symbol: USARTn_ROUTEPEN
   Definitions
      At line 269 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_ROUTEPEN unused
USARTn_RXDATA 0000001C

Symbol: USARTn_RXDATA
   Definitions
      At line 248 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_RXDATA unused
USARTn_RXDATAX 00000018

Symbol: USARTn_RXDATAX
   Definitions
      At line 247 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_RXDATAX unused
USARTn_RXDATAXP 00000028

Symbol: USARTn_RXDATAXP
   Definitions
      At line 251 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_RXDATAXP unused
USARTn_RXDOUBLE 00000024

Symbol: USARTn_RXDOUBLE
   Definitions
      At line 250 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_RXDOUBLE unused
USARTn_RXDOUBLEX 00000020

Symbol: USARTn_RXDOUBLEX
   Definitions
      At line 249 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_RXDOUBLEX unused
USARTn_RXDOUBLEXP 0000002C

Symbol: USARTn_RXDOUBLEXP
   Definitions
      At line 252 in file EFR32MG12.inc



ARM Macro Assembler    Page 59 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: USARTn_RXDOUBLEXP unused
USARTn_STATUS 00000010

Symbol: USARTn_STATUS
   Definitions
      At line 245 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_STATUS unused
USARTn_TIMECMP0 00000068

Symbol: USARTn_TIMECMP0
   Definitions
      At line 266 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TIMECMP0 unused
USARTn_TIMECMP1 0000006C

Symbol: USARTn_TIMECMP1
   Definitions
      At line 267 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TIMECMP1 unused
USARTn_TIMECMP2 00000070

Symbol: USARTn_TIMECMP2
   Definitions
      At line 268 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TIMECMP2 unused
USARTn_TIMING 00000060

Symbol: USARTn_TIMING
   Definitions
      At line 264 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TIMING unused
USARTn_TRIGCTRL 00000008

Symbol: USARTn_TRIGCTRL
   Definitions
      At line 243 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TRIGCTRL unused
USARTn_TXDATA 00000034

Symbol: USARTn_TXDATA
   Definitions
      At line 254 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TXDATA unused



ARM Macro Assembler    Page 60 Alphabetic symbol ordering
Absolute symbols

USARTn_TXDATAX 00000030

Symbol: USARTn_TXDATAX
   Definitions
      At line 253 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TXDATAX unused
USARTn_TXDOUBLE 0000003C

Symbol: USARTn_TXDOUBLE
   Definitions
      At line 256 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TXDOUBLE unused
USARTn_TXDOUBLEX 00000038

Symbol: USARTn_TXDOUBLEX
   Definitions
      At line 255 in file EFR32MG12.inc
   Uses
      None
Comment: USARTn_TXDOUBLEX unused
VDAC0 40008000

Symbol: VDAC0
   Definitions
      At line 34 in file EFR32MG12.inc
   Uses
      None
Comment: VDAC0 unused
WDOG0 40052000

Symbol: WDOG0
   Definitions
      At line 11 in file EFR32MG12.inc
   Uses
      None
Comment: WDOG0 unused
WDOG1 40052400

Symbol: WDOG1
   Definitions
      At line 10 in file EFR32MG12.inc
   Uses
      None
Comment: WDOG1 unused
WTIMER0 4001A000

Symbol: WTIMER0
   Definitions
      At line 24 in file EFR32MG12.inc
   Uses
      None
Comment: WTIMER0 unused
WTIMER1 4001A400

Symbol: WTIMER1



ARM Macro Assembler    Page 61 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 23 in file EFR32MG12.inc
   Uses
      None
Comment: WTIMER1 unused
440 symbols
779 symbols in table
