$date
	Sat Oct 22 21:42:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1058181
b1010 !
1"
#1058182
b1010 &
b1010 %
1$
#1058183
0"
#1058186
b101 &
b101 %
#1058190
b10000 &
b10000 %
#1058194
b1000 &
b1000 %
#1058198
b100 &
b100 %
#1058202
b10 &
b10 %
#1058206
b1 &
1#
b1 %
#1058210
b0 &
b0 %
0#
0$
#2031605
b1101 !
1"
#2031606
b1101 &
b1101 %
1$
#2031607
0"
#2031610
b101000 &
b101000 %
#2031614
b10100 &
b10100 %
#2031618
b1010 &
b1010 %
#2031622
b101 &
b101 %
#2031626
b10000 &
b10000 %
#2031630
b1000 &
b1000 %
#2031634
b100 &
b100 %
#2031638
b10 &
b10 %
#2031642
b1 &
b1 %
1#
#2031646
b0 &
0#
b0 %
0$
#3027952
b11101 !
1"
#3027954
b11101 &
b11101 %
1$
#3027955
0"
#3027958
b1011000 &
b1011000 %
#3027962
b101100 &
b101100 %
#3027966
b10110 &
b10110 %
#3027970
b1011 &
b1011 %
#3027974
b100010 &
b100010 %
#3027978
b10001 &
b10001 %
#3027982
b110100 &
b110100 %
#3027986
b11010 &
b11010 %
#3027990
b1101 &
b1101 %
#3027994
b101000 &
b101000 %
#3027998
b10100 &
b10100 %
#3028002
b1010 &
b1010 %
#3028006
b101 &
b101 %
#3028010
b10000 &
b10000 %
#3028014
b1000 &
b1000 %
#3028018
b100 &
b100 %
#3028022
b10 &
b10 %
#3028026
b1 &
b1 %
1#
#3028030
b0 &
0#
b0 %
0$
#4500012
