#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 10 16:10:22 2015
# Process ID: 13592
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 739.793 ; gain = 172.824
open_bd_design {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 764.637 ; gain = 24.844
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:cordic:6.0 cordic_0
endgroup
delete_bd_objs [get_bd_cells cordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 870.965 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0'.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/edit_mycordic_v1_0.srcs/sources_1/new/Cordic_top.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/edit_mycordic_v1_0.srcs/sources_1/new/Cordic_top.vhd' does not exist. The file is ignored.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 870.965 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd
update_compile_order -fileset sim_1
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd
remove_files {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd}
file mkdir C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new
close [ open c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd w ]
add_files c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LPM_COMPONENTS' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 14 of file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd
	Duplicate found at line 14 of file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd
[Tue Nov 10 16:34:42 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LPM_COMPONENTS' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 14 of file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd
	Duplicate found at line 14 of file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd
[Tue Nov 10 16:39:18 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/CORDIC_FP_top.vhd
update_compile_order -fileset sources_1
remove_files {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_rege.vhd}
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/fulladd.vhd
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
remove_files c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd'.
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd'.
ipx::add_file hdl/lpm_pack.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files hdl/lpm_pack.vhd -of_objects [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files hdl/lpm_pack.vhd -of_objects [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
add_files -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd
update_compile_order -fileset sources_1
remove_files {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd}
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd:1]
CRITICAL WARNING: [filemgmt 20-727] File analysis is incomplete due to previous errors / warnings. Incomplete data will be used for elaboration. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:1]
[Tue Nov 10 16:52:05 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd'.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 10 16:53:47 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 10 16:53:47 2015...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 945.988 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0'
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
delete_bd_objs [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 950.184 ; gain = 0.793
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
INFO: [PS7-1] Applying Custom Preset C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_def/ZYBO_zynq_def.xml...
startgroup
set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_def/ZYBO_zynq_def.xml}] [get_bd_cells processing_system7_0]
INFO: [PS7-1] Applying Custom Preset C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_def/ZYBO_zynq_def.xml...
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 973.094 ; gain = 7.898
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 973.094 ; gain = 7.898
</mycordic_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 973.094 ; gain = 7.898
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 973.094 ; gain = 0.000
make_wrapper -files [get_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_mycordic_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycordic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_mycordic_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycordic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Nov 10 17:00:36 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Nov 10 17:00:36 2015] Launched impl_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1057.355 ; gain = 25.766
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1068.758 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1068.758 ; gain = 0.000
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:1]
[Tue Nov 10 17:17:11 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.runs/synth_1/runme.log
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0'
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
</mycordic_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
report_ip_status -name ip_status 
add_files -fileset constrs_1 -norecurse {{C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_Master_xdc/ZYBO_Master.xdc}}
save_bd_design
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_mycordic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycordic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_mycordic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycordic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Nov 10 17:20:51 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Nov 10 17:20:51 2015] Launched impl_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1110.242 ; gain = 17.285
remove_files -fileset constrs_1 {{C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_Master_xdc/ZYBO_Master.xdc}}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 17:50:48 2015...
