
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v' to AST representation.
Generating RTLIL representation for module `\port_bus_2to1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: port_bus_2to1_1     
Automatically selected port_bus_2to1_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \port_bus_2to1_1

2.3. Analyzing design hierarchy..
Top module:  \port_bus_2to1_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3 in module port_bus_2to1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2 in module port_bus_2to1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1 in module port_bus_2to1_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 37 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
     1/32: $0\vidin_new_data_scld_4_2to3_left[0:0]
     2/32: $0\vidin_new_data_scld_2_2to3_left[0:0]
     3/32: $0\vidin_data_reg_scld_4_2to3_right_in[15:0]
     4/32: $0\vidin_data_reg_scld_4_2to3_right_rn[15:0]
     5/32: $0\vidin_data_reg_scld_4_2to3_right_ip[15:0]
     6/32: $0\vidin_data_reg_scld_4_2to3_right_rp[15:0]
     7/32: $0\vidin_data_reg_scld_2_2to3_right_in[15:0]
     8/32: $0\vidin_data_reg_scld_2_2to3_right_rn[15:0]
     9/32: $0\vidin_data_reg_scld_2_2to3_right_ip[15:0]
    10/32: $0\vidin_data_reg_scld_2_2to3_right_rp[15:0]
    11/32: $0\vidin_data_reg_scld_1_2to3_right_in[15:0]
    12/32: $0\vidin_data_reg_scld_1_2to3_right_rn[15:0]
    13/32: $0\vidin_data_reg_scld_1_2to3_right_ip[15:0]
    14/32: $0\vidin_data_reg_scld_1_2to3_right_rp[15:0]
    15/32: $0\vidin_data_reg_scld_4_2to3_left_in[15:0]
    16/32: $0\vidin_data_reg_scld_4_2to3_left_rn[15:0]
    17/32: $0\vidin_data_reg_scld_4_2to3_left_ip[15:0]
    18/32: $0\vidin_data_reg_scld_4_2to3_left_rp[15:0]
    19/32: $0\vidin_data_reg_scld_2_2to3_left_in[15:0]
    20/32: $0\vidin_data_reg_scld_2_2to3_left_rn[15:0]
    21/32: $0\vidin_data_reg_scld_2_2to3_left_ip[15:0]
    22/32: $0\vidin_data_reg_scld_2_2to3_left_rp[15:0]
    23/32: $0\vidin_data_reg_scld_1_2to3_left_in[15:0]
    24/32: $0\vidin_data_reg_scld_1_2to3_left_rn[15:0]
    25/32: $0\vidin_data_reg_scld_1_2to3_left_ip[15:0]
    26/32: $0\vidin_data_reg_scld_1_2to3_left_rp[15:0]
    27/32: $0\vidin_new_data_scld_4_2to3_right[0:0]
    28/32: $0\vidin_new_data_scld_2_2to3_right[0:0]
    29/32: $0\vidin_new_data_scld_1_2to3_right[0:0]
    30/32: $0\vidin_new_data_scld_1_2to3_left[0:0]
    31/32: $0\svid_comp_switch[0:0]
    32/32: $0\vidin_addr_reg[18:0]
Creating decoders for process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
     1/5: $0\bus_word_6_tmp[15:0]
     2/5: $0\bus_word_5_tmp[15:0]
     3/5: $0\bus_word_4_tmp[15:0]
     4/5: $0\bus_word_3_tmp[15:0]
     5/5: $0\counter_out_tmp[2:0]
Creating decoders for process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
     1/27: $0\vidin_addr_reg_tmp[18:0] [18:16]
     2/27: $0\vidin_addr_reg_tmp[18:0] [15:0]
     3/27: $0\vidin_data_reg_scld_4_2to3_right_rn_tmp[15:0]
     4/27: $0\vidin_data_reg_scld_4_2to3_right_ip_tmp[15:0]
     5/27: $0\vidin_data_reg_scld_4_2to3_right_rp_tmp[15:0]
     6/27: $0\vidin_data_reg_scld_2_2to3_right_in_tmp[15:0]
     7/27: $0\vidin_data_reg_scld_2_2to3_right_rn_tmp[15:0]
     8/27: $0\vidin_data_reg_scld_2_2to3_right_ip_tmp[15:0]
     9/27: $0\vidin_data_reg_scld_2_2to3_right_rp_tmp[15:0]
    10/27: $0\vidin_data_reg_scld_1_2to3_right_in_tmp[15:0]
    11/27: $0\vidin_data_reg_scld_1_2to3_right_rn_tmp[15:0]
    12/27: $0\vidin_data_reg_scld_1_2to3_right_ip_tmp[15:0]
    13/27: $0\vidin_data_reg_scld_1_2to3_right_rp_tmp[15:0]
    14/27: $0\vidin_data_reg_scld_4_2to3_left_in_tmp[15:0]
    15/27: $0\vidin_data_reg_scld_4_2to3_left_rn_tmp[15:0]
    16/27: $0\vidin_data_reg_scld_4_2to3_left_ip_tmp[15:0]
    17/27: $0\vidin_data_reg_scld_4_2to3_left_rp_tmp[15:0]
    18/27: $0\vidin_data_reg_scld_2_2to3_left_in_tmp[15:0]
    19/27: $0\vidin_data_reg_scld_2_2to3_left_rn_tmp[15:0]
    20/27: $0\vidin_data_reg_scld_2_2to3_left_ip_tmp[15:0]
    21/27: $0\vidin_data_reg_scld_2_2to3_left_rp_tmp[15:0]
    22/27: $0\vidin_data_reg_scld_1_2to3_left_in_tmp[15:0]
    23/27: $0\vidin_data_reg_scld_1_2to3_left_rn_tmp[15:0]
    24/27: $0\vidin_data_reg_scld_1_2to3_left_ip_tmp[15:0]
    25/27: $0\vidin_data_reg_scld_1_2to3_left_rp_tmp[15:0]
    26/27: $0\svid_comp_switch_tmp[0:0]
    27/27: $0\vidin_data_reg_scld_4_2to3_right_in_tmp[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\port_bus_2to1_1.\vidin_addr_reg' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\svid_comp_switch' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_1_2to3_left' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_2_2to3_left' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$321' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$322' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$323' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$324' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$325' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_4_2to3_left' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$326' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$327' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$328' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$329' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$330' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_1_2to3_right' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$331' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$332' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$333' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$334' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$335' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_2_2to3_right' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$336' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$337' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$338' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$339' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$340' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_4_2to3_right' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$341' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$342' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$343' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$344' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
  created $dff cell `$procdff$345' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_3_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
  created $dff cell `$procdff$346' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_4_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
  created $dff cell `$procdff$347' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_5_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
  created $dff cell `$procdff$348' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_6_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
  created $dff cell `$procdff$349' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\counter_out_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
  created $dff cell `$procdff$350' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_addr_reg_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$351' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\svid_comp_switch_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$352' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$353' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$354' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$355' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$356' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$357' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$358' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$359' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$360' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$361' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$362' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$363' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$364' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$365' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$366' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$367' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$368' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$369' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$370' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$371' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$372' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$373' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$374' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$375' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
  created $dff cell `$procdff$376' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
Removing empty process `port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:225$3'.
Found and cleaned up 1 empty switch in `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
Removing empty process `port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:205$2'.
Found and cleaned up 1 empty switch in `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
Removing empty process `port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v:132$1'.
Cleaned up 5 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1_1.
<suppressed ~4 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_2to1_1'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_2to1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_2to1_1.
    New ctrl vector for $pmux cell $procmux$306: { $auto$opt_reduce.cc:134:opt_mux$378 $procmux$307_CMP }
    New ctrl vector for $pmux cell $procmux$297: { $procmux$313_CMP $auto$opt_reduce.cc:134:opt_mux$380 }
    New ctrl vector for $pmux cell $procmux$168: { $auto$opt_reduce.cc:134:opt_mux$382 $procmux$307_CMP }
    New ctrl vector for $pmux cell $procmux$159: { $auto$opt_reduce.cc:134:opt_mux$384 $procmux$307_CMP }
    New ctrl vector for $pmux cell $procmux$150: { $auto$opt_reduce.cc:134:opt_mux$386 $procmux$307_CMP }
    New ctrl vector for $pmux cell $procmux$141: { $procmux$313_CMP $auto$opt_reduce.cc:134:opt_mux$388 }
    New ctrl vector for $pmux cell $procmux$132: { $procmux$313_CMP $auto$opt_reduce.cc:134:opt_mux$390 }
  Optimizing cells in module \port_bus_2to1_1.
Performed a total of 7 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_2to1_1'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$314 ($dff) from module port_bus_2to1_1 (D = \vidin_addr_reg_tmp, Q = \vidin_addr_reg).
Adding EN signal on $procdff$315 ($dff) from module port_bus_2to1_1 (D = \svid_comp_switch_tmp, Q = \svid_comp_switch).
Adding EN signal on $procdff$317 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_rp_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rp).
Adding EN signal on $procdff$318 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_ip_tmp, Q = \vidin_data_reg_scld_1_2to3_left_ip).
Adding EN signal on $procdff$319 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_rn_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rn).
Adding EN signal on $procdff$320 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_in_tmp, Q = \vidin_data_reg_scld_1_2to3_left_in).
Adding SRST signal on $procdff$321 ($dff) from module port_bus_2to1_1 (D = $procmux$22_Y, Q = \vidin_new_data_scld_2_2to3_left, rval = 1'0).
Adding EN signal on $procdff$322 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_rp_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rp).
Adding EN signal on $procdff$323 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_ip_tmp, Q = \vidin_data_reg_scld_2_2to3_left_ip).
Adding EN signal on $procdff$324 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_rn_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rn).
Adding EN signal on $procdff$325 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_in_tmp, Q = \vidin_data_reg_scld_2_2to3_left_in).
Adding SRST signal on $procdff$326 ($dff) from module port_bus_2to1_1 (D = $procmux$16_Y, Q = \vidin_new_data_scld_4_2to3_left, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$402 ($sdff) from module port_bus_2to1_1 (D = 1'1, Q = \vidin_new_data_scld_4_2to3_left).
Adding EN signal on $procdff$327 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_rp_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rp).
Adding EN signal on $procdff$328 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_ip_tmp, Q = \vidin_data_reg_scld_4_2to3_left_ip).
Adding EN signal on $procdff$329 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_rn_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rn).
Adding EN signal on $procdff$330 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_in_tmp, Q = \vidin_data_reg_scld_4_2to3_left_in).
Adding EN signal on $procdff$332 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_rp_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rp).
Adding EN signal on $procdff$333 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_ip_tmp, Q = \vidin_data_reg_scld_1_2to3_right_ip).
Adding EN signal on $procdff$334 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_rn_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rn).
Adding EN signal on $procdff$335 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_in_tmp, Q = \vidin_data_reg_scld_1_2to3_right_in).
Adding EN signal on $procdff$337 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_rp_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rp).
Adding EN signal on $procdff$338 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_ip_tmp, Q = \vidin_data_reg_scld_2_2to3_right_ip).
Adding EN signal on $procdff$339 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_rn_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rn).
Adding EN signal on $procdff$340 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_in_tmp, Q = \vidin_data_reg_scld_2_2to3_right_in).
Adding EN signal on $procdff$342 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_rp_tmp, Q = \vidin_data_reg_scld_4_2to3_right_rp).
Adding EN signal on $procdff$343 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_ip_tmp, Q = \vidin_data_reg_scld_4_2to3_right_ip).
Adding EN signal on $procdff$344 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_rn_tmp, Q = \vidin_data_reg_scld_4_2to3_right_rn).
Adding EN signal on $procdff$345 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_in_tmp, Q = \vidin_data_reg_scld_4_2to3_right_in).
Adding SRST signal on $procdff$346 ($dff) from module port_bus_2to1_1 (D = \bus_word_3, Q = \bus_word_3_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$347 ($dff) from module port_bus_2to1_1 (D = \bus_word_4, Q = \bus_word_4_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$348 ($dff) from module port_bus_2to1_1 (D = \bus_word_5, Q = \bus_word_5_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$349 ($dff) from module port_bus_2to1_1 (D = \bus_word_6, Q = \bus_word_6_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$350 ($dff) from module port_bus_2to1_1 (D = \counter_out, Q = \counter_out_tmp, rval = 3'000).
Adding EN signal on $procdff$351 ($dff) from module port_bus_2to1_1 (D = { $procmux$132_Y $procmux$141_Y }, Q = \vidin_addr_reg_tmp).
Adding EN signal on $procdff$352 ($dff) from module port_bus_2to1_1 (D = $procmux$297_Y, Q = \svid_comp_switch_tmp).
Adding EN signal on $procdff$353 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rp_tmp).
Adding EN signal on $procdff$354 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_1_2to3_left_ip_tmp).
Adding EN signal on $procdff$355 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rn_tmp).
Adding EN signal on $procdff$356 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_1_2to3_left_in_tmp).
Adding EN signal on $procdff$357 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rp_tmp).
Adding EN signal on $procdff$358 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_2_2to3_left_ip_tmp).
Adding EN signal on $procdff$359 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rn_tmp).
Adding EN signal on $procdff$360 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_2_2to3_left_in_tmp).
Adding EN signal on $procdff$361 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rp_tmp).
Adding EN signal on $procdff$362 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_4_2to3_left_ip_tmp).
Adding EN signal on $procdff$363 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rn_tmp).
Adding EN signal on $procdff$364 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_4_2to3_left_in_tmp).
Adding EN signal on $procdff$365 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rp_tmp).
Adding EN signal on $procdff$366 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_1_2to3_right_ip_tmp).
Adding EN signal on $procdff$367 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rn_tmp).
Adding EN signal on $procdff$368 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_1_2to3_right_in_tmp).
Adding EN signal on $procdff$369 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rp_tmp).
Adding EN signal on $procdff$370 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_2_2to3_right_ip_tmp).
Adding EN signal on $procdff$371 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rn_tmp).
Adding EN signal on $procdff$372 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_2_2to3_right_in_tmp).
Adding EN signal on $procdff$373 ($dff) from module port_bus_2to1_1 (D = $procmux$168_Y, Q = \vidin_data_reg_scld_4_2to3_right_rp_tmp).
Adding EN signal on $procdff$374 ($dff) from module port_bus_2to1_1 (D = $procmux$159_Y, Q = \vidin_data_reg_scld_4_2to3_right_ip_tmp).
Adding EN signal on $procdff$375 ($dff) from module port_bus_2to1_1 (D = $procmux$150_Y, Q = \vidin_data_reg_scld_4_2to3_right_rn_tmp).
Adding EN signal on $procdff$376 ($dff) from module port_bus_2to1_1 (D = $procmux$306_Y, Q = \vidin_data_reg_scld_4_2to3_right_in_tmp).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_2to1_1..
Removed 55 unused cells and 230 unused wires.
<suppressed ~56 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1_1.
<suppressed ~12 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_2to1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_2to1_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_2to1_1'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_2to1_1..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1_1.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_2to1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_2to1_1.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_2to1_1'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_2to1_1..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1_1.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== port_bus_2to1_1 ===

   Number of wires:                 94
   Number of wire bits:           1052
   Number of public wires:          70
   Number of public wire bits:     950
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $dff                            1
     $dffe                         808
     $eq                            21
     $logic_and                      2
     $mux                            2
     $not                            4
     $pmux                          84
     $reduce_and                     2
     $reduce_or                     12
     $sdff                          68
     $sdffe                          1

End of script. Logfile hash: f2c3866907, CPU: user 0.15s system 0.00s, MEM: 13.79 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 5x opt_expr (0 sec), 13% 3x opt_dff (0 sec), ...
