
*** Running vivado
    with args -log finn_design_FMPadding_rtl_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_FMPadding_rtl_2_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source finn_design_FMPadding_rtl_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.699 ; gain = 116.367
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_FMPadding_rtl_2_0_synth_1/media/clr/XIlinx/finn/finn-rtllib/memstream'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_wlfxl4wj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_0_5ojjcg8a/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_6i63ps7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_0_c1yl8wwu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_ns3a5jn3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_8tlt_04t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcuclu_f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_pgm__mle'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_lbnaqceg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_mrxzdn8q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_1_2v0axa4u/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_0tg6i1t4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_1_eo_ft2zd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_0_5dpxcc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9n0z3xny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8__tki43oj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_oywzn2g7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_abi4l1b9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_0_quz2zfen/project_StreamingDataWidthConverter_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_h0juerdy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_1_r23awlkq/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_3tv6qxnb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u3hxulek'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_lm1clnxa'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_2_z93d_1rj/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_583cxnvb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_2_oczdtiib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_k4fncn1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_de665nz_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_15_1i7_04ny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_qjg7t3xq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_16_hou74g4l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/project_StreamingDataWidthConverter_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_17_cmro96l_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_2_ufu323e_/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_18_b5raj_ho'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c3ztzkwv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_19_enco_dbj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_3_igc1mjk8/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_20_nu4uu0sy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_3_fpihnftc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_21_086iw6t9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_5t1fuam0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_22_t4n_jkuj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_yajhnku3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_23_y9rnvntt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_05ww9hda'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_24_ylzveoao'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_25_5vaibwsp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_ab4eighi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_26_xzg9s7nq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_27_ej9wchtr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_4_lasvhgnt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_28_hm6xtqk0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_8__bwffe1d'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_29_oqgwb2ay'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_cq84zytp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_30_c_bk1cl9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_166qp8mj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_31_tt3lfz47'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_32_59unwooc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_0s7sq3bt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_33_iufu7as2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_5_c0eo27gp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_34_70ldgat7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_l6pn1lgr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_35_5c_fr02n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pr473df_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_36_x2yax__b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_31ouz5n4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_37_iz2r64sq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_38_68gyno9a'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_2_8vctij35/project_StreamingDataWidthConverter_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_39_711xoee7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_6_y0qmdba0/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_40_qmte1qgl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_mxe_m8it'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_41_ydah_m51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_6_59g9igco'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_42_slirpjfi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_4npximp0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_43_4lup8wdo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_t2nz2da6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_44_3nh99_gf'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_evu11cig'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_45_8stog746'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_46_fggz943t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jrps1wlr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_47_imagao10'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_48_eoppwpa1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_6dd98hur'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_49_33e6bl_t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_5qrmxzdy'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_FMPadding_rtl_2_0
Command: synth_design -top finn_design_FMPadding_rtl_2_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10864
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9661] initial value of parameter 'ADDR_BITS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/axi2we.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'XCOUNTER_BITS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'YCOUNTER_BITS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:37]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_CHANNELS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:38]
WARNING: [Synth 8-9661] initial value of parameter 'SIMD' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:39]
WARNING: [Synth 8-9661] initial value of parameter 'ELEM_BITS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:40]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XON' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:41]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XOFF' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:42]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XEND' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:43]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YON' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YOFF' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:45]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YEND' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:46]
WARNING: [Synth 8-9661] initial value of parameter 'XCOUNTER_BITS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'YCOUNTER_BITS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:37]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_CHANNELS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:38]
WARNING: [Synth 8-9661] initial value of parameter 'SIMD' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:39]
WARNING: [Synth 8-9661] initial value of parameter 'ELEM_BITS' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:40]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XON' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:41]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XOFF' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:42]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_XEND' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:43]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YON' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YOFF' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:45]
WARNING: [Synth 8-9661] initial value of parameter 'INIT_YEND' is omitted [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1861.199 ; gain = 412.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_2_0' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/synth/finn_design_FMPadding_rtl_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FMPadding_rtl_2' [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_2_oczdtiib/FMPadding_rtl_2.v:32]
INFO: [Synth 8-6157] synthesizing module 'fmpadding_axi' [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:35]
INFO: [Synth 8-6157] synthesizing module 'axi2we' [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/axi2we.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'axi2we' (0#1) [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/axi2we.sv:35]
INFO: [Synth 8-6157] synthesizing module 'fmpadding' [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'fmpadding' (0#1) [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'fmpadding_axi' (0#1) [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/fmpadding_axi.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'FMPadding_rtl_2' (0#1) [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_2_oczdtiib/FMPadding_rtl_2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_2_0' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/synth/finn_design_FMPadding_rtl_2_0.v:53]
WARNING: [Synth 8-7129] Port wd[31] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module fmpadding is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[3] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[2] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[1] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[0] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[4] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[3] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[2] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[1] in module axi2we is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[0] in module axi2we is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1958.176 ; gain = 509.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1958.176 ; gain = 509.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1958.176 ; gain = 509.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1958.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2044.891 ; gain = 0.008
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/impl/axilight_adapter/Data_reg' and it is trimmed from '32' to '6' bits. [D:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366/axi2we.sv:84]
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[31] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[30] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[29] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[28] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[27] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[26] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[25] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[24] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[23] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[22] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[21] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[20] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[19] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[18] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[17] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[16] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[15] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[14] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[13] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[12] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[11] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[10] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[9] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[8] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[7] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[6] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[5] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[4] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[3] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[2] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[1] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RDATA[0] driven by constant 1
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design finn_design_FMPadding_rtl_2_0 has port s_axilite_RRESP[0] driven by constant 0
WARNING: [Synth 8-7129] Port s_axilite_WDATA[31] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[30] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[29] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[28] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[27] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[26] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[25] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[24] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[23] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[22] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[21] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[20] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[19] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[18] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[17] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[16] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[15] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[14] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[13] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[12] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[11] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[10] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[9] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[8] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[7] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[6] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[3] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[2] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[1] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WSTRB[0] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[4] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[3] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[2] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[1] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARADDR[0] in module finn_design_FMPadding_rtl_2_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     7|
|3     |LUT3 |    54|
|4     |LUT4 |    19|
|5     |LUT5 |     6|
|6     |LUT6 |    20|
|7     |FDRE |   161|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 2044.891 ; gain = 509.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2044.891 ; gain = 596.211
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2044.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4bd913c4
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2044.891 ; gain = 999.523
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_FMPadding_rtl_2_0_synth_1/finn_design_FMPadding_rtl_2_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_FMPadding_rtl_2_0, cache-ID = 0cbabc7821564ee1
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_FMPadding_rtl_2_0_synth_1/finn_design_FMPadding_rtl_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_FMPadding_rtl_2_0_utilization_synth.rpt -pb finn_design_FMPadding_rtl_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 23:12:41 2024...
