// Seed: 3563823787
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_2.id_4 = 0;
  output wire id_1;
  assign module_1.id_1 = 0;
endmodule
program module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    output wand id_4,
    output tri0 id_5
);
  wire \id_7 ;
  module_0 modCall_1 (
      \id_7 ,
      \id_7
  );
endprogram
module module_2 #(
    parameter id_1 = 32'd32,
    parameter id_4 = 32'd14
) (
    input supply1 id_0,
    output tri1 _id_1,
    output tri id_2,
    input supply0 id_3,
    output uwire _id_4
    , id_8,
    output wor id_5,
    output wire id_6
);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_8
  );
  struct packed {logic [id_1 : id_4] id_10;} id_11;
  `define pp_12 0
  parameter id_13 = 1;
endmodule
