Baikal_T1

Pin, Unit, Type, Name, Side, Style
AC3, SYSTEM, input, BOOTCFG_0, left, 
AC4, SYSTEM, input, BOOTCFG_1, left, 
R2, SYSTEM, input, CLK25M_IN, left, 
R1, SYSTEM, output, CLK25M_OUT, left, 
K19, DDR, output, DDR_A[0], left, 
K24, DDR, output, DDR_A[1], left, 
H22, DDR, output, DDR_A[10], left, 
M20, DDR, output, DDR_A[11], left, 
K18, DDR, output, DDR_A[12], left, 
M19, DDR, output, DDR_A[13], left, 
L20, DDR, output, DDR_A[14], left, 
J21, DDR, output, DDR_A[15], left, 
K22, DDR, output, DDR_A[2], left, 
M22, DDR, output, DDR_A[3], left, 
M18, DDR, output, DDR_A[4], left, 
P21, DDR, output, DDR_A[5], left, 
N19, DDR, output, DDR_A[6], left, 
P19, DDR, output, DDR_A[7], left, 
P20, DDR, output, DDR_A[8], left, 
M21, DDR, output, DDR_A[9], left, 
V19, DDR, analog, DDR_ATO, right, 
N22, DDR, output, DDR_BA[0], right, 
J19, DDR, output, DDR_BA[1], right, 
G20, DDR, output, DDR_BA[2], right, 
J22, DDR, output, DDR_CAS#, right, inverted
M23, DDR, output, DDR_CK[0], right, 
L21, DDR, output, DDR_CK[1], right, 
M24, DDR, output, DDR_CK_N[0], right, inverted
L22, DDR, output, DDR_CK_N[1], right, inverted
K23, DDR, output, DDR_CKE[0], right, 
H20, DDR, output, DDR_CKE[1], right, 
H23, DDR, output, DDR_CS_N[0], right, inverted
J20, DDR, output, DDR_CS_N[1], right, inverted
AC22, DDR, output, DDR_DM[0], right, 
W21, DDR, output, DDR_DM[1], right, 
T22, DDR, output, DDR_DM[2], right, 
F22, DDR, output, DDR_DM[3], right, 
B22, DDR, output, DDR_DM[4], right, 
AA19, DDR, tristate, DDR_DQ[0], left, 
AA22, DDR, tristate, DDR_DQ[1], left, 
V24, DDR, tristate, DDR_DQ[10], left, 
Y22, DDR, tristate, DDR_DQ[11], left, 
Y21, DDR, tristate, DDR_DQ[12], left, 
AA24, DDR, tristate, DDR_DQ[13], left, 
AA23, DDR, tristate, DDR_DQ[14], left, 
V21, DDR, tristate, DDR_DQ[15], left, 
V20, DDR, tristate, DDR_DQ[16], left, 
P23, DDR, tristate, DDR_DQ[17], left, 
P24, DDR, tristate, DDR_DQ[18], left, 
R21, DDR, tristate, DDR_DQ[19], left, 
AB23, DDR, tristate, DDR_DQ[2], left, 
T21, DDR, tristate, DDR_DQ[20], left, 
U24, DDR, tristate, DDR_DQ[21], left, 
U21, DDR, tristate, DDR_DQ[22], left, 
T20, DDR, tristate, DDR_DQ[23], left, 
G21, DDR, tristate, DDR_DQ[24], left, 
E21, DDR, tristate, DDR_DQ[25], left, 
E22, DDR, tristate, DDR_DQ[26], left, 
E20, DDR, tristate, DDR_DQ[27], left, 
F21, DDR, tristate, DDR_DQ[28], left, 
E24, DDR, tristate, DDR_DQ[29], left, 
AB24, DDR, tristate, DDR_DQ[3], left, 
E23, DDR, tristate, DDR_DQ[30], left, 
F20, DDR, tristate, DDR_DQ[31], left, 
A21, DDR, tristate, DDR_DQ[32], left, 
B24, DDR, tristate, DDR_DQ[33], left, 
B21, DDR, tristate, DDR_DQ[34], left, 
B23, DDR, tristate, DDR_DQ[35], left, 
D21, DDR, tristate, DDR_DQ[36], left, 
D24, DDR, tristate, DDR_DQ[37], left, 
D23, DDR, tristate, DDR_DQ[38], left, 
D22, DDR, tristate, DDR_DQ[39], left, 
AD22, DDR, tristate, DDR_DQ[4], left, 
AA20, DDR, tristate, DDR_DQ[5], left, 
AD21, DDR, tristate, DDR_DQ[6], left, 
AA21, DDR, tristate, DDR_DQ[7], left, 
V22, DDR, tristate, DDR_DQ[8], left, 
V23, DDR, tristate, DDR_DQ[9], left, 
AC23, DDR, tristate, DDR_DQS[0], right, 
Y23, DDR, tristate, DDR_DQS[1], right, 
T23, DDR, tristate, DDR_DQS[2], right, 
F23, DDR, tristate, DDR_DQS[3], right, 
C23, DDR, tristate, DDR_DQS[4], right, 
AC24, DDR, tristate, DDR_DQS_N[0], right, inverted
Y24, DDR, tristate, DDR_DQS_N[1], right, inverted
T24, DDR, tristate, DDR_DQS_N[2], right, inverted
F24, DDR, tristate, DDR_DQS_N[3], right, inverted
C24, DDR, tristate, DDR_DQS_N[4], right, inverted
P18, DDR, output, DDR_DTO[0], right, 
P17, DDR, output, DDR_DTO[1], right, 
H24, DDR, output, DDR_ODT[0], right, 
P22, DDR, output, DDR_ODT[1], right, 
T19, DDR, output, DDR_RAM_RST_N, right, inverted
H21, DDR, output, DDR_RAS#, right, inverted
H17, DDR, analog, DDR_VREF[0], right, 
M17, DDR, analog, DDR_VREF[1], right, 
E18, DDR, analog, DDR_VREF[2], right, 
R18, DDR, analog, DDR_VREF[3], right, 
U18, DDR, analog, DDR_VREF[4], right, 
W19, DDR, analog, DDR_VREF[5], right, 
J18, DDR, analog, DDR_VREFI_ZQ, right, 
G19, DDR, output, DDR_WE#, right, inverted
J17, DDR, analog, DDR_ZQ, right, 
A14, JTAG, input, EJ_DINT_IN, left, 
A13, JTAG, input, EJ_TCK, left, 
C14, JTAG, input, EJ_TDI, left, 
C13, JTAG, output, EJ_TDO, left, 
B14, JTAG, input, EJ_TMS, left, 
B13, JTAG, input, EJ_TRST_N, left, inverted
P7, RGMII, input, G0_CLK_RX_I, left, 
P6, RGMII, output, G0_CLK_TX_I, left, 
N6, RGMII, input, G0_GP_IN, left, 
N7, RGMII, output, G0_GP_OUT, left, 
R5, RGMII, output, G0_MDC, left, 
R6, RGMII, tristate, G0_MDIO, left, 
R4, RGMII, input, G0_RCTL_I, left, 
P2, RGMII, input, G0_RXD_I[0], left, 
P5, RGMII, input, G0_RXD_I[1], left, 
P1, RGMII, input, G0_RXD_I[2], left, 
R3, RGMII, input, G0_RXD_I[3], left, 
N1, RGMII, output, G0_TCTL_O, left, 
N2, RGMII, output, G0_TXD_O[0], left, 
N3, RGMII, output, G0_TXD_O[1], left, 
N4, RGMII, output, G0_TXD_O[2], left, 
N5, RGMII, output, G0_TXD_O[3], left, 
W1, RGMII, input, G1_CLK_RX_I, right, 
W2, RGMII, output, G1_CLK_TX_I, right, 
Y1, RGMII, input, G1_GP_IN, right, 
Y2, RGMII, output, G1_GP_OUT, right, 
Y4, RGMII, output, G1_MDC, right, 
Y3, RGMII, tristate, G1_MDIO, right, 
Y5, RGMII, input, G1_RCTL_I, right, 
U4, RGMII, input, G1_RXD_I[0], right, 
V6, RGMII, input, G1_RXD_I[1], right, 
V4, RGMII, input, G1_RXD_I[2], right, 
V5, RGMII, input, G1_RXD_I[3], right, 
V2, RGMII, output, G1_TCTL_O, right, 
T5, RGMII, output, G1_TXD_O[0], right, 
T6, RGMII, output, G1_TXD_O[1], right, 
U5, RGMII, output, G1_TXD_O[2], right, 
V1, RGMII, output, G1_TXD_O[3], right, 
F9, GPIO, tristate, GPIO[0], left, 
F8, GPIO, tristate, GPIO[1], left, 
D1, GPIO, tristate, GPIO[10], left, 
C5, GPIO, tristate, GPIO[11], left, 
C3, GPIO, tristate, GPIO[12], left, 
C2, GPIO, tristate, GPIO[13], left, 
B5, GPIO, tristate, GPIO[14], left, 
B3, GPIO, tristate, GPIO[15], left, 
E3, GPIO, tristate, GPIO[16], right, 
B2, GPIO, tristate, GPIO[17], right, 
C1, GPIO, tristate, GPIO[18], right, 
A2, GPIO, tristate, GPIO[19], right, 
F7, GPIO, tristate, GPIO[2], left, 
A4, GPIO, tristate, GPIO[20], right, 
B4, GPIO, tristate, GPIO[21], right, 
A3, GPIO, tristate, GPIO[22], right, 
B6, GPIO, tristate, GPIO[23], right, 
A6, GPIO, tristate, GPIO[24], right, 
F10, GPIO, tristate, GPIO[25], right, 
E8, GPIO, tristate, GPIO[26], right, 
E7, GPIO, tristate, GPIO[27], right, 
B7, GPIO, tristate, GPIO[28], right, 
A7, GPIO, tristate, GPIO[29], right, 
E6, GPIO, tristate, GPIO[3], left, 
E9, GPIO, tristate, GPIO[30], right, 
D8, GPIO, tristate, GPIO[31], right, 
E5, GPIO, tristate, GPIO[4], left, 
E4, GPIO, tristate, GPIO[5], left, 
D5, GPIO, tristate, GPIO[6], left, 
D3, GPIO, tristate, GPIO[7], left, 
A5, GPIO, tristate, GPIO[8], left, 
D2, GPIO, tristate, GPIO[9], left, 
W7, GPIO, tristate, GPIO3[0], left, 
W6, GPIO, tristate, GPIO3[1], left, 
W5, GPIO, tristate, GPIO3[2], left, 
G17, PVT, analog, GPVT, left, 
AD5, I2C, tristate, I2C0_SCL, left, 
AD4, I2C, tristate, I2C0_SDA, left, 
K7, I2C, tristate, I2C1_SCL, left, 
K6, I2C, tristate, I2C1_SDA, left, 
J1, I2C, tristate, I2C2_SCL, left, 
K1, I2C, tristate, I2C2_SDA, left, 
R7, TEST, input, MBIST_CLK, left, 
AA11, NC, NC, NC, left, 
AB11, NC, NC, NC, left, 
AC11, NC, NC, NC, left, 
AC21, NC, NC, NC, left, 
AD1, NC, NC, NC, left, 
AD11, NC, NC, NC, left, 
D18, NC, NC, NC, left, 
D19, NC, NC, NC, left, 
F16, NC, NC, NC, left, 
G18, NC, NC, NC, left, 
K17, NC, NC, NC, left, 
L17, NC, NC, NC, left, 
R17, NC, NC, NC, left, 
T18, NC, NC, NC, left, 
AC5, PCIE, output, PCIE_AMON, left, 
AD20, PCIE, input, PCIE_ATT_BUT, left, 
V17, PCIE, output, PCIE_ATT_IND[0], left, 
T17, PCIE, output, PCIE_ATT_IND[1], left, 
AA18, PCIE, input, PCIE_CMD_INT, left, 
W13, PCIE, output, PCIE_DMON, left, 
W15, PCIE, output, PCIE_DMONB, left, 
V18, PCIE, output, PCIE_INTRL_CTRL, left, 
W18, PCIE, input, PCIE_INTRL_ENG, left, 
W16, PCIE, input, PCIE_MRL_SENS, left, 
AD19, PCIE, input, PCIE_PRES_ST, left, 
AA17, PCIE, output, PCIE_PWR_CTRL, left, 
AB18, PCIE, input, PCIE_PWR_FAULT, left, 
Y18, PCIE, output, PCIE_PWR_IND[0], left, 
U17, PCIE, output, PCIE_PWR_IND[1], left, 
W12, PCIE, tristate, PCIE_RBIAS, left, 
AD14, PCIE, input, PCIE_REF_CLKN, left, 
AC14, PCIE, input, PCIE_REF_CLKP, left, 
AD12, PCIE, input, PCIE_RXM[0], left, 
AD13, PCIE, input, PCIE_RXM[1], left, 
AD15, PCIE, input, PCIE_RXM[2], left, 
AD16, PCIE, input, PCIE_RXM[3], left, 
AC12, PCIE, input, PCIE_RXP[0], left, 
AC13, PCIE, input, PCIE_RXP[1], left, 
AC15, PCIE, input, PCIE_RXP[2], left, 
AC16, PCIE, input, PCIE_RXP[3], left, 
AA12, PCIE, output, PCIE_TXM[0], left, 
AA13, PCIE, output, PCIE_TXM[1], left, 
AA15, PCIE, output, PCIE_TXM[2], left, 
AA16, PCIE, output, PCIE_TXM[3], left, 
Y12, PCIE, output, PCIE_TXP[0], left, 
Y13, PCIE, output, PCIE_TXP[1], left, 
Y15, PCIE, output, PCIE_TXP[2], left, 
Y16, PCIE, output, PCIE_TXP[3], left, 
U6, NC, NC, RES_3, left, 
T1, SYSTEM, input, RESET, left, 
C15, SATA, input, SATA_P0CPDET, left, 
E15, SATA, output, SATA_P0CPPOD, left, 
F15, SATA, input, SATA_P0MPSWITCH, left, 
E14, SATA, input, SATA_P1CPDET, left, 
D15, SATA, output, SATA_P1CPPOD, left, 
D14, SATA, input, SATA_P1MPSWITCH, left, 
A20, SATA, input, SATA_REFCLKM, left, 
B20, SATA, input, SATA_REFCLKP, left, 
C19, SATA, analog, SATA_RESREF, left, 
B19, SATA, input, SATA_RXM[0], left, 
B17, SATA, input, SATA_RXM[1], left, 
A19, SATA, input, SATA_RXP[0], left, 
A17, SATA, input, SATA_RXP[1], left, 
B18, SATA, output, SATA_TXM[0], left, 
B16, SATA, output, SATA_TXM[1], left, 
A18, SATA, output, SATA_TXP[0], left, 
A16, SATA, output, SATA_TXP[1], left, 
J7, SPI, input, SPI0_RXD, left, 
H6, SPI, output, SPI0_SCLK_OUT, left, 
H7, SPI, output, SPI0_SS_N, left, inverted
J6, SPI, output, SPI0_TXD, left, 
F6, SPI, input, SPI1_RXD, left, 
F2, SPI, output, SPI1_SCLK_OUT, left, 
F1, SPI, output, SPI1_SS_N[0], left, inverted
G5, SPI, output, SPI1_SS_N[1], left, inverted
G6, SPI, output, SPI1_SS_N[2], left, inverted
G7, SPI, output, SPI1_SS_N[3], left, inverted
F5, SPI, output, SPI1_TXD, left, 
H5, SPI, input, SPI2_RXD, left, 
H1, SPI, output, SPI2_SCLK_OUT, left, 
G4, SPI, output, SPI2_SS_N[0], left, inverted
G1, SPI, output, SPI2_SS_N[1], left, inverted
G2, SPI, output, SPI2_SS_N[2], left, inverted
G3, SPI, output, SPI2_SS_N[3], left, inverted
H2, SPI, output, SPI2_TXD, left, 
AA1, TEST, input, TCK, left, 
AB2, TEST, input, TDI, left, 
AB1, TEST, output, TDO, left, 
F14, TEST, input, TEST, left, 
AA2, TEST, input, TMS, left, 
F13, TEST, output, TR_CLK, left, 
A9, TEST, output, TR_DATA[0], left, 
B9, TEST, output, TR_DATA[1], left, 
C9, TEST, output, TR_DATA[10], left, 
A10, TEST, output, TR_DATA[11], left, 
C11, TEST, output, TR_DATA[12], left, 
B12, TEST, output, TR_DATA[13], left, 
E12, TEST, output, TR_DATA[14], left, 
A12, TEST, output, TR_DATA[15], left, 
C8, TEST, output, TR_DATA[2], left, 
E10, TEST, output, TR_DATA[3], left, 
E11, TEST, output, TR_DATA[4], left, 
D9, TEST, output, TR_DATA[5], left, 
B10, TEST, output, TR_DATA[6], left, 
F11, TEST, output, TR_DATA[7], left, 
F12, TEST, output, TR_DATA[8], left, 
D11, TEST, output, TR_DATA[9], left, 
B11, TEST, output, TR_DM, left, 
E13, TEST, input, TR_PROBE_N, left, inverted
D13, TEST, input, TR_TRIGIN, left, 
A11, TEST, output, TR_TRIGOUT, left, 
AA5, TEST, input, TRSTN, left, 
U7, TEST, input, TSTSEL_1, left, 
T7, TEST, input, TSTSEL_2, left, 
U3, TEST, input, TSTSEL_3, left, 
J4, UART, input, UART0_RXD, left, 
J5, UART, output, UART0_TXD, left, 
J2, UART, input, UART1_RXD, left, 
J3, UART, output, UART1_TXD, left, 
K2, ULPI, input, ULPI_CLK, left, 
L1, ULPI, tristate, ULPI_DATA[0], left, 
L2, ULPI, tristate, ULPI_DATA[1], left, 
L5, ULPI, tristate, ULPI_DATA[2], left, 
M5, ULPI, tristate, ULPI_DATA[3], left, 
M6, ULPI, tristate, ULPI_DATA[4], left, 
M7, ULPI, tristate, ULPI_DATA[5], left, 
M3, ULPI, tristate, ULPI_DATA[6], left, 
M4, ULPI, tristate, ULPI_DATA[7], left, 
K3, ULPI, input, ULPI_DIR, left, 
K4, ULPI, input, ULPI_NXT, left, 
L6, ULPI, output, ULPI_STP, left, 
K5, USB, input, USB2_OVER, left, 
L7, USB, output, USB2_VBUS, left, 
A1, VDD, power_in, VDD, left, 
A15, VDD, power_in, VDD, left, 
A22, VDD, power_in, VDD, left, 
A8, VDD, power_in, VDD, left, 
AB4, VDD, power_in, VDD, left, 
AC1, VDD, power_in, VDD, left, 
AC19, VDD, power_in, VDD, left, 
AC20, VDD, power_in, VDD, left, 
E1, VDD, power_in, VDD, left, 
E16, VDD, power_in, VDD, left, 
G10, VDD, power_in, VDD, left, 
G11, VDD, power_in, VDD, left, 
G12, VDD, power_in, VDD, left, 
G13, VDD, power_in, VDD, left, 
G14, VDD, power_in, VDD, left, 
G15, VDD, power_in, VDD, left, 
G16, VDD, power_in, VDD, left, 
G22, VDD, power_in, VDD, left, 
G8, VDD, power_in, VDD, left, 
G9, VDD, power_in, VDD, left, 
J10, VDD, power_in, VDD, left, 
J11, VDD, power_in, VDD, left, 
J12, VDD, power_in, VDD, left, 
J13, VDD, power_in, VDD, left, 
J14, VDD, power_in, VDD, left, 
J15, VDD, power_in, VDD, left, 
J16, VDD, power_in, VDD, left, 
J8, VDD, power_in, VDD, left, 
J9, VDD, power_in, VDD, left, 
L10, VDD, power_in, VDD, left, 
L11, VDD, power_in, VDD, left, 
L12, VDD, power_in, VDD, left, 
L13, VDD, power_in, VDD, left, 
L14, VDD, power_in, VDD, left, 
L15, VDD, power_in, VDD, left, 
L16, VDD, power_in, VDD, right, 
L8, VDD, power_in, VDD, right, 
L9, VDD, power_in, VDD, right, 
M1, VDD, power_in, VDD, right, 
N10, VDD, power_in, VDD, right, 
N11, VDD, power_in, VDD, right, 
N12, VDD, power_in, VDD, right, 
N13, VDD, power_in, VDD, right, 
N14, VDD, power_in, VDD, right, 
N15, VDD, power_in, VDD, right, 
N16, VDD, power_in, VDD, right, 
N8, VDD, power_in, VDD, right, 
N9, VDD, power_in, VDD, right, 
R10, VDD, power_in, VDD, right, 
R11, VDD, power_in, VDD, right, 
R12, VDD, power_in, VDD, right, 
R13, VDD, power_in, VDD, right, 
R14, VDD, power_in, VDD, right, 
R15, VDD, power_in, VDD, right, 
R16, VDD, power_in, VDD, right, 
R22, VDD, power_in, VDD, right, 
R8, VDD, power_in, VDD, right, 
R9, VDD, power_in, VDD, right, 
U10, VDD, power_in, VDD, right, 
U11, VDD, power_in, VDD, right, 
U12, VDD, power_in, VDD, right, 
U13, VDD, power_in, VDD, right, 
U14, VDD, power_in, VDD, right, 
U15, VDD, power_in, VDD, right, 
U16, VDD, power_in, VDD, right, 
U8, VDD, power_in, VDD, right, 
U9, VDD, power_in, VDD, right, 
V3, VDD, power_in, VDD, right, 
W22, VDD, power_in, VDD, right, 
AB3, VDDIO, power_in, VDDIO_18, left, 
C10, VDDIO, power_in, VDDIO_18, left, 
C12, VDDIO, power_in, VDDIO_18, left, 
C4, VDDIO, power_in, VDDIO_18, left, 
C6, VDDIO, power_in, VDDIO_18, left, 
C7, VDDIO, power_in, VDDIO_18, left, 
F3, VDDIO, power_in, VDDIO_18, left, 
H3, VDDIO, power_in, VDDIO_18, left, 
L3, VDDIO, power_in, VDDIO_18, left, 
P3, VDDIO, power_in, VDDIO_18, left, 
T3, VDDIO, power_in, VDDIO_18, left, 
W3, VDDIO, power_in, VDDIO_18, left, 
Y17, VDDIO, power_in, VDDIO_18, left, 
AB22, VDDR, power_in, VDDR_15, left, 
C22, VDDR, power_in, VDDR_15, left, 
D20, VDDR, power_in, VDDR_15, left, 
F19, VDDR, power_in, VDDR_15, left, 
H19, VDDR, power_in, VDDR_15, left, 
J24, VDDR, power_in, VDDR_15, left, 
K21, VDDR, power_in, VDDR_15, left, 
L19, VDDR, power_in, VDDR_15, left, 
L24, VDDR, power_in, VDDR_15, left, 
N18, VDDR, power_in, VDDR_15, left, 
N21, VDDR, power_in, VDDR_15, left, 
N24, VDDR, power_in, VDDR_15, left, 
R20, VDDR, power_in, VDDR_15, left, 
U20, VDDR, power_in, VDDR_15, left, 
U23, VDDR, power_in, VDDR_15, left, 
Y20, VDDR, power_in, VDDR_15, left, 
A24, VDDR, power_in, VDDR_18, left, 
AD24, VDDR, power_in, VDDR_18, left, 
G24, VDDR, power_in, VDDR_18, left, 
R24, VDDR, power_in, VDDR_18, left, 
W24, VDDR, power_in, VDDR_18, left, 
AA14, VPCI, power_in, VPCI_09, left, 
AB13, VPCI, power_in, VPCI_09, left, 
AB16, VPCI, power_in, VPCI_09, left, 
Y14, VPCI, power_in, VPCI_15, left, 
U1, VPLL, power_in, VPLLCORE_09, left, 
AD18, VPLL, power_in, VPLLDDR_09, left, 
AD3, VPLL, power_in, VPLLETH_09, left, 
AD17, VPLL, power_in, VPLLPCIE_09, left, 
D17, VPLL, power_in, VPLLSATA_09, left, 
F17, PVT, power_in, VPVT_18, left, 
V7, PVT, power_in, VQPS, left, 
C20, VSATA, power_in, VSATA_18, left, 
C17, VSATA, power_in, VSATAP_09, left, 
C18, VSATA, power_in, VSATATX_09, left, 
A23, VSS, power_in, VSS, left, 
AA3, VSS, power_in, VSS, left, 
AB12, VSS, power_in, VSS, left, 
AB14, VSS, power_in, VSS, left, 
AB15, VSS, power_in, VSS, left, 
AB17, VSS, power_in, VSS, left, 
AB19, VSS, power_in, VSS, left, 
AB20, VSS, power_in, VSS, left, 
AB21, VSS, power_in, VSS, left, 
AB5, VSS, power_in, VSS, left, 
AB7, VSS, power_in, VSS, left, 
AB9, VSS, power_in, VSS, left, 
AD2, VSS, power_in, VSS, left, 
AD23, VSS, power_in, VSS, left, 
B1, VSS, power_in, VSS, left, 
B15, VSS, power_in, VSS, left, 
B8, VSS, power_in, VSS, left, 
C16, VSS, power_in, VSS, left, 
C21, VSS, power_in, VSS, left, 
E17, VSS, power_in, VSS, left, 
E19, VSS, power_in, VSS, left, 
E2, VSS, power_in, VSS, left, 
F18, VSS, power_in, VSS, left, 
G23, VSS, power_in, VSS, left, 
H10, VSS, power_in, VSS, left, 
H11, VSS, power_in, VSS, left, 
H12, VSS, power_in, VSS, left, 
H13, VSS, power_in, VSS, left, 
H14, VSS, power_in, VSS, left, 
H15, VSS, power_in, VSS, left, 
H16, VSS, power_in, VSS, left, 
H18, VSS, power_in, VSS, left, 
H8, VSS, power_in, VSS, left, 
H9, VSS, power_in, VSS, left, 
J23, VSS, power_in, VSS, left, 
K10, VSS, power_in, VSS, left, 
K11, VSS, power_in, VSS, left, 
K12, VSS, power_in, VSS, left, 
K13, VSS, power_in, VSS, left, 
K14, VSS, power_in, VSS, left, 
K15, VSS, power_in, VSS, left, 
K16, VSS, power_in, VSS, left, 
K20, VSS, power_in, VSS, left, 
K8, VSS, power_in, VSS, left, 
K9, VSS, power_in, VSS, left, 
L18, VSS, power_in, VSS, left, 
L23, VSS, power_in, VSS, left, 
M10, VSS, power_in, VSS, left, 
M11, VSS, power_in, VSS, left, 
M12, VSS, power_in, VSS, left, 
M13, VSS, power_in, VSS, left, 
M14, VSS, power_in, VSS, left, 
M15, VSS, power_in, VSS, left, 
M16, VSS, power_in, VSS, left, 
M2, VSS, power_in, VSS, left, 
M8, VSS, power_in, VSS, left, 
M9, VSS, power_in, VSS, left, 
N17, VSS, power_in, VSS, left, 
N20, VSS, power_in, VSS, right, 
N23, VSS, power_in, VSS, right, 
P10, VSS, power_in, VSS, right, 
P11, VSS, power_in, VSS, right, 
P12, VSS, power_in, VSS, right, 
P13, VSS, power_in, VSS, right, 
P14, VSS, power_in, VSS, right, 
P15, VSS, power_in, VSS, right, 
P16, VSS, power_in, VSS, right, 
P8, VSS, power_in, VSS, right, 
P9, VSS, power_in, VSS, right, 
R19, VSS, power_in, VSS, right, 
R23, VSS, power_in, VSS, right, 
T10, VSS, power_in, VSS, right, 
T11, VSS, power_in, VSS, right, 
T12, VSS, power_in, VSS, right, 
T13, VSS, power_in, VSS, right, 
T14, VSS, power_in, VSS, right, 
T15, VSS, power_in, VSS, right, 
T16, VSS, power_in, VSS, right, 
T8, VSS, power_in, VSS, right, 
T9, VSS, power_in, VSS, right, 
U19, VSS, power_in, VSS, right, 
U2, VSS, power_in, VSS, right, 
U22, VSS, power_in, VSS, right, 
V10, VSS, power_in, VSS, right, 
V11, VSS, power_in, VSS, right, 
V12, VSS, power_in, VSS, right, 
V13, VSS, power_in, VSS, right, 
V14, VSS, power_in, VSS, right, 
V15, VSS, power_in, VSS, right, 
V16, VSS, power_in, VSS, right, 
V8, VSS, power_in, VSS, right, 
V9, VSS, power_in, VSS, right, 
W14, VSS, power_in, VSS, right, 
W20, VSS, power_in, VSS, right, 
W23, VSS, power_in, VSS, right, 
W9, VSS, power_in, VSS, right, 
Y11, VSS, power_in, VSS, right, 
Y19, VSS, power_in, VSS, right, 
T2, VSS, power_in, VSSCORE_PLL, right, 
AC18, VSS, power_in, VSSDDR_PLL, right, 
AC2, VSS, power_in, VSSETH_PLL, right, 
AA4, VSS, power_in, VSSIO, right, 
D10, VSS, power_in, VSSIO, right, 
D12, VSS, power_in, VSSIO, right, 
D4, VSS, power_in, VSSIO, right, 
D6, VSS, power_in, VSSIO, right, 
D7, VSS, power_in, VSSIO, right, 
F4, VSS, power_in, VSSIO, right, 
H4, VSS, power_in, VSSIO, right, 
L4, VSS, power_in, VSSIO, right, 
P4, VSS, power_in, VSSIO, right, 
T4, VSS, power_in, VSSIO, right, 
W17, VSS, power_in, VSSIO, right, 
W4, VSS, power_in, VSSIO, right, 
AC17, VSS, power_in, VSSPCIE_PLL, right, 
D16, VSS, power_in, VSSSATA_PLL, right, 
AB10, VXGB, power_in, VXGB_09, left, 
AB6, VXGB, power_in, VXGB_09, left, 
AB8, VXGB, power_in, VXGB_09, left, 
AA8, VXGB, power_in, VXGB_15, left, 
Y8, XG, output, XG_AMON, left, 
W10, XG, output, XG_DMON, left, 
W11, XG, output, XG_DMONB, left, 
W8, XG, tristate, XG_RBIAS, left, 
AD8, XG, input, XG_REF_CLKN, left, 
AC8, XG, input, XG_REF_CLKP, left, 
AD6, XG, input, XG_RXM[0], left, 
AD7, XG, input, XG_RXM[1], left, 
AD10, XG, input, XG_RXM[2], left, 
AD9, XG, input, XG_RXM[3], left, 
AC6, XG, input, XG_RXP[0], left, 
AC7, XG, input, XG_RXP[1], left, 
AC10, XG, input, XG_RXP[2], left, 
AC9, XG, input, XG_RXP[3], left, 
AA6, XG, output, XG_TXM[0], left, 
AA7, XG, output, XG_TXM[1], left, 
AA10, XG, output, XG_TXM[2], left, 
AA9, XG, output, XG_TXM[3], left, 
Y6, XG, output, XG_TXP[0], left, 
Y7, XG, output, XG_TXP[1], left, 
Y10, XG, output, XG_TXP[2], left, 
Y9, XG, output, XG_TXP[3], left, 
