<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Apr 08 23:22:20 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     alu_fetch
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets clk]
            1226 items scored, 581 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.882ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_1114__i11  (from clk +)
   Destination:    FD1P3IX    CD             count1_1114__i20  (to clk +)

   Delay:                   9.736ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

      9.736ns data_path count1_1114__i11 to count1_1114__i20 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.882ns

 Path Details: count1_1114__i11 to count1_1114__i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_1114__i11 (from clk)
Route         2   e 1.002                                  count1[11]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_59
Route         1   e 0.788                                  n3716
LUT4        ---     0.448              A to Z              i1_4_lut_adj_58
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5_adj_600
LUT4        ---     0.448              B to Z              i2_4_lut
Route         1   e 0.788                                  n3712
LUT4        ---     0.448              C to Z              i2274_4_lut
Route         2   e 0.954                                  n3654
LUT4        ---     0.448              B to Z              i2524_2_lut
Route        25   e 1.537                                  n3291
                  --------
                    9.736  (31.7% logic, 68.3% route), 7 logic levels.


Error:  The following path violates requirements by 4.882ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_1114__i11  (from clk +)
   Destination:    FD1P3IX    CD             count1_1114__i19  (to clk +)

   Delay:                   9.736ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

      9.736ns data_path count1_1114__i11 to count1_1114__i19 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.882ns

 Path Details: count1_1114__i11 to count1_1114__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_1114__i11 (from clk)
Route         2   e 1.002                                  count1[11]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_59
Route         1   e 0.788                                  n3716
LUT4        ---     0.448              A to Z              i1_4_lut_adj_58
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5_adj_600
LUT4        ---     0.448              B to Z              i2_4_lut
Route         1   e 0.788                                  n3712
LUT4        ---     0.448              C to Z              i2274_4_lut
Route         2   e 0.954                                  n3654
LUT4        ---     0.448              B to Z              i2524_2_lut
Route        25   e 1.537                                  n3291
                  --------
                    9.736  (31.7% logic, 68.3% route), 7 logic levels.


Error:  The following path violates requirements by 4.882ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_1114__i11  (from clk +)
   Destination:    FD1P3IX    CD             count1_1114__i18  (to clk +)

   Delay:                   9.736ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

      9.736ns data_path count1_1114__i11 to count1_1114__i18 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.882ns

 Path Details: count1_1114__i11 to count1_1114__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_1114__i11 (from clk)
Route         2   e 1.002                                  count1[11]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_59
Route         1   e 0.788                                  n3716
LUT4        ---     0.448              A to Z              i1_4_lut_adj_58
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5_adj_600
LUT4        ---     0.448              B to Z              i2_4_lut
Route         1   e 0.788                                  n3712
LUT4        ---     0.448              C to Z              i2274_4_lut
Route         2   e 0.954                                  n3654
LUT4        ---     0.448              B to Z              i2524_2_lut
Route        25   e 1.537                                  n3291
                  --------
                    9.736  (31.7% logic, 68.3% route), 7 logic levels.

Warning: 9.882 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets Q_7__N_69]
            78 items scored, 51 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.998ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             Q_7__I_0_709_i1  (from Q_7__N_69 +)
   Destination:    FD1S1A     D              Q_7__I_0_709_i8  (to Q_7__N_69 +)

   Delay:                   5.852ns  (47.6% logic, 52.4% route), 8 logic levels.

 Constraint Details:

      5.852ns data_path Q_7__I_0_709_i1 to Q_7__I_0_709_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.998ns

 Path Details: Q_7__I_0_709_i1 to Q_7__I_0_709_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Q_7__I_0_709_i1 (from Q_7__N_69)
Route        10   e 1.388                                  Q[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           add_721_1
Route         1   e 0.020                                  n3685
FCI_TO_FCO  ---     0.143            CIN to COUT           add_721_3
Route         1   e 0.020                                  n3686
FCI_TO_FCO  ---     0.143            CIN to COUT           add_721_5
Route         1   e 0.020                                  n3687
FCI_TO_FCO  ---     0.143            CIN to COUT           add_721_7
Route         1   e 0.020                                  n3688
FCI_TO_F    ---     0.544            CIN to S[2]           add_721_9
Route         1   e 0.788                                  Q_7__N_39[7]
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut
Route         1   e 0.020                                  n2
MUXL5       ---     0.212           ALUT to Z              mux_792_Mux_0_i3
Route         1   e 0.788                                  Q_7__N_37
                  --------
                    5.852  (47.6% logic, 52.4% route), 8 logic levels.


Error:  The following path violates requirements by 0.998ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             Q_7__I_0_709_i1  (from Q_7__N_69 +)
   Destination:    FD1S1A     D              Q_7__I_0_709_i8  (to Q_7__N_69 +)

   Delay:                   5.852ns  (47.6% logic, 52.4% route), 8 logic levels.

 Constraint Details:

      5.852ns data_path Q_7__I_0_709_i1 to Q_7__I_0_709_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.998ns

 Path Details: Q_7__I_0_709_i1 to Q_7__I_0_709_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Q_7__I_0_709_i1 (from Q_7__N_69)
Route        10   e 1.388                                  Q[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           Q_7__I_0_715_1
Route         1   e 0.020                                  n3681
FCI_TO_FCO  ---     0.143            CIN to COUT           Q_7__I_0_715_3
Route         1   e 0.020                                  n3682
FCI_TO_FCO  ---     0.143            CIN to COUT           Q_7__I_0_715_5
Route         1   e 0.020                                  n3683
FCI_TO_FCO  ---     0.143            CIN to COUT           Q_7__I_0_715_7
Route         1   e 0.020                                  n3684
FCI_TO_F    ---     0.544            CIN to S[2]           Q_7__I_0_715_9
Route         1   e 0.788                                  Q_7__N_40[7]
LUT4        ---     0.448              B to Z              i2062_2_lut_2_lut
Route         1   e 0.020                                  n1_adj_587
MUXL5       ---     0.212           BLUT to Z              mux_792_Mux_0_i3
Route         1   e 0.788                                  Q_7__N_37
                  --------
                    5.852  (47.6% logic, 52.4% route), 8 logic levels.


Error:  The following path violates requirements by 0.879ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             Q_7__I_0_709_i3  (from Q_7__N_69 +)
   Destination:    FD1S1A     D              Q_7__I_0_709_i8  (to Q_7__N_69 +)

   Delay:                   5.733ns  (46.1% logic, 53.9% route), 7 logic levels.

 Constraint Details:

      5.733ns data_path Q_7__I_0_709_i3 to Q_7__I_0_709_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.879ns

 Path Details: Q_7__I_0_709_i3 to Q_7__I_0_709_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Q_7__I_0_709_i3 (from Q_7__N_69)
Route        12   e 1.432                                  Q[2]
A1_TO_FCO   ---     0.752           A[2] to COUT           add_721_3
Route         1   e 0.020                                  n3686
FCI_TO_FCO  ---     0.143            CIN to COUT           add_721_5
Route         1   e 0.020                                  n3687
FCI_TO_FCO  ---     0.143            CIN to COUT           add_721_7
Route         1   e 0.020                                  n3688
FCI_TO_F    ---     0.544            CIN to S[2]           add_721_9
Route         1   e 0.788                                  Q_7__N_39[7]
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut
Route         1   e 0.020                                  n2
MUXL5       ---     0.212           ALUT to Z              mux_792_Mux_0_i3
Route         1   e 0.788                                  Q_7__N_37
                  --------
                    5.733  (46.1% logic, 53.9% route), 7 logic levels.

Warning: 5.998 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets led_c]
            252 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.541ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             global_state_i0_i1  (from led_c +)
   Destination:    FD1S1I     CD             CI_23__I_0_710_i24  (to led_c +)

   Delay:                   4.313ns  (19.7% logic, 80.3% route), 2 logic levels.

 Constraint Details:

      4.313ns data_path global_state_i0_i1 to CI_23__I_0_710_i24 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.541ns

 Path Details: global_state_i0_i1 to CI_23__I_0_710_i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              global_state_i0_i1 (from led_c)
Route        18   e 1.569                                  global_state[1]
LUT4        ---     0.448              B to Z              i1631_2_lut
Route        64   e 1.893                                  n2992
                  --------
                    4.313  (19.7% logic, 80.3% route), 2 logic levels.


Passed:  The following path meets requirements by 0.541ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             global_state_i0_i1  (from led_c +)
   Destination:    FD1S1I     CD             CI_23__I_0_710_i23  (to led_c +)

   Delay:                   4.313ns  (19.7% logic, 80.3% route), 2 logic levels.

 Constraint Details:

      4.313ns data_path global_state_i0_i1 to CI_23__I_0_710_i23 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.541ns

 Path Details: global_state_i0_i1 to CI_23__I_0_710_i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              global_state_i0_i1 (from led_c)
Route        18   e 1.569                                  global_state[1]
LUT4        ---     0.448              B to Z              i1631_2_lut
Route        64   e 1.893                                  n2992
                  --------
                    4.313  (19.7% logic, 80.3% route), 2 logic levels.


Passed:  The following path meets requirements by 0.541ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             global_state_i0_i1  (from led_c +)
   Destination:    FD1S1I     CD             CI_23__I_0_710_i22  (to led_c +)

   Delay:                   4.313ns  (19.7% logic, 80.3% route), 2 logic levels.

 Constraint Details:

      4.313ns data_path global_state_i0_i1 to CI_23__I_0_710_i22 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.541ns

 Path Details: global_state_i0_i1 to CI_23__I_0_710_i22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              global_state_i0_i1 (from led_c)
Route        18   e 1.569                                  global_state[1]
LUT4        ---     0.448              B to Z              i1631_2_lut
Route        64   e 1.893                                  n2992
                  --------
                    4.313  (19.7% logic, 80.3% route), 2 logic levels.

Report: 4.459 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_0]
            56 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.616ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i4  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i3  (to clk_0 +)

   Delay:                   4.238ns  (30.7% logic, 69.3% route), 3 logic levels.

 Constraint Details:

      4.238ns data_path temp_control_FSM_i4 to display_i0_i3 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.616ns

 Path Details: temp_control_FSM_i4 to display_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i4 (from clk_0)
Route         9   e 1.363                                  temp_control[2]
LUT4        ---     0.448              C to Z              i1795_4_lut
Route         1   e 0.788                                  n3162
LUT4        ---     0.448              A to Z              i1796_3_lut
Route         1   e 0.788                                  n3163
                  --------
                    4.238  (30.7% logic, 69.3% route), 3 logic levels.


Passed:  The following path meets requirements by 0.616ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i4  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i4  (to clk_0 +)

   Delay:                   4.238ns  (30.7% logic, 69.3% route), 3 logic levels.

 Constraint Details:

      4.238ns data_path temp_control_FSM_i4 to display_i0_i4 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.616ns

 Path Details: temp_control_FSM_i4 to display_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i4 (from clk_0)
Route         9   e 1.363                                  temp_control[2]
LUT4        ---     0.448              C to Z              i1797_3_lut_4_lut
Route         1   e 0.788                                  n3164
LUT4        ---     0.448              A to Z              i1798_3_lut
Route         1   e 0.788                                  n3165
                  --------
                    4.238  (30.7% logic, 69.3% route), 3 logic levels.


Passed:  The following path meets requirements by 0.616ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i4  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i5  (to clk_0 +)

   Delay:                   4.238ns  (30.7% logic, 69.3% route), 3 logic levels.

 Constraint Details:

      4.238ns data_path temp_control_FSM_i4 to display_i0_i5 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.616ns

 Path Details: temp_control_FSM_i4 to display_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i4 (from clk_0)
Route         9   e 1.363                                  temp_control[2]
LUT4        ---     0.448              C to Z              i1799_4_lut
Route         1   e 0.788                                  n3166
LUT4        ---     0.448              A to Z              i1800_3_lut
Route         1   e 0.788                                  n3167
                  --------
                    4.238  (30.7% logic, 69.3% route), 3 logic levels.

Report: 4.384 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets clk]                     |     5.000 ns|     9.882 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets Q_7__N_69]               |     5.000 ns|     5.998 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets led_c]                   |     5.000 ns|     4.459 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_0]                   |     5.000 ns|     4.384 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n3654                                   |       2|     364|     57.59%
                                        |        |        |
n3712                                   |       1|     364|     57.59%
                                        |        |        |
n3291                                   |      25|     350|     55.38%
                                        |        |        |
n5_adj_600                              |       1|     260|     41.14%
                                        |        |        |
n3656                                   |       1|     209|     33.07%
                                        |        |        |
n3660                                   |       2|     209|     33.07%
                                        |        |        |
n3310                                   |      18|     198|     31.33%
                                        |        |        |
n4                                      |       1|     182|     28.80%
                                        |        |        |
n3642                                   |       1|     152|     24.05%
                                        |        |        |
n3716                                   |       1|     104|     16.46%
                                        |        |        |
n3711                                   |       1|      95|     15.03%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 632  Score: 1776102

Constraints cover  1613 paths, 330 nets, and 718 connections (59.2% coverage)


Peak memory: 95866880 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
