|top
CLOCK_50 => CLOCK_50.IN42
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => KEY[2].IN1
KEY[3] => _.IN1
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= currentSequence[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= currentSequence[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= currentSequence[2].DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> KeyBoard:PS2Input.PS2_CLK
PS2_DAT <> KeyBoard:PS2Input.PS2_DAT
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B


|top|halfmaxcounter:Ha
CLOCK => signal~reg0.CLK
CLOCK => counter[0].CLK
CLOCK => counter[1].CLK
CLOCK => counter[2].CLK
CLOCK => counter[3].CLK
CLOCK => counter[4].CLK
CLOCK => counter[5].CLK
CLOCK => counter[6].CLK
CLOCK => counter[7].CLK
CLOCK => counter[8].CLK
CLOCK => counter[9].CLK
CLOCK => counter[10].CLK
CLOCK => counter[11].CLK
CLOCK => counter[12].CLK
CLOCK => counter[13].CLK
CLOCK => counter[14].CLK
CLOCK => counter[15].CLK
CLOCK => counter[16].CLK
CLOCK => counter[17].CLK
CLOCK => counter[18].CLK
CLOCK => counter[19].CLK
CLOCK => counter[20].CLK
CLOCK => counter[21].CLK
CLOCK => counter[22].CLK
CLOCK => counter[23].CLK
CLOCK => counter[24].CLK
signal <= signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sequence_counter:SE
CLOCK => signal~reg0.CLK
CLOCK => counter[0].CLK
CLOCK => counter[1].CLK
CLOCK => counter[2].CLK
CLOCK => counter[3].CLK
CLOCK => counter[4].CLK
CLOCK => counter[5].CLK
CLOCK => counter[6].CLK
CLOCK => counter[7].CLK
CLOCK => counter[8].CLK
CLOCK => counter[9].CLK
CLOCK => counter[10].CLK
CLOCK => counter[11].CLK
CLOCK => counter[12].CLK
CLOCK => counter[13].CLK
CLOCK => counter[14].CLK
CLOCK => counter[15].CLK
CLOCK => counter[16].CLK
CLOCK => counter[17].CLK
CLOCK => counter[18].CLK
CLOCK => counter[19].CLK
CLOCK => counter[20].CLK
CLOCK => counter[21].CLK
CLOCK => counter[22].CLK
CLOCK => counter[23].CLK
CLOCK => counter[24].CLK
signal <= signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard
signal1[0] => signal1[0].IN1
signal1[1] => signal1[1].IN1
signal2[0] => signal2[0].IN1
signal2[1] => signal2[1].IN1
signal3[0] => signal3[0].IN1
signal3[1] => signal3[1].IN1
signal4[0] => signal4[0].IN1
signal4[1] => signal4[1].IN1
signal5[0] => signal5[0].IN1
signal5[1] => signal5[1].IN1
signal6[0] => signal6[0].IN1
signal6[1] => signal6[1].IN1
signal7[0] => signal7[0].IN1
signal7[1] => signal7[1].IN1
signal8[0] => signal8[0].IN1
signal8[1] => signal8[1].IN1
signal9[0] => signal9[0].IN1
signal9[1] => signal9[1].IN1
signal10[0] => signal10[0].IN1
signal10[1] => signal10[1].IN1
signal11[0] => signal11[0].IN1
signal11[1] => signal11[1].IN1
signal12[0] => signal12[0].IN1
signal12[1] => signal12[1].IN1
signal13[0] => signal13[0].IN1
signal13[1] => signal13[1].IN1
signal14[0] => signal14[0].IN1
signal14[1] => signal14[1].IN1
signal15[0] => signal15[0].IN1
signal15[1] => signal15[1].IN1
CLOCK_50 => CLOCK_50.IN23
Onex[0] <= NumberCounter:First.port3
Onex[1] <= NumberCounter:First.port3
Onex[2] <= NumberCounter:First.port3
Onex[3] <= NumberCounter:First.port3
Onex[4] <= NumberCounter:First.port3
Onex[5] <= NumberCounter:First.port3
Onex[6] <= NumberCounter:First.port3
Onex[7] <= NumberCounter:First.port3
Twox[0] <= NumberCounter:Second.port3
Twox[1] <= NumberCounter:Second.port3
Twox[2] <= NumberCounter:Second.port3
Twox[3] <= NumberCounter:Second.port3
Twox[4] <= NumberCounter:Second.port3
Twox[5] <= NumberCounter:Second.port3
Twox[6] <= NumberCounter:Second.port3
Twox[7] <= NumberCounter:Second.port3
Oney[0] <= NumberCounter:First.port4
Oney[1] <= NumberCounter:First.port4
Oney[2] <= NumberCounter:First.port4
Oney[3] <= NumberCounter:First.port4
Oney[4] <= NumberCounter:First.port4
Oney[5] <= NumberCounter:First.port4
Oney[6] <= NumberCounter:First.port4
Twoy[0] <= NumberCounter:Second.port4
Twoy[1] <= NumberCounter:Second.port4
Twoy[2] <= NumberCounter:Second.port4
Twoy[3] <= NumberCounter:Second.port4
Twoy[4] <= NumberCounter:Second.port4
Twoy[5] <= NumberCounter:Second.port4
Twoy[6] <= NumberCounter:Second.port4
color1[0] <= NineMux:FirstDigit.port11
color1[1] <= NineMux:FirstDigit.port11
color1[2] <= NineMux:FirstDigit.port11
color2[0] <= NineMux:SecondDigit.port11
color2[1] <= NineMux:SecondDigit.port11
color2[2] <= NineMux:SecondDigit.port11


|top|drawS:ScoreBoard|get_score:score_decider
signal1[0] => Equal0.IN1
signal1[0] => Equal15.IN0
signal1[1] => Equal0.IN0
signal1[1] => Equal15.IN1
signal2[0] => Equal1.IN1
signal2[0] => Equal16.IN0
signal2[1] => Equal1.IN0
signal2[1] => Equal16.IN1
signal3[0] => Equal2.IN1
signal3[0] => Equal17.IN0
signal3[1] => Equal2.IN0
signal3[1] => Equal17.IN1
signal4[0] => Equal3.IN1
signal4[0] => Equal18.IN0
signal4[1] => Equal3.IN0
signal4[1] => Equal18.IN1
signal5[0] => Equal4.IN1
signal5[0] => Equal19.IN0
signal5[1] => Equal4.IN0
signal5[1] => Equal19.IN1
signal6[0] => Equal5.IN1
signal6[0] => Equal20.IN0
signal6[1] => Equal5.IN0
signal6[1] => Equal20.IN1
signal7[0] => Equal6.IN1
signal7[0] => Equal21.IN0
signal7[1] => Equal6.IN0
signal7[1] => Equal21.IN1
signal8[0] => Equal7.IN1
signal8[0] => Equal22.IN0
signal8[1] => Equal7.IN0
signal8[1] => Equal22.IN1
signal9[0] => Equal8.IN1
signal9[0] => Equal23.IN0
signal9[1] => Equal8.IN0
signal9[1] => Equal23.IN1
signal10[0] => Equal9.IN1
signal10[0] => Equal24.IN0
signal10[1] => Equal9.IN0
signal10[1] => Equal24.IN1
signal11[0] => Equal10.IN1
signal11[0] => Equal25.IN0
signal11[1] => Equal10.IN0
signal11[1] => Equal25.IN1
signal12[0] => Equal11.IN1
signal12[0] => Equal26.IN0
signal12[1] => Equal11.IN0
signal12[1] => Equal26.IN1
signal13[0] => Equal12.IN1
signal13[0] => Equal27.IN0
signal13[1] => Equal12.IN0
signal13[1] => Equal27.IN1
signal14[0] => Equal13.IN1
signal14[0] => Equal28.IN0
signal14[1] => Equal13.IN0
signal14[1] => Equal28.IN1
signal15[0] => Equal14.IN1
signal15[0] => Equal29.IN0
signal15[1] => Equal14.IN0
signal15[1] => Equal29.IN1
score <= score.DB_MAX_OUTPUT_PORT_TYPE
check <= check.DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|slower_counter:s
CLOCK => signal~reg0.CLK
CLOCK => counter[0].CLK
CLOCK => counter[1].CLK
CLOCK => counter[2].CLK
CLOCK => counter[3].CLK
CLOCK => counter[4].CLK
CLOCK => counter[5].CLK
CLOCK => counter[6].CLK
CLOCK => counter[7].CLK
CLOCK => counter[8].CLK
CLOCK => counter[9].CLK
CLOCK => counter[10].CLK
CLOCK => counter[11].CLK
CLOCK => counter[12].CLK
CLOCK => counter[13].CLK
CLOCK => counter[14].CLK
CLOCK => counter[15].CLK
CLOCK => counter[16].CLK
CLOCK => counter[17].CLK
CLOCK => counter[18].CLK
CLOCK => counter[19].CLK
CLOCK => counter[20].CLK
CLOCK => counter[21].CLK
CLOCK => counter[22].CLK
CLOCK => counter[23].CLK
CLOCK => counter[24].CLK
signal <= signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|ZeroIm:Z
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|ZeroIm:Z|altsyncram:altsyncram_component
wren_a => altsyncram_tvo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tvo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tvo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tvo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tvo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tvo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tvo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tvo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tvo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tvo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tvo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tvo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tvo1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tvo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tvo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tvo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tvo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|ZeroIm:Z|altsyncram:altsyncram_component|altsyncram_tvo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|OneIm:O
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|OneIm:O|altsyncram:altsyncram_component
wren_a => altsyncram_vvo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vvo1:auto_generated.data_a[0]
data_a[1] => altsyncram_vvo1:auto_generated.data_a[1]
data_a[2] => altsyncram_vvo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vvo1:auto_generated.address_a[0]
address_a[1] => altsyncram_vvo1:auto_generated.address_a[1]
address_a[2] => altsyncram_vvo1:auto_generated.address_a[2]
address_a[3] => altsyncram_vvo1:auto_generated.address_a[3]
address_a[4] => altsyncram_vvo1:auto_generated.address_a[4]
address_a[5] => altsyncram_vvo1:auto_generated.address_a[5]
address_a[6] => altsyncram_vvo1:auto_generated.address_a[6]
address_a[7] => altsyncram_vvo1:auto_generated.address_a[7]
address_a[8] => altsyncram_vvo1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vvo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vvo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vvo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vvo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|OneIm:O|altsyncram:altsyncram_component|altsyncram_vvo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|TwoIm:T
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|TwoIm:T|altsyncram:altsyncram_component
wren_a => altsyncram_r0r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r0r1:auto_generated.data_a[0]
data_a[1] => altsyncram_r0r1:auto_generated.data_a[1]
data_a[2] => altsyncram_r0r1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r0r1:auto_generated.address_a[0]
address_a[1] => altsyncram_r0r1:auto_generated.address_a[1]
address_a[2] => altsyncram_r0r1:auto_generated.address_a[2]
address_a[3] => altsyncram_r0r1:auto_generated.address_a[3]
address_a[4] => altsyncram_r0r1:auto_generated.address_a[4]
address_a[5] => altsyncram_r0r1:auto_generated.address_a[5]
address_a[6] => altsyncram_r0r1:auto_generated.address_a[6]
address_a[7] => altsyncram_r0r1:auto_generated.address_a[7]
address_a[8] => altsyncram_r0r1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r0r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r0r1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r0r1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r0r1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|TwoIm:T|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated
address_a[0] => altsyncram_06h2:altsyncram1.address_a[0]
address_a[1] => altsyncram_06h2:altsyncram1.address_a[1]
address_a[2] => altsyncram_06h2:altsyncram1.address_a[2]
address_a[3] => altsyncram_06h2:altsyncram1.address_a[3]
address_a[4] => altsyncram_06h2:altsyncram1.address_a[4]
address_a[5] => altsyncram_06h2:altsyncram1.address_a[5]
address_a[6] => altsyncram_06h2:altsyncram1.address_a[6]
address_a[7] => altsyncram_06h2:altsyncram1.address_a[7]
address_a[8] => altsyncram_06h2:altsyncram1.address_a[8]
clock0 => altsyncram_06h2:altsyncram1.clock0
data_a[0] => altsyncram_06h2:altsyncram1.data_a[0]
data_a[1] => altsyncram_06h2:altsyncram1.data_a[1]
data_a[2] => altsyncram_06h2:altsyncram1.data_a[2]
q_a[0] <= altsyncram_06h2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_06h2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_06h2:altsyncram1.q_a[2]
wren_a => altsyncram_06h2:altsyncram1.wren_a


|top|drawS:ScoreBoard|TwoIm:T|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|altsyncram_06h2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE


|top|drawS:ScoreBoard|TwoIm:T|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|drawS:ScoreBoard|TwoIm:T|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]


|top|drawS:ScoreBoard|TwoIm:T|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|top|drawS:ScoreBoard|TwoIm:T|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|ThreeIm:TT
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|ThreeIm:TT|altsyncram:altsyncram_component
wren_a => altsyncram_80p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_80p1:auto_generated.data_a[0]
data_a[1] => altsyncram_80p1:auto_generated.data_a[1]
data_a[2] => altsyncram_80p1:auto_generated.data_a[2]
data_a[3] => altsyncram_80p1:auto_generated.data_a[3]
data_a[4] => altsyncram_80p1:auto_generated.data_a[4]
data_a[5] => altsyncram_80p1:auto_generated.data_a[5]
data_a[6] => altsyncram_80p1:auto_generated.data_a[6]
data_a[7] => altsyncram_80p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_80p1:auto_generated.address_a[0]
address_a[1] => altsyncram_80p1:auto_generated.address_a[1]
address_a[2] => altsyncram_80p1:auto_generated.address_a[2]
address_a[3] => altsyncram_80p1:auto_generated.address_a[3]
address_a[4] => altsyncram_80p1:auto_generated.address_a[4]
address_a[5] => altsyncram_80p1:auto_generated.address_a[5]
address_a[6] => altsyncram_80p1:auto_generated.address_a[6]
address_a[7] => altsyncram_80p1:auto_generated.address_a[7]
address_a[8] => altsyncram_80p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_80p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_80p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_80p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_80p1:auto_generated.q_a[2]
q_a[3] <= altsyncram_80p1:auto_generated.q_a[3]
q_a[4] <= altsyncram_80p1:auto_generated.q_a[4]
q_a[5] <= altsyncram_80p1:auto_generated.q_a[5]
q_a[6] <= altsyncram_80p1:auto_generated.q_a[6]
q_a[7] <= altsyncram_80p1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|ThreeIm:TT|altsyncram:altsyncram_component|altsyncram_80p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|drawS:ScoreBoard|FourIm:F
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|FourIm:F|altsyncram:altsyncram_component
wren_a => altsyncram_50p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_50p1:auto_generated.data_a[0]
data_a[1] => altsyncram_50p1:auto_generated.data_a[1]
data_a[2] => altsyncram_50p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_50p1:auto_generated.address_a[0]
address_a[1] => altsyncram_50p1:auto_generated.address_a[1]
address_a[2] => altsyncram_50p1:auto_generated.address_a[2]
address_a[3] => altsyncram_50p1:auto_generated.address_a[3]
address_a[4] => altsyncram_50p1:auto_generated.address_a[4]
address_a[5] => altsyncram_50p1:auto_generated.address_a[5]
address_a[6] => altsyncram_50p1:auto_generated.address_a[6]
address_a[7] => altsyncram_50p1:auto_generated.address_a[7]
address_a[8] => altsyncram_50p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_50p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_50p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_50p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_50p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|FourIm:F|altsyncram:altsyncram_component|altsyncram_50p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|FiveIm:FF
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|FiveIm:FF|altsyncram:altsyncram_component
wren_a => altsyncram_70p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_70p1:auto_generated.data_a[0]
data_a[1] => altsyncram_70p1:auto_generated.data_a[1]
data_a[2] => altsyncram_70p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_70p1:auto_generated.address_a[0]
address_a[1] => altsyncram_70p1:auto_generated.address_a[1]
address_a[2] => altsyncram_70p1:auto_generated.address_a[2]
address_a[3] => altsyncram_70p1:auto_generated.address_a[3]
address_a[4] => altsyncram_70p1:auto_generated.address_a[4]
address_a[5] => altsyncram_70p1:auto_generated.address_a[5]
address_a[6] => altsyncram_70p1:auto_generated.address_a[6]
address_a[7] => altsyncram_70p1:auto_generated.address_a[7]
address_a[8] => altsyncram_70p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_70p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_70p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_70p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_70p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|FiveIm:FF|altsyncram:altsyncram_component|altsyncram_70p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|SixIm:S
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|SixIm:S|altsyncram:altsyncram_component
wren_a => altsyncram_90p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_90p1:auto_generated.data_a[0]
data_a[1] => altsyncram_90p1:auto_generated.data_a[1]
data_a[2] => altsyncram_90p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_90p1:auto_generated.address_a[0]
address_a[1] => altsyncram_90p1:auto_generated.address_a[1]
address_a[2] => altsyncram_90p1:auto_generated.address_a[2]
address_a[3] => altsyncram_90p1:auto_generated.address_a[3]
address_a[4] => altsyncram_90p1:auto_generated.address_a[4]
address_a[5] => altsyncram_90p1:auto_generated.address_a[5]
address_a[6] => altsyncram_90p1:auto_generated.address_a[6]
address_a[7] => altsyncram_90p1:auto_generated.address_a[7]
address_a[8] => altsyncram_90p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_90p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_90p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_90p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_90p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|SixIm:S|altsyncram:altsyncram_component|altsyncram_90p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|SevenIm:SS
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|SevenIm:SS|altsyncram:altsyncram_component
wren_a => altsyncram_b0p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b0p1:auto_generated.data_a[0]
data_a[1] => altsyncram_b0p1:auto_generated.data_a[1]
data_a[2] => altsyncram_b0p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b0p1:auto_generated.address_a[0]
address_a[1] => altsyncram_b0p1:auto_generated.address_a[1]
address_a[2] => altsyncram_b0p1:auto_generated.address_a[2]
address_a[3] => altsyncram_b0p1:auto_generated.address_a[3]
address_a[4] => altsyncram_b0p1:auto_generated.address_a[4]
address_a[5] => altsyncram_b0p1:auto_generated.address_a[5]
address_a[6] => altsyncram_b0p1:auto_generated.address_a[6]
address_a[7] => altsyncram_b0p1:auto_generated.address_a[7]
address_a[8] => altsyncram_b0p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b0p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b0p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b0p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b0p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|SevenIm:SS|altsyncram:altsyncram_component|altsyncram_b0p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|EightIm:E
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|EightIm:E|altsyncram:altsyncram_component
wren_a => altsyncram_d0p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d0p1:auto_generated.data_a[0]
data_a[1] => altsyncram_d0p1:auto_generated.data_a[1]
data_a[2] => altsyncram_d0p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d0p1:auto_generated.address_a[0]
address_a[1] => altsyncram_d0p1:auto_generated.address_a[1]
address_a[2] => altsyncram_d0p1:auto_generated.address_a[2]
address_a[3] => altsyncram_d0p1:auto_generated.address_a[3]
address_a[4] => altsyncram_d0p1:auto_generated.address_a[4]
address_a[5] => altsyncram_d0p1:auto_generated.address_a[5]
address_a[6] => altsyncram_d0p1:auto_generated.address_a[6]
address_a[7] => altsyncram_d0p1:auto_generated.address_a[7]
address_a[8] => altsyncram_d0p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d0p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d0p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d0p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d0p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|EightIm:E|altsyncram:altsyncram_component|altsyncram_d0p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|NineIm:N
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|NineIm:N|altsyncram:altsyncram_component
wren_a => altsyncram_f0p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f0p1:auto_generated.data_a[0]
data_a[1] => altsyncram_f0p1:auto_generated.data_a[1]
data_a[2] => altsyncram_f0p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f0p1:auto_generated.address_a[0]
address_a[1] => altsyncram_f0p1:auto_generated.address_a[1]
address_a[2] => altsyncram_f0p1:auto_generated.address_a[2]
address_a[3] => altsyncram_f0p1:auto_generated.address_a[3]
address_a[4] => altsyncram_f0p1:auto_generated.address_a[4]
address_a[5] => altsyncram_f0p1:auto_generated.address_a[5]
address_a[6] => altsyncram_f0p1:auto_generated.address_a[6]
address_a[7] => altsyncram_f0p1:auto_generated.address_a[7]
address_a[8] => altsyncram_f0p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f0p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f0p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f0p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f0p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|NineIm:N|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|ZeroIm:Z2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|ZeroIm:Z2|altsyncram:altsyncram_component
wren_a => altsyncram_tvo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tvo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tvo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tvo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tvo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tvo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tvo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tvo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tvo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tvo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tvo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tvo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tvo1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tvo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tvo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tvo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tvo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|ZeroIm:Z2|altsyncram:altsyncram_component|altsyncram_tvo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|OneIm:O2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|OneIm:O2|altsyncram:altsyncram_component
wren_a => altsyncram_vvo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vvo1:auto_generated.data_a[0]
data_a[1] => altsyncram_vvo1:auto_generated.data_a[1]
data_a[2] => altsyncram_vvo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vvo1:auto_generated.address_a[0]
address_a[1] => altsyncram_vvo1:auto_generated.address_a[1]
address_a[2] => altsyncram_vvo1:auto_generated.address_a[2]
address_a[3] => altsyncram_vvo1:auto_generated.address_a[3]
address_a[4] => altsyncram_vvo1:auto_generated.address_a[4]
address_a[5] => altsyncram_vvo1:auto_generated.address_a[5]
address_a[6] => altsyncram_vvo1:auto_generated.address_a[6]
address_a[7] => altsyncram_vvo1:auto_generated.address_a[7]
address_a[8] => altsyncram_vvo1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vvo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vvo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vvo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vvo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|OneIm:O2|altsyncram:altsyncram_component|altsyncram_vvo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|TwoIm:T2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|TwoIm:T2|altsyncram:altsyncram_component
wren_a => altsyncram_r0r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r0r1:auto_generated.data_a[0]
data_a[1] => altsyncram_r0r1:auto_generated.data_a[1]
data_a[2] => altsyncram_r0r1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r0r1:auto_generated.address_a[0]
address_a[1] => altsyncram_r0r1:auto_generated.address_a[1]
address_a[2] => altsyncram_r0r1:auto_generated.address_a[2]
address_a[3] => altsyncram_r0r1:auto_generated.address_a[3]
address_a[4] => altsyncram_r0r1:auto_generated.address_a[4]
address_a[5] => altsyncram_r0r1:auto_generated.address_a[5]
address_a[6] => altsyncram_r0r1:auto_generated.address_a[6]
address_a[7] => altsyncram_r0r1:auto_generated.address_a[7]
address_a[8] => altsyncram_r0r1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r0r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r0r1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r0r1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r0r1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|TwoIm:T2|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated
address_a[0] => altsyncram_06h2:altsyncram1.address_a[0]
address_a[1] => altsyncram_06h2:altsyncram1.address_a[1]
address_a[2] => altsyncram_06h2:altsyncram1.address_a[2]
address_a[3] => altsyncram_06h2:altsyncram1.address_a[3]
address_a[4] => altsyncram_06h2:altsyncram1.address_a[4]
address_a[5] => altsyncram_06h2:altsyncram1.address_a[5]
address_a[6] => altsyncram_06h2:altsyncram1.address_a[6]
address_a[7] => altsyncram_06h2:altsyncram1.address_a[7]
address_a[8] => altsyncram_06h2:altsyncram1.address_a[8]
clock0 => altsyncram_06h2:altsyncram1.clock0
data_a[0] => altsyncram_06h2:altsyncram1.data_a[0]
data_a[1] => altsyncram_06h2:altsyncram1.data_a[1]
data_a[2] => altsyncram_06h2:altsyncram1.data_a[2]
q_a[0] <= altsyncram_06h2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_06h2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_06h2:altsyncram1.q_a[2]
wren_a => altsyncram_06h2:altsyncram1.wren_a


|top|drawS:ScoreBoard|TwoIm:T2|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|altsyncram_06h2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE


|top|drawS:ScoreBoard|TwoIm:T2|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|drawS:ScoreBoard|TwoIm:T2|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]


|top|drawS:ScoreBoard|TwoIm:T2|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|top|drawS:ScoreBoard|TwoIm:T2|altsyncram:altsyncram_component|altsyncram_r0r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|ThreeIm:TT2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|ThreeIm:TT2|altsyncram:altsyncram_component
wren_a => altsyncram_80p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_80p1:auto_generated.data_a[0]
data_a[1] => altsyncram_80p1:auto_generated.data_a[1]
data_a[2] => altsyncram_80p1:auto_generated.data_a[2]
data_a[3] => altsyncram_80p1:auto_generated.data_a[3]
data_a[4] => altsyncram_80p1:auto_generated.data_a[4]
data_a[5] => altsyncram_80p1:auto_generated.data_a[5]
data_a[6] => altsyncram_80p1:auto_generated.data_a[6]
data_a[7] => altsyncram_80p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_80p1:auto_generated.address_a[0]
address_a[1] => altsyncram_80p1:auto_generated.address_a[1]
address_a[2] => altsyncram_80p1:auto_generated.address_a[2]
address_a[3] => altsyncram_80p1:auto_generated.address_a[3]
address_a[4] => altsyncram_80p1:auto_generated.address_a[4]
address_a[5] => altsyncram_80p1:auto_generated.address_a[5]
address_a[6] => altsyncram_80p1:auto_generated.address_a[6]
address_a[7] => altsyncram_80p1:auto_generated.address_a[7]
address_a[8] => altsyncram_80p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_80p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_80p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_80p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_80p1:auto_generated.q_a[2]
q_a[3] <= altsyncram_80p1:auto_generated.q_a[3]
q_a[4] <= altsyncram_80p1:auto_generated.q_a[4]
q_a[5] <= altsyncram_80p1:auto_generated.q_a[5]
q_a[6] <= altsyncram_80p1:auto_generated.q_a[6]
q_a[7] <= altsyncram_80p1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|ThreeIm:TT2|altsyncram:altsyncram_component|altsyncram_80p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|drawS:ScoreBoard|FourIm:F2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|FourIm:F2|altsyncram:altsyncram_component
wren_a => altsyncram_50p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_50p1:auto_generated.data_a[0]
data_a[1] => altsyncram_50p1:auto_generated.data_a[1]
data_a[2] => altsyncram_50p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_50p1:auto_generated.address_a[0]
address_a[1] => altsyncram_50p1:auto_generated.address_a[1]
address_a[2] => altsyncram_50p1:auto_generated.address_a[2]
address_a[3] => altsyncram_50p1:auto_generated.address_a[3]
address_a[4] => altsyncram_50p1:auto_generated.address_a[4]
address_a[5] => altsyncram_50p1:auto_generated.address_a[5]
address_a[6] => altsyncram_50p1:auto_generated.address_a[6]
address_a[7] => altsyncram_50p1:auto_generated.address_a[7]
address_a[8] => altsyncram_50p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_50p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_50p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_50p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_50p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|FourIm:F2|altsyncram:altsyncram_component|altsyncram_50p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|FiveIm:FF2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|FiveIm:FF2|altsyncram:altsyncram_component
wren_a => altsyncram_70p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_70p1:auto_generated.data_a[0]
data_a[1] => altsyncram_70p1:auto_generated.data_a[1]
data_a[2] => altsyncram_70p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_70p1:auto_generated.address_a[0]
address_a[1] => altsyncram_70p1:auto_generated.address_a[1]
address_a[2] => altsyncram_70p1:auto_generated.address_a[2]
address_a[3] => altsyncram_70p1:auto_generated.address_a[3]
address_a[4] => altsyncram_70p1:auto_generated.address_a[4]
address_a[5] => altsyncram_70p1:auto_generated.address_a[5]
address_a[6] => altsyncram_70p1:auto_generated.address_a[6]
address_a[7] => altsyncram_70p1:auto_generated.address_a[7]
address_a[8] => altsyncram_70p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_70p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_70p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_70p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_70p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|FiveIm:FF2|altsyncram:altsyncram_component|altsyncram_70p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|SixIm:S2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|SixIm:S2|altsyncram:altsyncram_component
wren_a => altsyncram_90p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_90p1:auto_generated.data_a[0]
data_a[1] => altsyncram_90p1:auto_generated.data_a[1]
data_a[2] => altsyncram_90p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_90p1:auto_generated.address_a[0]
address_a[1] => altsyncram_90p1:auto_generated.address_a[1]
address_a[2] => altsyncram_90p1:auto_generated.address_a[2]
address_a[3] => altsyncram_90p1:auto_generated.address_a[3]
address_a[4] => altsyncram_90p1:auto_generated.address_a[4]
address_a[5] => altsyncram_90p1:auto_generated.address_a[5]
address_a[6] => altsyncram_90p1:auto_generated.address_a[6]
address_a[7] => altsyncram_90p1:auto_generated.address_a[7]
address_a[8] => altsyncram_90p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_90p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_90p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_90p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_90p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|SixIm:S2|altsyncram:altsyncram_component|altsyncram_90p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|SevenIm:SS2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|SevenIm:SS2|altsyncram:altsyncram_component
wren_a => altsyncram_b0p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b0p1:auto_generated.data_a[0]
data_a[1] => altsyncram_b0p1:auto_generated.data_a[1]
data_a[2] => altsyncram_b0p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b0p1:auto_generated.address_a[0]
address_a[1] => altsyncram_b0p1:auto_generated.address_a[1]
address_a[2] => altsyncram_b0p1:auto_generated.address_a[2]
address_a[3] => altsyncram_b0p1:auto_generated.address_a[3]
address_a[4] => altsyncram_b0p1:auto_generated.address_a[4]
address_a[5] => altsyncram_b0p1:auto_generated.address_a[5]
address_a[6] => altsyncram_b0p1:auto_generated.address_a[6]
address_a[7] => altsyncram_b0p1:auto_generated.address_a[7]
address_a[8] => altsyncram_b0p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b0p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b0p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b0p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b0p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|SevenIm:SS2|altsyncram:altsyncram_component|altsyncram_b0p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|EightIm:E2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|EightIm:E2|altsyncram:altsyncram_component
wren_a => altsyncram_d0p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d0p1:auto_generated.data_a[0]
data_a[1] => altsyncram_d0p1:auto_generated.data_a[1]
data_a[2] => altsyncram_d0p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d0p1:auto_generated.address_a[0]
address_a[1] => altsyncram_d0p1:auto_generated.address_a[1]
address_a[2] => altsyncram_d0p1:auto_generated.address_a[2]
address_a[3] => altsyncram_d0p1:auto_generated.address_a[3]
address_a[4] => altsyncram_d0p1:auto_generated.address_a[4]
address_a[5] => altsyncram_d0p1:auto_generated.address_a[5]
address_a[6] => altsyncram_d0p1:auto_generated.address_a[6]
address_a[7] => altsyncram_d0p1:auto_generated.address_a[7]
address_a[8] => altsyncram_d0p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d0p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d0p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d0p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d0p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|EightIm:E2|altsyncram:altsyncram_component|altsyncram_d0p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|NineIm:N2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawS:ScoreBoard|NineIm:N2|altsyncram:altsyncram_component
wren_a => altsyncram_f0p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f0p1:auto_generated.data_a[0]
data_a[1] => altsyncram_f0p1:auto_generated.data_a[1]
data_a[2] => altsyncram_f0p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f0p1:auto_generated.address_a[0]
address_a[1] => altsyncram_f0p1:auto_generated.address_a[1]
address_a[2] => altsyncram_f0p1:auto_generated.address_a[2]
address_a[3] => altsyncram_f0p1:auto_generated.address_a[3]
address_a[4] => altsyncram_f0p1:auto_generated.address_a[4]
address_a[5] => altsyncram_f0p1:auto_generated.address_a[5]
address_a[6] => altsyncram_f0p1:auto_generated.address_a[6]
address_a[7] => altsyncram_f0p1:auto_generated.address_a[7]
address_a[8] => altsyncram_f0p1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f0p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f0p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f0p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f0p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawS:ScoreBoard|NineIm:N2|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|drawS:ScoreBoard|NineNineCounter:Nc
getScore => SecondDigit[0]~reg0.CLK
getScore => SecondDigit[1]~reg0.CLK
getScore => SecondDigit[2]~reg0.CLK
getScore => SecondDigit[3]~reg0.CLK
getScore => SecondDigit[4]~reg0.CLK
getScore => FirstDigit[0]~reg0.CLK
getScore => FirstDigit[1]~reg0.CLK
getScore => FirstDigit[2]~reg0.CLK
getScore => FirstDigit[3]~reg0.CLK
getScore => FirstDigit[4]~reg0.CLK
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => SecondDigit.OUTPUTSELECT
number_of_score => SecondDigit.OUTPUTSELECT
number_of_score => SecondDigit.OUTPUTSELECT
number_of_score => SecondDigit.OUTPUTSELECT
number_of_score => SecondDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.OUTPUTSELECT
number_of_score => FirstDigit.DATAB
FirstDigit[0] <= FirstDigit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FirstDigit[1] <= FirstDigit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FirstDigit[2] <= FirstDigit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FirstDigit[3] <= FirstDigit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FirstDigit[4] <= FirstDigit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondDigit[0] <= SecondDigit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondDigit[1] <= SecondDigit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondDigit[2] <= SecondDigit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondDigit[3] <= SecondDigit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondDigit[4] <= SecondDigit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|NineMux:FirstDigit
Zero[0] => Mux2.IN0
Zero[0] => Mux2.IN1
Zero[0] => Mux2.IN2
Zero[0] => Mux2.IN3
Zero[0] => Mux2.IN4
Zero[0] => Mux2.IN5
Zero[0] => Mux2.IN6
Zero[1] => Mux1.IN0
Zero[1] => Mux1.IN1
Zero[1] => Mux1.IN2
Zero[1] => Mux1.IN3
Zero[1] => Mux1.IN4
Zero[1] => Mux1.IN5
Zero[1] => Mux1.IN6
Zero[2] => Mux0.IN0
Zero[2] => Mux0.IN1
Zero[2] => Mux0.IN2
Zero[2] => Mux0.IN3
Zero[2] => Mux0.IN4
Zero[2] => Mux0.IN5
Zero[2] => Mux0.IN6
One[0] => Mux2.IN7
One[1] => Mux1.IN7
One[2] => Mux0.IN7
Two[0] => Mux2.IN8
Two[1] => Mux1.IN8
Two[2] => Mux0.IN8
Three[0] => Mux2.IN9
Three[1] => Mux1.IN9
Three[2] => Mux0.IN9
Four[0] => Mux2.IN10
Four[1] => Mux1.IN10
Four[2] => Mux0.IN10
Five[0] => Mux2.IN11
Five[1] => Mux1.IN11
Five[2] => Mux0.IN11
Six[0] => Mux2.IN12
Six[1] => Mux1.IN12
Six[2] => Mux0.IN12
Seven[0] => Mux2.IN13
Seven[1] => Mux1.IN13
Seven[2] => Mux0.IN13
Eight[0] => Mux2.IN14
Eight[1] => Mux1.IN14
Eight[2] => Mux0.IN14
Nine[0] => Mux2.IN15
Nine[1] => Mux1.IN15
Nine[2] => Mux0.IN15
Choose[0] => Mux0.IN19
Choose[0] => Mux1.IN19
Choose[0] => Mux2.IN19
Choose[1] => Mux0.IN18
Choose[1] => Mux1.IN18
Choose[1] => Mux2.IN18
Choose[2] => Mux0.IN17
Choose[2] => Mux1.IN17
Choose[2] => Mux2.IN17
Choose[3] => Mux0.IN16
Choose[3] => Mux1.IN16
Choose[3] => Mux2.IN16
NumberOut[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
NumberOut[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
NumberOut[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|NineMux:SecondDigit
Zero[0] => Mux2.IN0
Zero[0] => Mux2.IN1
Zero[0] => Mux2.IN2
Zero[0] => Mux2.IN3
Zero[0] => Mux2.IN4
Zero[0] => Mux2.IN5
Zero[0] => Mux2.IN6
Zero[1] => Mux1.IN0
Zero[1] => Mux1.IN1
Zero[1] => Mux1.IN2
Zero[1] => Mux1.IN3
Zero[1] => Mux1.IN4
Zero[1] => Mux1.IN5
Zero[1] => Mux1.IN6
Zero[2] => Mux0.IN0
Zero[2] => Mux0.IN1
Zero[2] => Mux0.IN2
Zero[2] => Mux0.IN3
Zero[2] => Mux0.IN4
Zero[2] => Mux0.IN5
Zero[2] => Mux0.IN6
One[0] => Mux2.IN7
One[1] => Mux1.IN7
One[2] => Mux0.IN7
Two[0] => Mux2.IN8
Two[1] => Mux1.IN8
Two[2] => Mux0.IN8
Three[0] => Mux2.IN9
Three[1] => Mux1.IN9
Three[2] => Mux0.IN9
Four[0] => Mux2.IN10
Four[1] => Mux1.IN10
Four[2] => Mux0.IN10
Five[0] => Mux2.IN11
Five[1] => Mux1.IN11
Five[2] => Mux0.IN11
Six[0] => Mux2.IN12
Six[1] => Mux1.IN12
Six[2] => Mux0.IN12
Seven[0] => Mux2.IN13
Seven[1] => Mux1.IN13
Seven[2] => Mux0.IN13
Eight[0] => Mux2.IN14
Eight[1] => Mux1.IN14
Eight[2] => Mux0.IN14
Nine[0] => Mux2.IN15
Nine[1] => Mux1.IN15
Nine[2] => Mux0.IN15
Choose[0] => Mux0.IN19
Choose[0] => Mux1.IN19
Choose[0] => Mux2.IN19
Choose[1] => Mux0.IN18
Choose[1] => Mux1.IN18
Choose[1] => Mux2.IN18
Choose[2] => Mux0.IN17
Choose[2] => Mux1.IN17
Choose[2] => Mux2.IN17
Choose[3] => Mux0.IN16
Choose[3] => Mux1.IN16
Choose[3] => Mux2.IN16
NumberOut[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
NumberOut[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
NumberOut[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|NumberCounter:First
X_p[0] => Add3.IN11
X_p[1] => Add3.IN10
X_p[2] => Add3.IN9
X_p[3] => Add3.IN8
X_p[4] => Add3.IN7
X_p[5] => Add3.IN6
X_p[6] => Add3.IN5
X_p[7] => Add3.IN4
Y_p[0] => Add4.IN10
Y_p[1] => Add4.IN9
Y_p[2] => Add4.IN8
Y_p[3] => Add4.IN7
Y_p[4] => Add4.IN6
Y_p[5] => Add4.IN5
Y_p[6] => Add4.IN4
CLK => Y_out[0]~reg0.CLK
CLK => Y_out[1]~reg0.CLK
CLK => Y_out[2]~reg0.CLK
CLK => Y_out[3]~reg0.CLK
CLK => Y_out[4]~reg0.CLK
CLK => Y_out[5]~reg0.CLK
CLK => Y_out[6]~reg0.CLK
CLK => X_out[0]~reg0.CLK
CLK => X_out[1]~reg0.CLK
CLK => X_out[2]~reg0.CLK
CLK => X_out[3]~reg0.CLK
CLK => X_out[4]~reg0.CLK
CLK => X_out[5]~reg0.CLK
CLK => X_out[6]~reg0.CLK
CLK => X_out[7]~reg0.CLK
CLK => y_counter[0].CLK
CLK => y_counter[1].CLK
CLK => y_counter[2].CLK
CLK => y_counter[3].CLK
CLK => x_counter[0].CLK
CLK => x_counter[1].CLK
CLK => x_counter[2].CLK
CLK => x_counter[3].CLK
CLK => x_counter[4].CLK
CLK => Address[0]~reg0.CLK
CLK => Address[1]~reg0.CLK
CLK => Address[2]~reg0.CLK
CLK => Address[3]~reg0.CLK
CLK => Address[4]~reg0.CLK
CLK => Address[5]~reg0.CLK
CLK => Address[6]~reg0.CLK
CLK => Address[7]~reg0.CLK
CLK => Address[8]~reg0.CLK
X_out[0] <= X_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[1] <= X_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[2] <= X_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[3] <= X_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[4] <= X_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[5] <= X_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[6] <= X_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[7] <= X_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[0] <= Y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[1] <= Y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[2] <= Y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[3] <= Y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[4] <= Y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[5] <= Y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[6] <= Y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[0] <= Address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[1] <= Address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[2] <= Address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[3] <= Address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[4] <= Address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[5] <= Address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[6] <= Address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[7] <= Address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[8] <= Address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawS:ScoreBoard|NumberCounter:Second
X_p[0] => Add3.IN11
X_p[1] => Add3.IN10
X_p[2] => Add3.IN9
X_p[3] => Add3.IN8
X_p[4] => Add3.IN7
X_p[5] => Add3.IN6
X_p[6] => Add3.IN5
X_p[7] => Add3.IN4
Y_p[0] => Add4.IN10
Y_p[1] => Add4.IN9
Y_p[2] => Add4.IN8
Y_p[3] => Add4.IN7
Y_p[4] => Add4.IN6
Y_p[5] => Add4.IN5
Y_p[6] => Add4.IN4
CLK => Y_out[0]~reg0.CLK
CLK => Y_out[1]~reg0.CLK
CLK => Y_out[2]~reg0.CLK
CLK => Y_out[3]~reg0.CLK
CLK => Y_out[4]~reg0.CLK
CLK => Y_out[5]~reg0.CLK
CLK => Y_out[6]~reg0.CLK
CLK => X_out[0]~reg0.CLK
CLK => X_out[1]~reg0.CLK
CLK => X_out[2]~reg0.CLK
CLK => X_out[3]~reg0.CLK
CLK => X_out[4]~reg0.CLK
CLK => X_out[5]~reg0.CLK
CLK => X_out[6]~reg0.CLK
CLK => X_out[7]~reg0.CLK
CLK => y_counter[0].CLK
CLK => y_counter[1].CLK
CLK => y_counter[2].CLK
CLK => y_counter[3].CLK
CLK => x_counter[0].CLK
CLK => x_counter[1].CLK
CLK => x_counter[2].CLK
CLK => x_counter[3].CLK
CLK => x_counter[4].CLK
CLK => Address[0]~reg0.CLK
CLK => Address[1]~reg0.CLK
CLK => Address[2]~reg0.CLK
CLK => Address[3]~reg0.CLK
CLK => Address[4]~reg0.CLK
CLK => Address[5]~reg0.CLK
CLK => Address[6]~reg0.CLK
CLK => Address[7]~reg0.CLK
CLK => Address[8]~reg0.CLK
X_out[0] <= X_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[1] <= X_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[2] <= X_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[3] <= X_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[4] <= X_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[5] <= X_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[6] <= X_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_out[7] <= X_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[0] <= Y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[1] <= Y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[2] <= Y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[3] <= Y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[4] <= Y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[5] <= Y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[6] <= Y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[0] <= Address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[1] <= Address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[2] <= Address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[3] <= Address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[4] <= Address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[5] <= Address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[6] <= Address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[7] <= Address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[8] <= Address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background
Choose[0] => Choose[0].IN1
Choose[1] => Choose[1].IN1
Choose[2] => Choose[2].IN1
Choose[3] => Choose[3].IN1
CLOCK_50 => CLOCK_50.IN9
finalx[0] <= x_ychooser:choose.port5
finalx[1] <= x_ychooser:choose.port5
finalx[2] <= x_ychooser:choose.port5
finalx[3] <= x_ychooser:choose.port5
finalx[4] <= x_ychooser:choose.port5
finalx[5] <= x_ychooser:choose.port5
finalx[6] <= x_ychooser:choose.port5
finalx[7] <= x_ychooser:choose.port5
finaly[0] <= x_ychooser:choose.port6
finaly[1] <= x_ychooser:choose.port6
finaly[2] <= x_ychooser:choose.port6
finaly[3] <= x_ychooser:choose.port6
finaly[4] <= x_ychooser:choose.port6
finaly[5] <= x_ychooser:choose.port6
finaly[6] <= x_ychooser:choose.port6
finalColor[0] <= x_ychooser:choose.port15
finalColor[1] <= x_ychooser:choose.port15
finalColor[2] <= x_ychooser:choose.port15


|top|drawB:Background|counter:c
CLOCK => y_out[0]~reg0.CLK
CLOCK => y_out[1]~reg0.CLK
CLOCK => y_out[2]~reg0.CLK
CLOCK => y_out[3]~reg0.CLK
CLOCK => y_out[4]~reg0.CLK
CLOCK => y_out[5]~reg0.CLK
CLOCK => y_out[6]~reg0.CLK
CLOCK => x_out[0]~reg0.CLK
CLOCK => x_out[1]~reg0.CLK
CLOCK => x_out[2]~reg0.CLK
CLOCK => x_out[3]~reg0.CLK
CLOCK => x_out[4]~reg0.CLK
CLOCK => x_out[5]~reg0.CLK
CLOCK => x_out[6]~reg0.CLK
CLOCK => x_out[7]~reg0.CLK
CLOCK => ADDRESS[0]~reg0.CLK
CLOCK => ADDRESS[1]~reg0.CLK
CLOCK => ADDRESS[2]~reg0.CLK
CLOCK => ADDRESS[3]~reg0.CLK
CLOCK => ADDRESS[4]~reg0.CLK
CLOCK => ADDRESS[5]~reg0.CLK
CLOCK => ADDRESS[6]~reg0.CLK
CLOCK => ADDRESS[7]~reg0.CLK
CLOCK => ADDRESS[8]~reg0.CLK
CLOCK => ADDRESS[9]~reg0.CLK
CLOCK => ADDRESS[10]~reg0.CLK
CLOCK => ADDRESS[11]~reg0.CLK
CLOCK => ADDRESS[12]~reg0.CLK
CLOCK => ADDRESS[13]~reg0.CLK
CLOCK => ADDRESS[14]~reg0.CLK
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[5] <= ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[6] <= ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[8] <= ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[9] <= ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[10] <= ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[11] <= ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[12] <= ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[13] <= ADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[14] <= ADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|x_ychooser:choose
command[0] => Decoder0.IN3
command[0] => Mux0.IN11
command[0] => Mux1.IN11
command[0] => Mux2.IN11
command[0] => Mux3.IN19
command[1] => Decoder0.IN2
command[1] => Mux0.IN10
command[1] => Mux1.IN10
command[1] => Mux2.IN10
command[1] => Mux3.IN18
command[2] => Decoder0.IN1
command[2] => Mux0.IN9
command[2] => Mux1.IN9
command[2] => Mux2.IN9
command[2] => Mux3.IN17
command[3] => Decoder0.IN0
command[3] => Mux0.IN8
command[3] => Mux1.IN8
command[3] => Mux2.IN8
command[3] => Mux3.IN16
xin1[0] => Selector8.IN2
xin1[1] => Selector9.IN2
xin1[2] => Selector10.IN2
xin1[3] => Selector11.IN2
xin1[4] => Selector12.IN2
xin1[5] => Selector13.IN2
xin1[6] => Selector14.IN2
xin1[7] => Selector15.IN2
yin1[0] => Selector0.IN2
yin1[1] => Selector1.IN2
yin1[2] => Selector2.IN2
yin1[3] => Selector3.IN2
yin1[4] => Selector4.IN2
yin1[5] => Selector5.IN2
yin1[6] => Selector6.IN2
xin2[0] => Selector8.IN3
xin2[1] => Selector9.IN3
xin2[2] => Selector10.IN3
xin2[3] => Selector11.IN3
xin2[4] => Selector12.IN3
xin2[5] => Selector13.IN3
xin2[6] => Selector14.IN3
xin2[7] => Selector15.IN3
yin2[0] => Selector0.IN3
yin2[1] => Selector1.IN3
yin2[2] => Selector2.IN3
yin2[3] => Selector3.IN3
yin2[4] => Selector4.IN3
yin2[5] => Selector5.IN3
yin2[6] => Selector6.IN3
out_x[0] <= out_x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
color1in[0] => Mux0.IN12
color1in[1] => Mux1.IN12
color1in[2] => Mux2.IN12
color2in[0] => Mux0.IN13
color2in[1] => Mux1.IN13
color2in[2] => Mux2.IN13
color3in[0] => Mux0.IN14
color3in[1] => Mux1.IN14
color3in[2] => Mux2.IN14
color4in[0] => Mux0.IN15
color4in[1] => Mux1.IN15
color4in[2] => Mux2.IN15
color5in[0] => Mux0.IN16
color5in[1] => Mux1.IN16
color5in[2] => Mux2.IN16
color6in[0] => Mux0.IN17
color6in[1] => Mux1.IN17
color6in[2] => Mux2.IN17
color7in[0] => Mux0.IN18
color7in[1] => Mux1.IN18
color7in[2] => Mux2.IN18
color8in[0] => Mux0.IN19
color8in[1] => Mux1.IN19
color8in[2] => Mux2.IN19
colorout[0] <= colorout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colorout[1] <= colorout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colorout[2] <= colorout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back1:comb_3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawB:Background|Back1:comb_3|altsyncram:altsyncram_component
wren_a => altsyncram_gip1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gip1:auto_generated.data_a[0]
data_a[1] => altsyncram_gip1:auto_generated.data_a[1]
data_a[2] => altsyncram_gip1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gip1:auto_generated.address_a[0]
address_a[1] => altsyncram_gip1:auto_generated.address_a[1]
address_a[2] => altsyncram_gip1:auto_generated.address_a[2]
address_a[3] => altsyncram_gip1:auto_generated.address_a[3]
address_a[4] => altsyncram_gip1:auto_generated.address_a[4]
address_a[5] => altsyncram_gip1:auto_generated.address_a[5]
address_a[6] => altsyncram_gip1:auto_generated.address_a[6]
address_a[7] => altsyncram_gip1:auto_generated.address_a[7]
address_a[8] => altsyncram_gip1:auto_generated.address_a[8]
address_a[9] => altsyncram_gip1:auto_generated.address_a[9]
address_a[10] => altsyncram_gip1:auto_generated.address_a[10]
address_a[11] => altsyncram_gip1:auto_generated.address_a[11]
address_a[12] => altsyncram_gip1:auto_generated.address_a[12]
address_a[13] => altsyncram_gip1:auto_generated.address_a[13]
address_a[14] => altsyncram_gip1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gip1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gip1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gip1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gip1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|Back1:comb_3|altsyncram:altsyncram_component|altsyncram_gip1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|Back1:comb_3|altsyncram:altsyncram_component|altsyncram_gip1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back1:comb_3|altsyncram:altsyncram_component|altsyncram_gip1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back1:comb_3|altsyncram:altsyncram_component|altsyncram_gip1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|drawB:Background|Back2:comb_4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawB:Background|Back2:comb_4|altsyncram:altsyncram_component
wren_a => altsyncram_hip1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hip1:auto_generated.data_a[0]
data_a[1] => altsyncram_hip1:auto_generated.data_a[1]
data_a[2] => altsyncram_hip1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hip1:auto_generated.address_a[0]
address_a[1] => altsyncram_hip1:auto_generated.address_a[1]
address_a[2] => altsyncram_hip1:auto_generated.address_a[2]
address_a[3] => altsyncram_hip1:auto_generated.address_a[3]
address_a[4] => altsyncram_hip1:auto_generated.address_a[4]
address_a[5] => altsyncram_hip1:auto_generated.address_a[5]
address_a[6] => altsyncram_hip1:auto_generated.address_a[6]
address_a[7] => altsyncram_hip1:auto_generated.address_a[7]
address_a[8] => altsyncram_hip1:auto_generated.address_a[8]
address_a[9] => altsyncram_hip1:auto_generated.address_a[9]
address_a[10] => altsyncram_hip1:auto_generated.address_a[10]
address_a[11] => altsyncram_hip1:auto_generated.address_a[11]
address_a[12] => altsyncram_hip1:auto_generated.address_a[12]
address_a[13] => altsyncram_hip1:auto_generated.address_a[13]
address_a[14] => altsyncram_hip1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hip1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hip1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hip1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hip1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|Back2:comb_4|altsyncram:altsyncram_component|altsyncram_hip1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|Back2:comb_4|altsyncram:altsyncram_component|altsyncram_hip1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back2:comb_4|altsyncram:altsyncram_component|altsyncram_hip1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back2:comb_4|altsyncram:altsyncram_component|altsyncram_hip1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|drawB:Background|Back3:comb_5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|top|drawB:Background|Back3:comb_5|altsyncram:altsyncram_component
wren_a => altsyncram_bc34:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bc34:auto_generated.data_a[0]
data_a[1] => altsyncram_bc34:auto_generated.data_a[1]
data_a[2] => altsyncram_bc34:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bc34:auto_generated.address_a[0]
address_a[1] => altsyncram_bc34:auto_generated.address_a[1]
address_a[2] => altsyncram_bc34:auto_generated.address_a[2]
address_a[3] => altsyncram_bc34:auto_generated.address_a[3]
address_a[4] => altsyncram_bc34:auto_generated.address_a[4]
address_a[5] => altsyncram_bc34:auto_generated.address_a[5]
address_a[6] => altsyncram_bc34:auto_generated.address_a[6]
address_a[7] => altsyncram_bc34:auto_generated.address_a[7]
address_a[8] => altsyncram_bc34:auto_generated.address_a[8]
address_a[9] => altsyncram_bc34:auto_generated.address_a[9]
address_a[10] => altsyncram_bc34:auto_generated.address_a[10]
address_a[11] => altsyncram_bc34:auto_generated.address_a[11]
address_a[12] => altsyncram_bc34:auto_generated.address_a[12]
address_a[13] => altsyncram_bc34:auto_generated.address_a[13]
address_a[14] => altsyncram_bc34:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bc34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bc34:auto_generated.q_a[0]
q_a[1] <= altsyncram_bc34:auto_generated.q_a[1]
q_a[2] <= altsyncram_bc34:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|Back3:comb_5|altsyncram:altsyncram_component|altsyncram_bc34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|Back3:comb_5|altsyncram:altsyncram_component|altsyncram_bc34:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back3:comb_5|altsyncram:altsyncram_component|altsyncram_bc34:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back3:comb_5|altsyncram:altsyncram_component|altsyncram_bc34:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|drawB:Background|Back4:comb_6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawB:Background|Back4:comb_6|altsyncram:altsyncram_component
wren_a => altsyncram_jip1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jip1:auto_generated.data_a[0]
data_a[1] => altsyncram_jip1:auto_generated.data_a[1]
data_a[2] => altsyncram_jip1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jip1:auto_generated.address_a[0]
address_a[1] => altsyncram_jip1:auto_generated.address_a[1]
address_a[2] => altsyncram_jip1:auto_generated.address_a[2]
address_a[3] => altsyncram_jip1:auto_generated.address_a[3]
address_a[4] => altsyncram_jip1:auto_generated.address_a[4]
address_a[5] => altsyncram_jip1:auto_generated.address_a[5]
address_a[6] => altsyncram_jip1:auto_generated.address_a[6]
address_a[7] => altsyncram_jip1:auto_generated.address_a[7]
address_a[8] => altsyncram_jip1:auto_generated.address_a[8]
address_a[9] => altsyncram_jip1:auto_generated.address_a[9]
address_a[10] => altsyncram_jip1:auto_generated.address_a[10]
address_a[11] => altsyncram_jip1:auto_generated.address_a[11]
address_a[12] => altsyncram_jip1:auto_generated.address_a[12]
address_a[13] => altsyncram_jip1:auto_generated.address_a[13]
address_a[14] => altsyncram_jip1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jip1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jip1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jip1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jip1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|Back4:comb_6|altsyncram:altsyncram_component|altsyncram_jip1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|Back4:comb_6|altsyncram:altsyncram_component|altsyncram_jip1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back4:comb_6|altsyncram:altsyncram_component|altsyncram_jip1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back4:comb_6|altsyncram:altsyncram_component|altsyncram_jip1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|drawB:Background|Back5:comb_7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawB:Background|Back5:comb_7|altsyncram:altsyncram_component
wren_a => altsyncram_kip1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kip1:auto_generated.data_a[0]
data_a[1] => altsyncram_kip1:auto_generated.data_a[1]
data_a[2] => altsyncram_kip1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kip1:auto_generated.address_a[0]
address_a[1] => altsyncram_kip1:auto_generated.address_a[1]
address_a[2] => altsyncram_kip1:auto_generated.address_a[2]
address_a[3] => altsyncram_kip1:auto_generated.address_a[3]
address_a[4] => altsyncram_kip1:auto_generated.address_a[4]
address_a[5] => altsyncram_kip1:auto_generated.address_a[5]
address_a[6] => altsyncram_kip1:auto_generated.address_a[6]
address_a[7] => altsyncram_kip1:auto_generated.address_a[7]
address_a[8] => altsyncram_kip1:auto_generated.address_a[8]
address_a[9] => altsyncram_kip1:auto_generated.address_a[9]
address_a[10] => altsyncram_kip1:auto_generated.address_a[10]
address_a[11] => altsyncram_kip1:auto_generated.address_a[11]
address_a[12] => altsyncram_kip1:auto_generated.address_a[12]
address_a[13] => altsyncram_kip1:auto_generated.address_a[13]
address_a[14] => altsyncram_kip1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kip1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kip1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kip1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kip1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|Back5:comb_7|altsyncram:altsyncram_component|altsyncram_kip1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|Back5:comb_7|altsyncram:altsyncram_component|altsyncram_kip1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back5:comb_7|altsyncram:altsyncram_component|altsyncram_kip1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back5:comb_7|altsyncram:altsyncram_component|altsyncram_kip1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|drawB:Background|Back6:comb_8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawB:Background|Back6:comb_8|altsyncram:altsyncram_component
wren_a => altsyncram_lip1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lip1:auto_generated.data_a[0]
data_a[1] => altsyncram_lip1:auto_generated.data_a[1]
data_a[2] => altsyncram_lip1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lip1:auto_generated.address_a[0]
address_a[1] => altsyncram_lip1:auto_generated.address_a[1]
address_a[2] => altsyncram_lip1:auto_generated.address_a[2]
address_a[3] => altsyncram_lip1:auto_generated.address_a[3]
address_a[4] => altsyncram_lip1:auto_generated.address_a[4]
address_a[5] => altsyncram_lip1:auto_generated.address_a[5]
address_a[6] => altsyncram_lip1:auto_generated.address_a[6]
address_a[7] => altsyncram_lip1:auto_generated.address_a[7]
address_a[8] => altsyncram_lip1:auto_generated.address_a[8]
address_a[9] => altsyncram_lip1:auto_generated.address_a[9]
address_a[10] => altsyncram_lip1:auto_generated.address_a[10]
address_a[11] => altsyncram_lip1:auto_generated.address_a[11]
address_a[12] => altsyncram_lip1:auto_generated.address_a[12]
address_a[13] => altsyncram_lip1:auto_generated.address_a[13]
address_a[14] => altsyncram_lip1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lip1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lip1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lip1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lip1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|Back6:comb_8|altsyncram:altsyncram_component|altsyncram_lip1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|Back6:comb_8|altsyncram:altsyncram_component|altsyncram_lip1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back6:comb_8|altsyncram:altsyncram_component|altsyncram_lip1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Back6:comb_8|altsyncram:altsyncram_component|altsyncram_lip1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|drawB:Background|Sbackground:start
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawB:Background|Sbackground:start|altsyncram:altsyncram_component
wren_a => altsyncram_pgp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pgp1:auto_generated.data_a[0]
data_a[1] => altsyncram_pgp1:auto_generated.data_a[1]
data_a[2] => altsyncram_pgp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pgp1:auto_generated.address_a[0]
address_a[1] => altsyncram_pgp1:auto_generated.address_a[1]
address_a[2] => altsyncram_pgp1:auto_generated.address_a[2]
address_a[3] => altsyncram_pgp1:auto_generated.address_a[3]
address_a[4] => altsyncram_pgp1:auto_generated.address_a[4]
address_a[5] => altsyncram_pgp1:auto_generated.address_a[5]
address_a[6] => altsyncram_pgp1:auto_generated.address_a[6]
address_a[7] => altsyncram_pgp1:auto_generated.address_a[7]
address_a[8] => altsyncram_pgp1:auto_generated.address_a[8]
address_a[9] => altsyncram_pgp1:auto_generated.address_a[9]
address_a[10] => altsyncram_pgp1:auto_generated.address_a[10]
address_a[11] => altsyncram_pgp1:auto_generated.address_a[11]
address_a[12] => altsyncram_pgp1:auto_generated.address_a[12]
address_a[13] => altsyncram_pgp1:auto_generated.address_a[13]
address_a[14] => altsyncram_pgp1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pgp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pgp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pgp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pgp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|Sbackground:start|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|Sbackground:start|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Sbackground:start|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|Sbackground:start|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|drawB:Background|RamBack_withletter:letter
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|drawB:Background|RamBack_withletter:letter|altsyncram:altsyncram_component
wren_a => altsyncram_a5q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5q1:auto_generated.data_a[0]
data_a[1] => altsyncram_a5q1:auto_generated.data_a[1]
data_a[2] => altsyncram_a5q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a5q1:auto_generated.address_a[0]
address_a[1] => altsyncram_a5q1:auto_generated.address_a[1]
address_a[2] => altsyncram_a5q1:auto_generated.address_a[2]
address_a[3] => altsyncram_a5q1:auto_generated.address_a[3]
address_a[4] => altsyncram_a5q1:auto_generated.address_a[4]
address_a[5] => altsyncram_a5q1:auto_generated.address_a[5]
address_a[6] => altsyncram_a5q1:auto_generated.address_a[6]
address_a[7] => altsyncram_a5q1:auto_generated.address_a[7]
address_a[8] => altsyncram_a5q1:auto_generated.address_a[8]
address_a[9] => altsyncram_a5q1:auto_generated.address_a[9]
address_a[10] => altsyncram_a5q1:auto_generated.address_a[10]
address_a[11] => altsyncram_a5q1:auto_generated.address_a[11]
address_a[12] => altsyncram_a5q1:auto_generated.address_a[12]
address_a[13] => altsyncram_a5q1:auto_generated.address_a[13]
address_a[14] => altsyncram_a5q1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a5q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a5q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a5q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|drawB:Background|RamBack_withletter:letter|altsyncram:altsyncram_component|altsyncram_a5q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|drawB:Background|RamBack_withletter:letter|altsyncram:altsyncram_component|altsyncram_a5q1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|RamBack_withletter:letter|altsyncram:altsyncram_component|altsyncram_a5q1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|drawB:Background|RamBack_withletter:letter|altsyncram:altsyncram_component|altsyncram_a5q1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|Screen:vga_buffer
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|Screen:vga_buffer|altsyncram:altsyncram_component
wren_a => altsyncram_dgm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dgm1:auto_generated.data_a[0]
data_a[1] => altsyncram_dgm1:auto_generated.data_a[1]
data_a[2] => altsyncram_dgm1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dgm1:auto_generated.address_a[0]
address_a[1] => altsyncram_dgm1:auto_generated.address_a[1]
address_a[2] => altsyncram_dgm1:auto_generated.address_a[2]
address_a[3] => altsyncram_dgm1:auto_generated.address_a[3]
address_a[4] => altsyncram_dgm1:auto_generated.address_a[4]
address_a[5] => altsyncram_dgm1:auto_generated.address_a[5]
address_a[6] => altsyncram_dgm1:auto_generated.address_a[6]
address_a[7] => altsyncram_dgm1:auto_generated.address_a[7]
address_a[8] => altsyncram_dgm1:auto_generated.address_a[8]
address_a[9] => altsyncram_dgm1:auto_generated.address_a[9]
address_a[10] => altsyncram_dgm1:auto_generated.address_a[10]
address_a[11] => altsyncram_dgm1:auto_generated.address_a[11]
address_a[12] => altsyncram_dgm1:auto_generated.address_a[12]
address_a[13] => altsyncram_dgm1:auto_generated.address_a[13]
address_a[14] => altsyncram_dgm1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dgm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dgm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dgm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dgm1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|Screen:vga_buffer|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|top|Screen:vga_buffer|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|Screen:vga_buffer|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|Screen:vga_buffer|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|vga_address_translator:address_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|Newcounter:VGA_position
CLOCK => y_out[0]~reg0.CLK
CLOCK => y_out[1]~reg0.CLK
CLOCK => y_out[2]~reg0.CLK
CLOCK => y_out[3]~reg0.CLK
CLOCK => y_out[4]~reg0.CLK
CLOCK => y_out[5]~reg0.CLK
CLOCK => y_out[6]~reg0.CLK
CLOCK => x_out[0]~reg0.CLK
CLOCK => x_out[1]~reg0.CLK
CLOCK => x_out[2]~reg0.CLK
CLOCK => x_out[3]~reg0.CLK
CLOCK => x_out[4]~reg0.CLK
CLOCK => x_out[5]~reg0.CLK
CLOCK => x_out[6]~reg0.CLK
CLOCK => x_out[7]~reg0.CLK
CLOCK => ADDRESS[0]~reg0.CLK
CLOCK => ADDRESS[1]~reg0.CLK
CLOCK => ADDRESS[2]~reg0.CLK
CLOCK => ADDRESS[3]~reg0.CLK
CLOCK => ADDRESS[4]~reg0.CLK
CLOCK => ADDRESS[5]~reg0.CLK
CLOCK => ADDRESS[6]~reg0.CLK
CLOCK => ADDRESS[7]~reg0.CLK
CLOCK => ADDRESS[8]~reg0.CLK
CLOCK => ADDRESS[9]~reg0.CLK
CLOCK => ADDRESS[10]~reg0.CLK
CLOCK => ADDRESS[11]~reg0.CLK
CLOCK => ADDRESS[12]~reg0.CLK
CLOCK => ADDRESS[13]~reg0.CLK
CLOCK => ADDRESS[14]~reg0.CLK
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[5] <= ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[6] <= ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[8] <= ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[9] <= ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[10] <= ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[11] <= ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[12] <= ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[13] <= ADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[14] <= ADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|counter_60Hz:VGA_frequency
CLOCK => signal~reg0.CLK
CLOCK => counter[0].CLK
CLOCK => counter[1].CLK
CLOCK => counter[2].CLK
CLOCK => counter[3].CLK
CLOCK => counter[4].CLK
CLOCK => counter[5].CLK
CLOCK => counter[6].CLK
CLOCK => counter[7].CLK
CLOCK => counter[8].CLK
CLOCK => counter[9].CLK
CLOCK => counter[10].CLK
CLOCK => counter[11].CLK
CLOCK => counter[12].CLK
CLOCK => counter[13].CLK
CLOCK => counter[14].CLK
CLOCK => counter[15].CLK
CLOCK => counter[16].CLK
CLOCK => counter[17].CLK
CLOCK => counter[18].CLK
CLOCK => counter[19].CLK
CLOCK => counter[20].CLK
CLOCK => counter[21].CLK
CLOCK => counter[22].CLK
CLOCK => counter[23].CLK
CLOCK => counter[24].CLK
signal <= signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|choose_address:Add
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
VGA_display => address_to_access.OUTPUTSELECT
storing_mode_address[0] => address_to_access.DATAB
storing_mode_address[1] => address_to_access.DATAB
storing_mode_address[2] => address_to_access.DATAB
storing_mode_address[3] => address_to_access.DATAB
storing_mode_address[4] => address_to_access.DATAB
storing_mode_address[5] => address_to_access.DATAB
storing_mode_address[6] => address_to_access.DATAB
storing_mode_address[7] => address_to_access.DATAB
storing_mode_address[8] => address_to_access.DATAB
storing_mode_address[9] => address_to_access.DATAB
storing_mode_address[10] => address_to_access.DATAB
storing_mode_address[11] => address_to_access.DATAB
storing_mode_address[12] => address_to_access.DATAB
storing_mode_address[13] => address_to_access.DATAB
storing_mode_address[14] => address_to_access.DATAB
displaying_mode_address[0] => address_to_access.DATAA
displaying_mode_address[1] => address_to_access.DATAA
displaying_mode_address[2] => address_to_access.DATAA
displaying_mode_address[3] => address_to_access.DATAA
displaying_mode_address[4] => address_to_access.DATAA
displaying_mode_address[5] => address_to_access.DATAA
displaying_mode_address[6] => address_to_access.DATAA
displaying_mode_address[7] => address_to_access.DATAA
displaying_mode_address[8] => address_to_access.DATAA
displaying_mode_address[9] => address_to_access.DATAA
displaying_mode_address[10] => address_to_access.DATAA
displaying_mode_address[11] => address_to_access.DATAA
displaying_mode_address[12] => address_to_access.DATAA
displaying_mode_address[13] => address_to_access.DATAA
displaying_mode_address[14] => address_to_access.DATAA
address_to_access[0] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[1] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[2] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[3] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[4] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[5] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[6] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[7] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[8] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[9] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[10] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[11] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[12] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[13] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE
address_to_access[14] <= address_to_access.DB_MAX_OUTPUT_PORT_TYPE


|top|Processor:P
X1[0] => Add0.IN15
X1[0] => Add1.IN12
X1[0] => Add2.IN12
X1[1] => Add0.IN14
X1[1] => Add1.IN11
X1[1] => Add2.IN11
X1[2] => Add0.IN13
X1[2] => Add1.IN10
X1[2] => Add2.IN10
X1[3] => Add0.IN12
X1[3] => Add1.IN9
X1[3] => Add2.IN9
X1[4] => Add0.IN11
X1[4] => Add1.IN8
X1[4] => Add2.IN8
X1[5] => Add0.IN10
X1[5] => Add1.IN7
X1[5] => Add2.IN7
X1[6] => Add0.IN9
X1[6] => Add1.IN6
X1[6] => Add2.IN6
X1[7] => Add0.IN8
X1[7] => Add1.IN5
X1[7] => Add2.IN5
X2[0] => Add3.IN15
X2[0] => Add4.IN12
X2[0] => Add5.IN12
X2[1] => Add3.IN14
X2[1] => Add4.IN11
X2[1] => Add5.IN11
X2[2] => Add3.IN13
X2[2] => Add4.IN10
X2[2] => Add5.IN10
X2[3] => Add3.IN12
X2[3] => Add4.IN9
X2[3] => Add5.IN9
X2[4] => Add3.IN11
X2[4] => Add4.IN8
X2[4] => Add5.IN8
X2[5] => Add3.IN10
X2[5] => Add4.IN7
X2[5] => Add5.IN7
X2[6] => Add3.IN9
X2[6] => Add4.IN6
X2[6] => Add5.IN6
X2[7] => Add3.IN8
X2[7] => Add4.IN5
X2[7] => Add5.IN5
X3[0] => Add6.IN15
X3[0] => Add7.IN12
X3[0] => Add8.IN12
X3[1] => Add6.IN14
X3[1] => Add7.IN11
X3[1] => Add8.IN11
X3[2] => Add6.IN13
X3[2] => Add7.IN10
X3[2] => Add8.IN10
X3[3] => Add6.IN12
X3[3] => Add7.IN9
X3[3] => Add8.IN9
X3[4] => Add6.IN11
X3[4] => Add7.IN8
X3[4] => Add8.IN8
X3[5] => Add6.IN10
X3[5] => Add7.IN7
X3[5] => Add8.IN7
X3[6] => Add6.IN9
X3[6] => Add7.IN6
X3[6] => Add8.IN6
X3[7] => Add6.IN8
X3[7] => Add7.IN5
X3[7] => Add8.IN5
X4[0] => Add9.IN15
X4[0] => Add10.IN12
X4[0] => Add11.IN12
X4[1] => Add9.IN14
X4[1] => Add10.IN11
X4[1] => Add11.IN11
X4[2] => Add9.IN13
X4[2] => Add10.IN10
X4[2] => Add11.IN10
X4[3] => Add9.IN12
X4[3] => Add10.IN9
X4[3] => Add11.IN9
X4[4] => Add9.IN11
X4[4] => Add10.IN8
X4[4] => Add11.IN8
X4[5] => Add9.IN10
X4[5] => Add10.IN7
X4[5] => Add11.IN7
X4[6] => Add9.IN9
X4[6] => Add10.IN6
X4[6] => Add11.IN6
X4[7] => Add9.IN8
X4[7] => Add10.IN5
X4[7] => Add11.IN5
X5[0] => Add12.IN15
X5[0] => Add13.IN12
X5[0] => Add14.IN12
X5[1] => Add12.IN14
X5[1] => Add13.IN11
X5[1] => Add14.IN11
X5[2] => Add12.IN13
X5[2] => Add13.IN10
X5[2] => Add14.IN10
X5[3] => Add12.IN12
X5[3] => Add13.IN9
X5[3] => Add14.IN9
X5[4] => Add12.IN11
X5[4] => Add13.IN8
X5[4] => Add14.IN8
X5[5] => Add12.IN10
X5[5] => Add13.IN7
X5[5] => Add14.IN7
X5[6] => Add12.IN9
X5[6] => Add13.IN6
X5[6] => Add14.IN6
X5[7] => Add12.IN8
X5[7] => Add13.IN5
X5[7] => Add14.IN5
X6[0] => Add15.IN15
X6[0] => Add16.IN12
X6[0] => Add17.IN12
X6[1] => Add15.IN14
X6[1] => Add16.IN11
X6[1] => Add17.IN11
X6[2] => Add15.IN13
X6[2] => Add16.IN10
X6[2] => Add17.IN10
X6[3] => Add15.IN12
X6[3] => Add16.IN9
X6[3] => Add17.IN9
X6[4] => Add15.IN11
X6[4] => Add16.IN8
X6[4] => Add17.IN8
X6[5] => Add15.IN10
X6[5] => Add16.IN7
X6[5] => Add17.IN7
X6[6] => Add15.IN9
X6[6] => Add16.IN6
X6[6] => Add17.IN6
X6[7] => Add15.IN8
X6[7] => Add16.IN5
X6[7] => Add17.IN5
X7[0] => Add18.IN15
X7[0] => Add19.IN12
X7[0] => Add20.IN12
X7[1] => Add18.IN14
X7[1] => Add19.IN11
X7[1] => Add20.IN11
X7[2] => Add18.IN13
X7[2] => Add19.IN10
X7[2] => Add20.IN10
X7[3] => Add18.IN12
X7[3] => Add19.IN9
X7[3] => Add20.IN9
X7[4] => Add18.IN11
X7[4] => Add19.IN8
X7[4] => Add20.IN8
X7[5] => Add18.IN10
X7[5] => Add19.IN7
X7[5] => Add20.IN7
X7[6] => Add18.IN9
X7[6] => Add19.IN6
X7[6] => Add20.IN6
X7[7] => Add18.IN8
X7[7] => Add19.IN5
X7[7] => Add20.IN5
X8[0] => Add21.IN15
X8[0] => Add22.IN12
X8[0] => Add23.IN12
X8[1] => Add21.IN14
X8[1] => Add22.IN11
X8[1] => Add23.IN11
X8[2] => Add21.IN13
X8[2] => Add22.IN10
X8[2] => Add23.IN10
X8[3] => Add21.IN12
X8[3] => Add22.IN9
X8[3] => Add23.IN9
X8[4] => Add21.IN11
X8[4] => Add22.IN8
X8[4] => Add23.IN8
X8[5] => Add21.IN10
X8[5] => Add22.IN7
X8[5] => Add23.IN7
X8[6] => Add21.IN9
X8[6] => Add22.IN6
X8[6] => Add23.IN6
X8[7] => Add21.IN8
X8[7] => Add22.IN5
X8[7] => Add23.IN5
X9[0] => Add24.IN15
X9[0] => Add25.IN12
X9[0] => Add26.IN12
X9[1] => Add24.IN14
X9[1] => Add25.IN11
X9[1] => Add26.IN11
X9[2] => Add24.IN13
X9[2] => Add25.IN10
X9[2] => Add26.IN10
X9[3] => Add24.IN12
X9[3] => Add25.IN9
X9[3] => Add26.IN9
X9[4] => Add24.IN11
X9[4] => Add25.IN8
X9[4] => Add26.IN8
X9[5] => Add24.IN10
X9[5] => Add25.IN7
X9[5] => Add26.IN7
X9[6] => Add24.IN9
X9[6] => Add25.IN6
X9[6] => Add26.IN6
X9[7] => Add24.IN8
X9[7] => Add25.IN5
X9[7] => Add26.IN5
X10[0] => Add27.IN15
X10[0] => Add28.IN12
X10[0] => Add30.IN12
X10[1] => Add27.IN14
X10[1] => Add28.IN11
X10[1] => Add30.IN11
X10[2] => Add27.IN13
X10[2] => Add28.IN10
X10[2] => Add30.IN10
X10[3] => Add27.IN12
X10[3] => Add28.IN9
X10[3] => Add30.IN9
X10[4] => Add27.IN11
X10[4] => Add28.IN8
X10[4] => Add30.IN8
X10[5] => Add27.IN10
X10[5] => Add28.IN7
X10[5] => Add30.IN7
X10[6] => Add27.IN9
X10[6] => Add28.IN6
X10[6] => Add30.IN6
X10[7] => Add27.IN8
X10[7] => Add28.IN5
X10[7] => Add30.IN5
X11[0] => Add32.IN15
X11[1] => Add32.IN14
X11[2] => Add32.IN13
X11[3] => Add32.IN12
X11[4] => Add32.IN11
X11[5] => Add32.IN10
X11[6] => Add32.IN9
X11[7] => Add32.IN8
X12[0] => Add33.IN15
X12[1] => Add33.IN14
X12[2] => Add33.IN13
X12[3] => Add33.IN12
X12[4] => Add33.IN11
X12[5] => Add33.IN10
X12[6] => Add33.IN9
X12[7] => Add33.IN8
X13[0] => Add34.IN15
X13[1] => Add34.IN14
X13[2] => Add34.IN13
X13[3] => Add34.IN12
X13[4] => Add34.IN11
X13[5] => Add34.IN10
X13[6] => Add34.IN9
X13[7] => Add34.IN8
X14[0] => Add35.IN15
X14[1] => Add35.IN14
X14[2] => Add35.IN13
X14[3] => Add35.IN12
X14[4] => Add35.IN11
X14[5] => Add35.IN10
X14[6] => Add35.IN9
X14[7] => Add35.IN8
X15[0] => Add36.IN15
X15[1] => Add36.IN14
X15[2] => Add36.IN13
X15[3] => Add36.IN12
X15[4] => Add36.IN11
X15[5] => Add36.IN10
X15[6] => Add36.IN9
X15[7] => Add36.IN8
XfirstDigit[0] => Mux10.IN17
XfirstDigit[1] => Mux9.IN18
XfirstDigit[2] => Mux8.IN18
XfirstDigit[3] => Mux7.IN18
XfirstDigit[4] => Mux6.IN18
XfirstDigit[5] => Mux5.IN18
XfirstDigit[6] => Mux4.IN18
XfirstDigit[7] => Mux3.IN18
XsecondDigit[0] => Mux10.IN18
XsecondDigit[1] => Mux9.IN19
XsecondDigit[2] => Mux8.IN19
XsecondDigit[3] => Mux7.IN19
XsecondDigit[4] => Mux6.IN19
XsecondDigit[5] => Mux5.IN19
XsecondDigit[6] => Mux4.IN19
XsecondDigit[7] => Mux3.IN19
YfirstDigit[0] => Mux17.IN10
YfirstDigit[1] => Mux16.IN15
YfirstDigit[2] => Mux15.IN15
YfirstDigit[3] => Mux14.IN18
YfirstDigit[4] => Mux13.IN18
YfirstDigit[5] => Mux12.IN18
YfirstDigit[6] => Mux11.IN18
YsecondDigit[0] => Mux17.IN11
YsecondDigit[1] => Mux16.IN16
YsecondDigit[2] => Mux15.IN16
YsecondDigit[3] => Mux14.IN19
YsecondDigit[4] => Mux13.IN19
YsecondDigit[5] => Mux12.IN19
YsecondDigit[6] => Mux11.IN19
Color1Digit[0] => Mux2.IN19
Color1Digit[1] => Mux1.IN19
Color1Digit[2] => Mux0.IN19
Color2Digit[0] => Mux2.IN23
Color2Digit[1] => Mux1.IN23
Color2Digit[2] => Mux0.IN23
Xbackground[0] => Mux10.IN19
Xbackground[0] => Mux10.IN20
Xbackground[0] => Mux10.IN21
Xbackground[1] => Mux9.IN20
Xbackground[1] => Mux9.IN21
Xbackground[1] => Mux9.IN22
Xbackground[2] => Mux8.IN20
Xbackground[2] => Mux8.IN21
Xbackground[2] => Mux8.IN22
Xbackground[3] => Mux7.IN20
Xbackground[3] => Mux7.IN21
Xbackground[3] => Mux7.IN22
Xbackground[4] => Mux6.IN20
Xbackground[4] => Mux6.IN21
Xbackground[4] => Mux6.IN22
Xbackground[5] => Mux5.IN20
Xbackground[5] => Mux5.IN21
Xbackground[5] => Mux5.IN22
Xbackground[6] => Mux4.IN20
Xbackground[6] => Mux4.IN21
Xbackground[6] => Mux4.IN22
Xbackground[7] => Mux3.IN20
Xbackground[7] => Mux3.IN21
Xbackground[7] => Mux3.IN22
Ybackground[0] => Mux17.IN12
Ybackground[0] => Mux17.IN13
Ybackground[0] => Mux17.IN14
Ybackground[1] => Mux16.IN17
Ybackground[1] => Mux16.IN18
Ybackground[1] => Mux16.IN19
Ybackground[2] => Mux15.IN17
Ybackground[2] => Mux15.IN18
Ybackground[2] => Mux15.IN19
Ybackground[3] => Mux14.IN20
Ybackground[3] => Mux14.IN21
Ybackground[3] => Mux14.IN22
Ybackground[4] => Mux13.IN20
Ybackground[4] => Mux13.IN21
Ybackground[4] => Mux13.IN22
Ybackground[5] => Mux12.IN20
Ybackground[5] => Mux12.IN21
Ybackground[5] => Mux12.IN22
Ybackground[6] => Mux11.IN20
Ybackground[6] => Mux11.IN21
Ybackground[6] => Mux11.IN22
BackgroundColor[0] => Mux2.IN20
BackgroundColor[0] => Mux2.IN21
BackgroundColor[0] => Mux2.IN22
BackgroundColor[1] => Mux1.IN20
BackgroundColor[1] => Mux1.IN21
BackgroundColor[1] => Mux1.IN22
BackgroundColor[2] => Mux0.IN20
BackgroundColor[2] => Mux0.IN21
BackgroundColor[2] => Mux0.IN22
CLK => CLK.IN6
command[0] => Decoder0.IN4
command[0] => Mux0.IN28
command[0] => Mux1.IN28
command[0] => Mux2.IN28
command[0] => Mux3.IN27
command[0] => Mux4.IN27
command[0] => Mux5.IN27
command[0] => Mux6.IN27
command[0] => Mux7.IN27
command[0] => Mux8.IN27
command[0] => Mux9.IN27
command[0] => Mux10.IN26
command[0] => Mux11.IN27
command[0] => Mux12.IN27
command[0] => Mux13.IN27
command[0] => Mux14.IN27
command[0] => Mux15.IN24
command[0] => Mux16.IN24
command[0] => Mux17.IN19
command[0] => Mux18.IN22
command[0] => Mux19.IN22
command[0] => Mux20.IN22
command[0] => Mux21.IN22
command[1] => Decoder0.IN3
command[1] => Mux0.IN27
command[1] => Mux1.IN27
command[1] => Mux2.IN27
command[1] => Mux3.IN26
command[1] => Mux4.IN26
command[1] => Mux5.IN26
command[1] => Mux6.IN26
command[1] => Mux7.IN26
command[1] => Mux8.IN26
command[1] => Mux9.IN26
command[1] => Mux10.IN25
command[1] => Mux11.IN26
command[1] => Mux12.IN26
command[1] => Mux13.IN26
command[1] => Mux14.IN26
command[1] => Mux15.IN23
command[1] => Mux16.IN23
command[1] => Mux17.IN18
command[1] => Mux18.IN21
command[1] => Mux19.IN21
command[1] => Mux20.IN21
command[1] => Mux21.IN21
command[2] => Decoder0.IN2
command[2] => Mux0.IN26
command[2] => Mux1.IN26
command[2] => Mux2.IN26
command[2] => Mux3.IN25
command[2] => Mux4.IN25
command[2] => Mux5.IN25
command[2] => Mux6.IN25
command[2] => Mux7.IN25
command[2] => Mux8.IN25
command[2] => Mux9.IN25
command[2] => Mux10.IN24
command[2] => Mux11.IN25
command[2] => Mux12.IN25
command[2] => Mux13.IN25
command[2] => Mux14.IN25
command[2] => Mux15.IN22
command[2] => Mux16.IN22
command[2] => Mux17.IN17
command[2] => Mux18.IN20
command[2] => Mux19.IN20
command[2] => Mux20.IN20
command[2] => Mux21.IN20
command[3] => Decoder0.IN1
command[3] => Mux0.IN25
command[3] => Mux1.IN25
command[3] => Mux2.IN25
command[3] => Mux3.IN24
command[3] => Mux4.IN24
command[3] => Mux5.IN24
command[3] => Mux6.IN24
command[3] => Mux7.IN24
command[3] => Mux8.IN24
command[3] => Mux9.IN24
command[3] => Mux10.IN23
command[3] => Mux11.IN24
command[3] => Mux12.IN24
command[3] => Mux13.IN24
command[3] => Mux14.IN24
command[3] => Mux15.IN21
command[3] => Mux16.IN21
command[3] => Mux17.IN16
command[3] => Mux18.IN19
command[3] => Mux19.IN19
command[3] => Mux20.IN19
command[3] => Mux21.IN19
command[4] => Decoder0.IN0
command[4] => Mux0.IN24
command[4] => Mux1.IN24
command[4] => Mux2.IN24
command[4] => Mux3.IN23
command[4] => Mux4.IN23
command[4] => Mux5.IN23
command[4] => Mux6.IN23
command[4] => Mux7.IN23
command[4] => Mux8.IN23
command[4] => Mux9.IN23
command[4] => Mux10.IN22
command[4] => Mux11.IN23
command[4] => Mux12.IN23
command[4] => Mux13.IN23
command[4] => Mux14.IN23
command[4] => Mux15.IN20
command[4] => Mux16.IN20
command[4] => Mux17.IN15
command[4] => Mux18.IN18
command[4] => Mux19.IN18
command[4] => Mux20.IN18
command[4] => Mux21.IN18
OutX[0] <= OutX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutX[1] <= OutX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutX[2] <= OutX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutX[3] <= OutX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutX[4] <= OutX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutX[5] <= OutX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutX[6] <= OutX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutX[7] <= OutX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutY[0] <= OutY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutY[1] <= OutY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutY[2] <= OutY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutY[3] <= OutY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutY[4] <= OutY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutY[5] <= OutY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OutY[6] <= OutY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => colour_to_draw.DATAB
input_colour1[0] => Equal0.IN2
input_colour1[0] => Equal1.IN0
input_colour1[0] => Equal2.IN2
input_colour1[0] => Equal3.IN1
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => colour_to_draw.DATAB
input_colour1[1] => Equal0.IN1
input_colour1[1] => Equal1.IN2
input_colour1[1] => Equal2.IN0
input_colour1[1] => Equal3.IN0
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => colour_to_draw.DATAB
input_colour1[2] => Equal0.IN0
input_colour1[2] => Equal1.IN1
input_colour1[2] => Equal2.IN1
input_colour1[2] => Equal3.IN2
input_colour2[0] => colour_to_draw.DATAB
input_colour2[0] => Equal4.IN2
input_colour2[0] => Equal5.IN0
input_colour2[0] => Equal6.IN2
input_colour2[0] => Equal7.IN1
input_colour2[1] => colour_to_draw.DATAB
input_colour2[1] => Equal4.IN1
input_colour2[1] => Equal5.IN2
input_colour2[1] => Equal6.IN0
input_colour2[1] => Equal7.IN0
input_colour2[2] => colour_to_draw.DATAB
input_colour2[2] => Equal4.IN0
input_colour2[2] => Equal5.IN1
input_colour2[2] => Equal6.IN1
input_colour2[2] => Equal7.IN2
input_colour3[0] => Equal8.IN2
input_colour3[0] => Equal9.IN0
input_colour3[0] => Equal10.IN2
input_colour3[0] => Equal11.IN1
input_colour3[1] => Equal8.IN1
input_colour3[1] => Equal9.IN2
input_colour3[1] => Equal10.IN0
input_colour3[1] => Equal11.IN0
input_colour3[2] => Equal8.IN0
input_colour3[2] => Equal9.IN1
input_colour3[2] => Equal10.IN1
input_colour3[2] => Equal11.IN2
input_colour4[0] => Equal12.IN2
input_colour4[0] => Equal13.IN0
input_colour4[0] => Equal14.IN2
input_colour4[0] => Equal15.IN1
input_colour4[1] => Equal12.IN1
input_colour4[1] => Equal13.IN2
input_colour4[1] => Equal14.IN0
input_colour4[1] => Equal15.IN0
input_colour4[2] => Equal12.IN0
input_colour4[2] => Equal13.IN1
input_colour4[2] => Equal14.IN1
input_colour4[2] => Equal15.IN2
input_colour5[0] => Equal16.IN2
input_colour5[0] => Equal17.IN0
input_colour5[0] => Equal18.IN2
input_colour5[0] => Equal19.IN1
input_colour5[1] => Equal16.IN1
input_colour5[1] => Equal17.IN2
input_colour5[1] => Equal18.IN0
input_colour5[1] => Equal19.IN0
input_colour5[2] => Equal16.IN0
input_colour5[2] => Equal17.IN1
input_colour5[2] => Equal18.IN1
input_colour5[2] => Equal19.IN2
input_colour6[0] => Equal20.IN2
input_colour6[0] => Equal21.IN0
input_colour6[0] => Equal22.IN2
input_colour6[0] => Equal23.IN1
input_colour6[1] => Equal20.IN1
input_colour6[1] => Equal21.IN2
input_colour6[1] => Equal22.IN0
input_colour6[1] => Equal23.IN0
input_colour6[2] => Equal20.IN0
input_colour6[2] => Equal21.IN1
input_colour6[2] => Equal22.IN1
input_colour6[2] => Equal23.IN2
input_colour7[0] => Equal24.IN2
input_colour7[0] => Equal25.IN0
input_colour7[0] => Equal26.IN2
input_colour7[0] => Equal27.IN1
input_colour7[1] => Equal24.IN1
input_colour7[1] => Equal25.IN2
input_colour7[1] => Equal26.IN0
input_colour7[1] => Equal27.IN0
input_colour7[2] => Equal24.IN0
input_colour7[2] => Equal25.IN1
input_colour7[2] => Equal26.IN1
input_colour7[2] => Equal27.IN2
input_colour8[0] => Equal28.IN2
input_colour8[0] => Equal29.IN0
input_colour8[0] => Equal30.IN2
input_colour8[0] => Equal31.IN1
input_colour8[1] => Equal28.IN1
input_colour8[1] => Equal29.IN2
input_colour8[1] => Equal30.IN0
input_colour8[1] => Equal31.IN0
input_colour8[2] => Equal28.IN0
input_colour8[2] => Equal29.IN1
input_colour8[2] => Equal30.IN1
input_colour8[2] => Equal31.IN2
input_colour9[0] => Equal32.IN2
input_colour9[0] => Equal33.IN0
input_colour9[0] => Equal34.IN2
input_colour9[0] => Equal35.IN1
input_colour9[1] => Equal32.IN1
input_colour9[1] => Equal33.IN2
input_colour9[1] => Equal34.IN0
input_colour9[1] => Equal35.IN0
input_colour9[2] => Equal32.IN0
input_colour9[2] => Equal33.IN1
input_colour9[2] => Equal34.IN1
input_colour9[2] => Equal35.IN2
input_colour10[0] => Equal36.IN2
input_colour10[0] => Equal37.IN0
input_colour10[0] => Equal38.IN2
input_colour10[0] => Equal39.IN1
input_colour10[1] => Equal36.IN1
input_colour10[1] => Equal37.IN2
input_colour10[1] => Equal38.IN0
input_colour10[1] => Equal39.IN0
input_colour10[2] => Equal36.IN0
input_colour10[2] => Equal37.IN1
input_colour10[2] => Equal38.IN1
input_colour10[2] => Equal39.IN2
input_colour11[0] => Mux2.IN14
input_colour11[1] => Mux1.IN14
input_colour11[2] => Mux0.IN14
input_colour12[0] => Mux2.IN15
input_colour12[1] => Mux1.IN15
input_colour12[2] => Mux0.IN15
input_colour13[0] => Mux2.IN16
input_colour13[1] => Mux1.IN16
input_colour13[2] => Mux0.IN16
input_colour14[0] => Mux2.IN17
input_colour14[1] => Mux1.IN17
input_colour14[2] => Mux0.IN17
input_colour15[0] => Mux2.IN18
input_colour15[1] => Mux1.IN18
input_colour15[2] => Mux0.IN18
colour_to_draw[0] <= colour_to_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_draw[1] <= colour_to_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_draw[2] <= colour_to_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
do_VGA <= do_VGA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Processor:P|red_face_small:comb_3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|Processor:P|red_face_small:comb_3|altsyncram:altsyncram_component
wren_a => altsyncram_ecp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ecp1:auto_generated.data_a[0]
data_a[1] => altsyncram_ecp1:auto_generated.data_a[1]
data_a[2] => altsyncram_ecp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ecp1:auto_generated.address_a[0]
address_a[1] => altsyncram_ecp1:auto_generated.address_a[1]
address_a[2] => altsyncram_ecp1:auto_generated.address_a[2]
address_a[3] => altsyncram_ecp1:auto_generated.address_a[3]
address_a[4] => altsyncram_ecp1:auto_generated.address_a[4]
address_a[5] => altsyncram_ecp1:auto_generated.address_a[5]
address_a[6] => altsyncram_ecp1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ecp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ecp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ecp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ecp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|Processor:P|red_face_small:comb_3|altsyncram:altsyncram_component|altsyncram_ecp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|Processor:P|blue_face_small:comb_4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|Processor:P|blue_face_small:comb_4|altsyncram:altsyncram_component
wren_a => altsyncram_rfp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rfp1:auto_generated.data_a[0]
data_a[1] => altsyncram_rfp1:auto_generated.data_a[1]
data_a[2] => altsyncram_rfp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rfp1:auto_generated.address_a[0]
address_a[1] => altsyncram_rfp1:auto_generated.address_a[1]
address_a[2] => altsyncram_rfp1:auto_generated.address_a[2]
address_a[3] => altsyncram_rfp1:auto_generated.address_a[3]
address_a[4] => altsyncram_rfp1:auto_generated.address_a[4]
address_a[5] => altsyncram_rfp1:auto_generated.address_a[5]
address_a[6] => altsyncram_rfp1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rfp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rfp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rfp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rfp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|Processor:P|blue_face_small:comb_4|altsyncram:altsyncram_component|altsyncram_rfp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|Processor:P|face_red_big:comb_5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|Processor:P|face_red_big:comb_5|altsyncram:altsyncram_component
wren_a => altsyncram_3op1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3op1:auto_generated.data_a[0]
data_a[1] => altsyncram_3op1:auto_generated.data_a[1]
data_a[2] => altsyncram_3op1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3op1:auto_generated.address_a[0]
address_a[1] => altsyncram_3op1:auto_generated.address_a[1]
address_a[2] => altsyncram_3op1:auto_generated.address_a[2]
address_a[3] => altsyncram_3op1:auto_generated.address_a[3]
address_a[4] => altsyncram_3op1:auto_generated.address_a[4]
address_a[5] => altsyncram_3op1:auto_generated.address_a[5]
address_a[6] => altsyncram_3op1:auto_generated.address_a[6]
address_a[7] => altsyncram_3op1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3op1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3op1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3op1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3op1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|Processor:P|face_red_big:comb_5|altsyncram:altsyncram_component|altsyncram_3op1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|Processor:P|blue_face_big:comb_6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|Processor:P|blue_face_big:comb_6|altsyncram:altsyncram_component
wren_a => altsyncram_gqp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gqp1:auto_generated.data_a[0]
data_a[1] => altsyncram_gqp1:auto_generated.data_a[1]
data_a[2] => altsyncram_gqp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gqp1:auto_generated.address_a[0]
address_a[1] => altsyncram_gqp1:auto_generated.address_a[1]
address_a[2] => altsyncram_gqp1:auto_generated.address_a[2]
address_a[3] => altsyncram_gqp1:auto_generated.address_a[3]
address_a[4] => altsyncram_gqp1:auto_generated.address_a[4]
address_a[5] => altsyncram_gqp1:auto_generated.address_a[5]
address_a[6] => altsyncram_gqp1:auto_generated.address_a[6]
address_a[7] => altsyncram_gqp1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gqp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gqp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gqp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gqp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|Processor:P|blue_face_big:comb_6|altsyncram:altsyncram_component|altsyncram_gqp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|Processor:P|small_counter:small_counter
CLK => y_p[0]~reg0.CLK
CLK => y_p[1]~reg0.CLK
CLK => y_p[2]~reg0.CLK
CLK => y_p[3]~reg0.CLK
CLK => x_p[0]~reg0.CLK
CLK => x_p[1]~reg0.CLK
CLK => x_p[2]~reg0.CLK
CLK => x_p[3]~reg0.CLK
CLK => small_address[0]~reg0.CLK
CLK => small_address[1]~reg0.CLK
CLK => small_address[2]~reg0.CLK
CLK => small_address[3]~reg0.CLK
CLK => small_address[4]~reg0.CLK
CLK => small_address[5]~reg0.CLK
CLK => small_address[6]~reg0.CLK
x_p[0] <= x_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_p[1] <= x_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_p[2] <= x_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_p[3] <= x_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[0] <= y_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[1] <= y_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[2] <= y_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[3] <= y_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
small_address[0] <= small_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
small_address[1] <= small_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
small_address[2] <= small_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
small_address[3] <= small_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
small_address[4] <= small_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
small_address[5] <= small_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
small_address[6] <= small_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Processor:P|big_counter:big_counter
CLK => y_p[0]~reg0.CLK
CLK => y_p[1]~reg0.CLK
CLK => y_p[2]~reg0.CLK
CLK => y_p[3]~reg0.CLK
CLK => x_p[0]~reg0.CLK
CLK => x_p[1]~reg0.CLK
CLK => x_p[2]~reg0.CLK
CLK => x_p[3]~reg0.CLK
CLK => big_address[0]~reg0.CLK
CLK => big_address[1]~reg0.CLK
CLK => big_address[2]~reg0.CLK
CLK => big_address[3]~reg0.CLK
CLK => big_address[4]~reg0.CLK
CLK => big_address[5]~reg0.CLK
CLK => big_address[6]~reg0.CLK
CLK => big_address[7]~reg0.CLK
x_p[0] <= x_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_p[1] <= x_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_p[2] <= x_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_p[3] <= x_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[0] <= y_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[1] <= y_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[2] <= y_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_p[3] <= y_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[0] <= big_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[1] <= big_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[2] <= big_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[3] <= big_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[4] <= big_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[5] <= big_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[6] <= big_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
big_address[7] <= big_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|draw_sequence:D
reset => current.OUTPUTSELECT
reset => current.OUTPUTSELECT
reset => current.OUTPUTSELECT
reset => current.OUTPUTSELECT
reset => current.OUTPUTSELECT
command[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
command[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
command[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
command[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
command[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
CLK => CLK.IN1
choose_out[0] <= background_decide:decider.port3
choose_out[1] <= background_decide:decider.port3
choose_out[2] <= background_decide:decider.port3
choose_out[3] <= background_decide:decider.port3
continue => next.OUTPUTSELECT
continue => next.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => back_state_counter.OUTPUTSELECT
continue => Mux3.IN30
continue => Mux3.IN31


|top|draw_sequence:D|background_decide:decider
change => real_back[0]~reg0.CLK
change => real_back[1]~reg0.CLK
change => real_back[2]~reg0.CLK
change => real_back[3]~reg0.CLK
change => back_state[0].CLK
change => back_state[1].CLK
change => back_state[2].CLK
change => back_state[3].CLK
in_game => real_back.OUTPUTSELECT
in_game => real_back.OUTPUTSELECT
in_game => real_back.OUTPUTSELECT
in_game => real_back.OUTPUTSELECT
in_game => back_state[0].ENA
in_game => back_state[1].ENA
in_game => back_state[2].ENA
in_game => back_state[3].ENA
current_back[0] => real_back.DATAA
current_back[1] => real_back.DATAA
current_back[2] => real_back.DATAA
current_back[3] => real_back.DATAA
real_back[0] <= real_back[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_back[1] <= real_back[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_back[2] <= real_back[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_back[3] <= real_back[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|draw_sequence:D|four_hz_counter:four_hz
CLK => signal~reg0.CLK
CLK => count[0].CLK
CLK => count[1].CLK
CLK => count[2].CLK
CLK => count[3].CLK
CLK => count[4].CLK
CLK => count[5].CLK
CLK => count[6].CLK
CLK => count[7].CLK
CLK => count[8].CLK
CLK => count[9].CLK
CLK => count[10].CLK
CLK => count[11].CLK
CLK => count[12].CLK
CLK => count[13].CLK
CLK => count[14].CLK
CLK => count[15].CLK
CLK => count[16].CLK
CLK => count[17].CLK
CLK => count[18].CLK
CLK => count[19].CLK
CLK => count[20].CLK
CLK => count[21].CLK
CLK => count[22].CLK
CLK => count[23].CLK
signal <= signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L1
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L2
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L3
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L4
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L5
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L6
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L7
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L8
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L9
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L10
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L11
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L12
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L13
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L14
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|ListedParts:L15
KEY1_n => always0.IN0
KEY1_n => always0.IN0
KEY2_n => always0.IN0
KEY2_n => always0.IN0
KEY3_n => always0.IN1
KEY3_n => always0.IN1
KEY4_n => always0.IN1
KEY4_n => always0.IN1
GetSequence[0] => Mux8.IN3
GetSequence[1] => Mux7.IN3
GetSequence[2] => Mux6.IN3
started => Begin.OUTPUTSELECT
started => Begin.IN1
started => Mux3.IN3
counter160_4Hz[0] => Equal0.IN31
counter160_4Hz[0] => Add0.IN8
counter160_4Hz[1] => Equal0.IN30
counter160_4Hz[1] => Add0.IN7
counter160_4Hz[2] => Equal0.IN29
counter160_4Hz[2] => Add0.IN6
counter160_4Hz[3] => Equal0.IN28
counter160_4Hz[3] => Add0.IN5
counter160_4Hz[4] => Equal0.IN27
counter160_4Hz[4] => Add0.IN4
counter160_4Hz[5] => Equal0.IN26
counter160_4Hz[5] => Add0.IN2
counter160_4Hz[6] => Equal0.IN25
counter160_4Hz[6] => Add0.IN3
counter160_4Hz[7] => Equal0.IN24
counter160_4Hz[7] => Add0.IN1
CLOCK_50 => currentState[0]~reg0.CLK
CLOCK_50 => currentState[1]~reg0.CLK
OutputX[0] <= OutputX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[1] <= OutputX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[2] <= OutputX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[3] <= OutputX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[4] <= OutputX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[5] <= OutputX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[6] <= OutputX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OutputX[7] <= OutputX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[0] <= nowSequence[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[1] <= nowSequence[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nowSequence[2] <= nowSequence[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[0] <= hitStatus.01_431.DB_MAX_OUTPUT_PORT_TYPE
hitSignal[1] <= hitStatus.10_408.DB_MAX_OUTPUT_PORT_TYPE


|top|counter_64Hz:C64Hz
CLK => EnableSignal~reg0.CLK
CLK => cout[0].CLK
CLK => cout[1].CLK
CLK => cout[2].CLK
CLK => cout[3].CLK
CLK => cout[4].CLK
CLK => cout[5].CLK
CLK => cout[6].CLK
CLK => cout[7].CLK
CLK => cout[8].CLK
CLK => cout[9].CLK
CLK => cout[10].CLK
CLK => cout[11].CLK
CLK => cout[12].CLK
CLK => cout[13].CLK
CLK => cout[14].CLK
CLK => cout[15].CLK
CLK => cout[16].CLK
CLK => cout[17].CLK
CLK => cout[18].CLK
CLK => cout[19].CLK
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => EnableSignal.OUTPUTSELECT
EnableSignal <= EnableSignal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter1
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter2
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter3
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter4
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter5
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter6
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter7
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter8
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter9
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter10
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter11
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter12
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter13
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter14
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter160_64Hz:counter15
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Enable => temp.OUTPUTSELECT
Clock => temp[0].CLK
Clock => temp[1].CLK
Clock => temp[2].CLK
Clock => temp[3].CLK
Clock => temp[4].CLK
Clock => temp[5].CLK
Clock => temp[6].CLK
Clock => temp[7].CLK
crtState[0] => Equal0.IN1
crtState[1] => Equal0.IN0
counter160[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
counter160[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
counter160[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
counter160[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
counter160[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
counter160[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
counter160[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
counter160[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|counter_4Hz:counter16
CLK => EnableSignal~reg0.CLK
CLK => cout[0].CLK
CLK => cout[1].CLK
CLK => cout[2].CLK
CLK => cout[3].CLK
CLK => cout[4].CLK
CLK => cout[5].CLK
CLK => cout[6].CLK
CLK => cout[7].CLK
CLK => cout[8].CLK
CLK => cout[9].CLK
CLK => cout[10].CLK
CLK => cout[11].CLK
CLK => cout[12].CLK
CLK => cout[13].CLK
CLK => cout[14].CLK
CLK => cout[15].CLK
CLK => cout[16].CLK
CLK => cout[17].CLK
CLK => cout[18].CLK
CLK => cout[19].CLK
CLK => cout[20].CLK
CLK => cout[21].CLK
CLK => cout[22].CLK
CLK => cout[23].CLK
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => cout.OUTPUTSELECT
resetn => EnableSignal.OUTPUTSELECT
EnableSignal <= EnableSignal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|addressCounter:counter18
CLK => address[0]~reg0.CLK
CLK => address[1]~reg0.CLK
CLK => address[2]~reg0.CLK
CLK => address[3]~reg0.CLK
CLK => address[4]~reg0.CLK
CLK => address[5]~reg0.CLK
CLK => address[6]~reg0.CLK
CLK => address[7]~reg0.CLK
CLK => address[8]~reg0.CLK
CLK => address[9]~reg0.CLK
resetn => ~NO_FANOUT~
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|noteSequence:sequence
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|top|noteSequence:sequence|altsyncram:altsyncram_component
wren_a => altsyncram_6bo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6bo1:auto_generated.data_a[0]
data_a[1] => altsyncram_6bo1:auto_generated.data_a[1]
data_a[2] => altsyncram_6bo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6bo1:auto_generated.address_a[0]
address_a[1] => altsyncram_6bo1:auto_generated.address_a[1]
address_a[2] => altsyncram_6bo1:auto_generated.address_a[2]
address_a[3] => altsyncram_6bo1:auto_generated.address_a[3]
address_a[4] => altsyncram_6bo1:auto_generated.address_a[4]
address_a[5] => altsyncram_6bo1:auto_generated.address_a[5]
address_a[6] => altsyncram_6bo1:auto_generated.address_a[6]
address_a[7] => altsyncram_6bo1:auto_generated.address_a[7]
address_a[8] => altsyncram_6bo1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6bo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6bo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6bo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6bo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|noteSequence:sequence|altsyncram:altsyncram_component|altsyncram_6bo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|top|sequenceManager:sequenceMachine
currentSequence[0] => seqSignal15.DATAB
currentSequence[0] => seqSignal14.DATAB
currentSequence[0] => seqSignal13.DATAB
currentSequence[0] => seqSignal12.DATAB
currentSequence[0] => seqSignal11.DATAB
currentSequence[0] => seqSignal10.DATAB
currentSequence[0] => seqSignal9.DATAB
currentSequence[0] => seqSignal8.DATAB
currentSequence[0] => seqSignal7.DATAB
currentSequence[0] => seqSignal6.DATAB
currentSequence[0] => seqSignal5.DATAB
currentSequence[0] => seqSignal4.DATAB
currentSequence[0] => seqSignal3.DATAB
currentSequence[0] => seqSignal2.DATAB
currentSequence[0] => seqSignal1.DATAB
currentSequence[0] => Equal0.IN2
currentSequence[1] => seqSignal15.DATAB
currentSequence[1] => seqSignal14.DATAB
currentSequence[1] => seqSignal13.DATAB
currentSequence[1] => seqSignal12.DATAB
currentSequence[1] => seqSignal11.DATAB
currentSequence[1] => seqSignal10.DATAB
currentSequence[1] => seqSignal9.DATAB
currentSequence[1] => seqSignal8.DATAB
currentSequence[1] => seqSignal7.DATAB
currentSequence[1] => seqSignal6.DATAB
currentSequence[1] => seqSignal5.DATAB
currentSequence[1] => seqSignal4.DATAB
currentSequence[1] => seqSignal3.DATAB
currentSequence[1] => seqSignal2.DATAB
currentSequence[1] => seqSignal1.DATAB
currentSequence[1] => Equal0.IN1
currentSequence[2] => seqSignal15.DATAB
currentSequence[2] => seqSignal14.DATAB
currentSequence[2] => seqSignal13.DATAB
currentSequence[2] => seqSignal12.DATAB
currentSequence[2] => seqSignal11.DATAB
currentSequence[2] => seqSignal10.DATAB
currentSequence[2] => seqSignal9.DATAB
currentSequence[2] => seqSignal8.DATAB
currentSequence[2] => seqSignal7.DATAB
currentSequence[2] => seqSignal6.DATAB
currentSequence[2] => seqSignal5.DATAB
currentSequence[2] => seqSignal4.DATAB
currentSequence[2] => seqSignal3.DATAB
currentSequence[2] => seqSignal2.DATAB
currentSequence[2] => seqSignal1.DATAB
currentSequence[2] => Equal0.IN0
CLK => start15~reg0.CLK
CLK => start14~reg0.CLK
CLK => start13~reg0.CLK
CLK => start12~reg0.CLK
CLK => start11~reg0.CLK
CLK => start10~reg0.CLK
CLK => start9~reg0.CLK
CLK => start8~reg0.CLK
CLK => start7~reg0.CLK
CLK => start6~reg0.CLK
CLK => start5~reg0.CLK
CLK => start4~reg0.CLK
CLK => start3~reg0.CLK
CLK => start2~reg0.CLK
CLK => start1~reg0.CLK
CLK => seqSignal15[0]~reg0.CLK
CLK => seqSignal15[1]~reg0.CLK
CLK => seqSignal15[2]~reg0.CLK
CLK => seqSignal14[0]~reg0.CLK
CLK => seqSignal14[1]~reg0.CLK
CLK => seqSignal14[2]~reg0.CLK
CLK => seqSignal13[0]~reg0.CLK
CLK => seqSignal13[1]~reg0.CLK
CLK => seqSignal13[2]~reg0.CLK
CLK => seqSignal12[0]~reg0.CLK
CLK => seqSignal12[1]~reg0.CLK
CLK => seqSignal12[2]~reg0.CLK
CLK => seqSignal11[0]~reg0.CLK
CLK => seqSignal11[1]~reg0.CLK
CLK => seqSignal11[2]~reg0.CLK
CLK => seqSignal10[0]~reg0.CLK
CLK => seqSignal10[1]~reg0.CLK
CLK => seqSignal10[2]~reg0.CLK
CLK => seqSignal9[0]~reg0.CLK
CLK => seqSignal9[1]~reg0.CLK
CLK => seqSignal9[2]~reg0.CLK
CLK => seqSignal8[0]~reg0.CLK
CLK => seqSignal8[1]~reg0.CLK
CLK => seqSignal8[2]~reg0.CLK
CLK => seqSignal7[0]~reg0.CLK
CLK => seqSignal7[1]~reg0.CLK
CLK => seqSignal7[2]~reg0.CLK
CLK => seqSignal6[0]~reg0.CLK
CLK => seqSignal6[1]~reg0.CLK
CLK => seqSignal6[2]~reg0.CLK
CLK => seqSignal5[0]~reg0.CLK
CLK => seqSignal5[1]~reg0.CLK
CLK => seqSignal5[2]~reg0.CLK
CLK => seqSignal4[0]~reg0.CLK
CLK => seqSignal4[1]~reg0.CLK
CLK => seqSignal4[2]~reg0.CLK
CLK => seqSignal3[0]~reg0.CLK
CLK => seqSignal3[1]~reg0.CLK
CLK => seqSignal3[2]~reg0.CLK
CLK => seqSignal2[0]~reg0.CLK
CLK => seqSignal2[1]~reg0.CLK
CLK => seqSignal2[2]~reg0.CLK
CLK => seqSignal1[0]~reg0.CLK
CLK => seqSignal1[1]~reg0.CLK
CLK => seqSignal1[2]~reg0.CLK
crtState1[0] => Equal1.IN1
crtState1[0] => Equal2.IN1
crtState1[1] => Equal1.IN0
crtState1[1] => Equal2.IN0
crtState2[0] => Equal3.IN1
crtState2[0] => Equal4.IN1
crtState2[1] => Equal3.IN0
crtState2[1] => Equal4.IN0
crtState3[0] => Equal5.IN1
crtState3[0] => Equal6.IN1
crtState3[1] => Equal5.IN0
crtState3[1] => Equal6.IN0
crtState4[0] => Equal7.IN1
crtState4[0] => Equal8.IN1
crtState4[1] => Equal7.IN0
crtState4[1] => Equal8.IN0
crtState5[0] => Equal9.IN1
crtState5[0] => Equal10.IN1
crtState5[1] => Equal9.IN0
crtState5[1] => Equal10.IN0
crtState6[0] => Equal11.IN1
crtState6[0] => Equal12.IN1
crtState6[1] => Equal11.IN0
crtState6[1] => Equal12.IN0
crtState7[0] => Equal13.IN1
crtState7[0] => Equal14.IN1
crtState7[1] => Equal13.IN0
crtState7[1] => Equal14.IN0
crtState8[0] => Equal15.IN1
crtState8[0] => Equal16.IN1
crtState8[1] => Equal15.IN0
crtState8[1] => Equal16.IN0
crtState9[0] => Equal17.IN1
crtState9[0] => Equal18.IN1
crtState9[1] => Equal17.IN0
crtState9[1] => Equal18.IN0
crtState10[0] => Equal19.IN1
crtState10[0] => Equal20.IN1
crtState10[1] => Equal19.IN0
crtState10[1] => Equal20.IN0
crtState11[0] => Equal21.IN1
crtState11[0] => Equal22.IN1
crtState11[1] => Equal21.IN0
crtState11[1] => Equal22.IN0
crtState12[0] => Equal23.IN1
crtState12[0] => Equal24.IN1
crtState12[1] => Equal23.IN0
crtState12[1] => Equal24.IN0
crtState13[0] => Equal25.IN1
crtState13[0] => Equal26.IN1
crtState13[1] => Equal25.IN0
crtState13[1] => Equal26.IN0
crtState14[0] => Equal27.IN1
crtState14[0] => Equal28.IN1
crtState14[1] => Equal27.IN0
crtState14[1] => Equal28.IN0
crtState15[0] => Equal29.IN1
crtState15[0] => Equal30.IN1
crtState15[1] => Equal29.IN0
crtState15[1] => Equal30.IN0
seqSignal1[0] <= seqSignal1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal1[1] <= seqSignal1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal1[2] <= seqSignal1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal2[0] <= seqSignal2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal2[1] <= seqSignal2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal2[2] <= seqSignal2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal3[0] <= seqSignal3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal3[1] <= seqSignal3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal3[2] <= seqSignal3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal4[0] <= seqSignal4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal4[1] <= seqSignal4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal4[2] <= seqSignal4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal5[0] <= seqSignal5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal5[1] <= seqSignal5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal5[2] <= seqSignal5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal6[0] <= seqSignal6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal6[1] <= seqSignal6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal6[2] <= seqSignal6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal7[0] <= seqSignal7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal7[1] <= seqSignal7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal7[2] <= seqSignal7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal8[0] <= seqSignal8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal8[1] <= seqSignal8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal8[2] <= seqSignal8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal9[0] <= seqSignal9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal9[1] <= seqSignal9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal9[2] <= seqSignal9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal10[0] <= seqSignal10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal10[1] <= seqSignal10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal10[2] <= seqSignal10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal11[0] <= seqSignal11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal11[1] <= seqSignal11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal11[2] <= seqSignal11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal12[0] <= seqSignal12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal12[1] <= seqSignal12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal12[2] <= seqSignal12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal13[0] <= seqSignal13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal13[1] <= seqSignal13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal13[2] <= seqSignal13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal14[0] <= seqSignal14[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal14[1] <= seqSignal14[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal14[2] <= seqSignal14[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal15[0] <= seqSignal15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal15[1] <= seqSignal15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seqSignal15[2] <= seqSignal15[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start1 <= start1~reg0.DB_MAX_OUTPUT_PORT_TYPE
start2 <= start2~reg0.DB_MAX_OUTPUT_PORT_TYPE
start3 <= start3~reg0.DB_MAX_OUTPUT_PORT_TYPE
start4 <= start4~reg0.DB_MAX_OUTPUT_PORT_TYPE
start5 <= start5~reg0.DB_MAX_OUTPUT_PORT_TYPE
start6 <= start6~reg0.DB_MAX_OUTPUT_PORT_TYPE
start7 <= start7~reg0.DB_MAX_OUTPUT_PORT_TYPE
start8 <= start8~reg0.DB_MAX_OUTPUT_PORT_TYPE
start9 <= start9~reg0.DB_MAX_OUTPUT_PORT_TYPE
start10 <= start10~reg0.DB_MAX_OUTPUT_PORT_TYPE
start11 <= start11~reg0.DB_MAX_OUTPUT_PORT_TYPE
start12 <= start12~reg0.DB_MAX_OUTPUT_PORT_TYPE
start13 <= start13~reg0.DB_MAX_OUTPUT_PORT_TYPE
start14 <= start14~reg0.DB_MAX_OUTPUT_PORT_TYPE
start15 <= start15~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|KeyBoard:PS2Input
CLOCK_50 => CLOCK_50.IN1
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
KEYn1 <= enablen1.DB_MAX_OUTPUT_PORT_TYPE
KEYn2 <= enablen2.DB_MAX_OUTPUT_PORT_TYPE
KEYn3 <= enablen3.DB_MAX_OUTPUT_PORT_TYPE
KEYn4 <= enablen4.DB_MAX_OUTPUT_PORT_TYPE


|top|KeyBoard:PS2Input|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|top|KeyBoard:PS2Input|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|KeyBoard:PS2Input|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|top|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|top|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|top|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


