#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec  7 17:45:03 2016
# Process ID: 27723
# Current directory: /home/brian/545/Geoff/Geoff.runs/impl_1
# Command line: vivado -log dma_loopback_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source dma_loopback_wrapper.tcl -notrace
# Log file: /home/brian/545/Geoff/Geoff.runs/impl_1/dma_loopback_wrapper.vdi
# Journal file: /home/brian/545/Geoff/Geoff.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source dma_loopback_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 411 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_axi_dma_0_0/dma_loopback_axi_dma_0_0.xdc] for cell 'dma_loopback_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_axi_dma_0_0/dma_loopback_axi_dma_0_0.xdc] for cell 'dma_loopback_i/axi_dma_0/U0'
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc] for cell 'dma_loopback_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:21]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:137]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:149]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:150]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:151]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc:151]
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_processing_system7_0_0/dma_loopback_processing_system7_0_0.xdc] for cell 'dma_loopback_i/processing_system7_0/inst'
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_rst_processing_system7_0_50M_0/dma_loopback_rst_processing_system7_0_50M_0_board.xdc] for cell 'dma_loopback_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_rst_processing_system7_0_50M_0/dma_loopback_rst_processing_system7_0_50M_0_board.xdc] for cell 'dma_loopback_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_rst_processing_system7_0_50M_0/dma_loopback_rst_processing_system7_0_50M_0.xdc] for cell 'dma_loopback_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_rst_processing_system7_0_50M_0/dma_loopback_rst_processing_system7_0_50M_0.xdc] for cell 'dma_loopback_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/brian/545/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/brian/545/zedboard_master_XDC_RevC_D_v3.xdc:381]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brian/545/zedboard_master_XDC_RevC_D_v3.xdc:381]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/brian/545/zedboard_master_XDC_RevC_D_v3.xdc]
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_axi_dma_0_0/dma_loopback_axi_dma_0_0_clocks.xdc] for cell 'dma_loopback_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_axi_dma_0_0/dma_loopback_axi_dma_0_0_clocks.xdc] for cell 'dma_loopback_i/axi_dma_0/U0'
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_auto_us_0/dma_loopback_auto_us_0_clocks.xdc] for cell 'dma_loopback_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_auto_us_0/dma_loopback_auto_us_0_clocks.xdc] for cell 'dma_loopback_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_auto_us_1/dma_loopback_auto_us_1_clocks.xdc] for cell 'dma_loopback_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_auto_us_1/dma_loopback_auto_us_1_clocks.xdc] for cell 'dma_loopback_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_auto_us_2/dma_loopback_auto_us_2_clocks.xdc] for cell 'dma_loopback_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/brian/545/Geoff/Geoff.srcs/sources_1/bd/dma_loopback/ip/dma_loopback_auto_us_2/dma_loopback_auto_us_2_clocks.xdc] for cell 'dma_loopback_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.711 ; gain = 370.109 ; free physical = 3876 ; free virtual = 19411
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1365.727 ; gain = 32.008 ; free physical = 3876 ; free virtual = 19410
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: dd495de1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13b4d67a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1785.219 ; gain = 0.000 ; free physical = 3504 ; free virtual = 19039

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 1166 cells.
Phase 2 Constant Propagation | Checksum: 1a046e901

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1785.219 ; gain = 0.000 ; free physical = 3502 ; free virtual = 19038

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2110 unconnected nets.
INFO: [Opt 31-11] Eliminated 863 unconnected cells.
Phase 3 Sweep | Checksum: 118a46df5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1785.219 ; gain = 0.000 ; free physical = 3502 ; free virtual = 19037

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1785.219 ; gain = 0.000 ; free physical = 3502 ; free virtual = 19037
Ending Logic Optimization Task | Checksum: 118a46df5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1785.219 ; gain = 0.000 ; free physical = 3502 ; free virtual = 19037

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 69 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 70 newly gated: 0 Total Ports: 138
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1b5f83c53

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3291 ; free virtual = 18827
Ending Power Optimization Task | Checksum: 1b5f83c53

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2100.297 ; gain = 315.078 ; free physical = 3291 ; free virtual = 18827
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2100.297 ; gain = 766.578 ; free physical = 3291 ; free virtual = 18827
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3289 ; free virtual = 18827
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brian/545/Geoff/Geoff.runs/impl_1/dma_loopback_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[0] (net: bram_image/w_addr[0]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[10] (net: bram_image/w_addr[10]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[11] (net: bram_image/w_addr[11]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[12] (net: bram_image/w_addr[12]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[13] (net: bram_image/w_addr[13]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[14] (net: bram_image/w_addr[14]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[1] (net: bram_image/w_addr[1]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[2] (net: bram_image/w_addr[2]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[3] (net: bram_image/w_addr[3]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[4] (net: bram_image/w_addr[4]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[5] (net: bram_image/w_addr[5]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[6] (net: bram_image/w_addr[6]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[7] (net: bram_image/w_addr[7]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[8] (net: bram_image/w_addr[8]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ADDRARDADDR[9] (net: bram_image/w_addr[9]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ENARDEN (net: bram_image/we_image) which is driven by a register (memState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_0 has an input control pin bram_image/ram_reg_0_0/ENARDEN (net: bram_image/we_image) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[0] (net: bram_image/w_addr[0]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[10] (net: bram_image/w_addr[10]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[11] (net: bram_image/w_addr[11]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[12] (net: bram_image/w_addr[12]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[13] (net: bram_image/w_addr[13]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[14] (net: bram_image/w_addr[14]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[1] (net: bram_image/w_addr[1]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[2] (net: bram_image/w_addr[2]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[3] (net: bram_image/w_addr[3]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[4] (net: bram_image/w_addr[4]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[5] (net: bram_image/w_addr[5]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[6] (net: bram_image/w_addr[6]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[7] (net: bram_image/w_addr[7]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[8] (net: bram_image/w_addr[8]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ADDRARDADDR[9] (net: bram_image/w_addr[9]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ENARDEN (net: bram_image/we_image) which is driven by a register (memState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_1 has an input control pin bram_image/ram_reg_0_1/ENARDEN (net: bram_image/we_image) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[0] (net: bram_image/w_addr[0]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[10] (net: bram_image/w_addr[10]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[11] (net: bram_image/w_addr[11]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[12] (net: bram_image/w_addr[12]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[13] (net: bram_image/w_addr[13]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[14] (net: bram_image/w_addr[14]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[1] (net: bram_image/w_addr[1]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[2] (net: bram_image/w_addr[2]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[3] (net: bram_image/w_addr[3]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[4] (net: bram_image/w_addr[4]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[5] (net: bram_image/w_addr[5]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[6] (net: bram_image/w_addr[6]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[7] (net: bram_image/w_addr[7]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[8] (net: bram_image/w_addr[8]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ADDRARDADDR[9] (net: bram_image/w_addr[9]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ENARDEN (net: bram_image/ram_reg_0_10_i_1__0_n_0) which is driven by a register (memState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_10 has an input control pin bram_image/ram_reg_0_10/ENARDEN (net: bram_image/ram_reg_0_10_i_1__0_n_0) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[0] (net: bram_image/w_addr[0]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[10] (net: bram_image/w_addr[10]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[11] (net: bram_image/w_addr[11]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[12] (net: bram_image/w_addr[12]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[13] (net: bram_image/w_addr[13]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[14] (net: bram_image/w_addr[14]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[1] (net: bram_image/w_addr[1]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[2] (net: bram_image/w_addr[2]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[3] (net: bram_image/w_addr[3]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[4] (net: bram_image/w_addr[4]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[5] (net: bram_image/w_addr[5]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[6] (net: bram_image/w_addr[6]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[7] (net: bram_image/w_addr[7]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[8] (net: bram_image/w_addr[8]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ADDRARDADDR[9] (net: bram_image/w_addr[9]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ENARDEN (net: bram_image/ram_reg_0_10_i_1__0_n_0) which is driven by a register (memState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_11 has an input control pin bram_image/ram_reg_0_11/ENARDEN (net: bram_image/ram_reg_0_10_i_1__0_n_0) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[0] (net: bram_image/w_addr[0]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[10] (net: bram_image/w_addr[10]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[11] (net: bram_image/w_addr[11]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[12] (net: bram_image/w_addr[12]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[13] (net: bram_image/w_addr[13]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[14] (net: bram_image/w_addr[14]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[1] (net: bram_image/w_addr[1]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[2] (net: bram_image/w_addr[2]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[3] (net: bram_image/w_addr[3]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[4] (net: bram_image/w_addr[4]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[5] (net: bram_image/w_addr[5]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[6] (net: bram_image/w_addr[6]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[7] (net: bram_image/w_addr[7]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[8] (net: bram_image/w_addr[8]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ADDRARDADDR[9] (net: bram_image/w_addr[9]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ENARDEN (net: bram_image/ram_reg_0_10_i_1__0_n_0) which is driven by a register (memState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_12 has an input control pin bram_image/ram_reg_0_12/ENARDEN (net: bram_image/ram_reg_0_10_i_1__0_n_0) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[0] (net: bram_image/w_addr[0]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[10] (net: bram_image/w_addr[10]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[11] (net: bram_image/w_addr[11]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[12] (net: bram_image/w_addr[12]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[13] (net: bram_image/w_addr[13]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[14] (net: bram_image/w_addr[14]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[1] (net: bram_image/w_addr[1]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[2] (net: bram_image/w_addr[2]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[3] (net: bram_image/w_addr[3]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[4] (net: bram_image/w_addr[4]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[5] (net: bram_image/w_addr[5]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[6] (net: bram_image/w_addr[6]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[7] (net: bram_image/w_addr[7]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[8] (net: bram_image/w_addr[8]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 bram_image/ram_reg_0_13 has an input control pin bram_image/ram_reg_0_13/ADDRARDADDR[9] (net: bram_image/w_addr[9]) which is driven by a register (memState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5559 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3274 ; free virtual = 18818
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3279 ; free virtual = 18822

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 3d4ad2ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3279 ; free virtual = 18822

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 3d4ad2ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3279 ; free virtual = 18822
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 3d4ad2ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3276 ; free virtual = 18820
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 3d4ad2ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3276 ; free virtual = 18820

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 3d4ad2ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3276 ; free virtual = 18820

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 50476a3f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3276 ; free virtual = 18820
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 50476a3f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3276 ; free virtual = 18820
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7c5917b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3276 ; free virtual = 18820

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1482dc273

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3273 ; free virtual = 18817

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1482dc273

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3271 ; free virtual = 18815
Phase 1.2.1 Place Init Design | Checksum: 16f5dd5cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3268 ; free virtual = 18812
Phase 1.2 Build Placer Netlist Model | Checksum: 16f5dd5cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3268 ; free virtual = 18812

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 16f5dd5cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3268 ; free virtual = 18812
Phase 1 Placer Initialization | Checksum: 16f5dd5cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3268 ; free virtual = 18812

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19e627eb3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3247 ; free virtual = 18796

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19e627eb3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3247 ; free virtual = 18796

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2298958f2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3246 ; free virtual = 18795

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29c1ddf91

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3245 ; free virtual = 18795

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 29c1ddf91

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3245 ; free virtual = 18795

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2585101d1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3244 ; free virtual = 18794

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 23b414146

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3248 ; free virtual = 18798

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 246d1f0b0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3267 ; free virtual = 18817

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 208c1d4aa

Time (s): cpu = 00:01:15 ; elapsed = 00:00:46 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3267 ; free virtual = 18817

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 208c1d4aa

Time (s): cpu = 00:01:15 ; elapsed = 00:00:46 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3267 ; free virtual = 18817

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1de801518

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3267 ; free virtual = 18817
Phase 3 Detail Placement | Checksum: 1de801518

Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3267 ; free virtual = 18817

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1ee628900

Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3254 ; free virtual = 18804

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.091. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: e8b3ffaa

Time (s): cpu = 00:01:59 ; elapsed = 00:01:20 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3224 ; free virtual = 18793
Phase 4.1 Post Commit Optimization | Checksum: e8b3ffaa

Time (s): cpu = 00:01:59 ; elapsed = 00:01:20 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3223 ; free virtual = 18792

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: e8b3ffaa

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3225 ; free virtual = 18794

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: e8b3ffaa

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3225 ; free virtual = 18794

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: e8b3ffaa

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3225 ; free virtual = 18794

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: e8b3ffaa

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3225 ; free virtual = 18794

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 11d55d268

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3225 ; free virtual = 18794
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d55d268

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3225 ; free virtual = 18794
Ending Placer Task | Checksum: da1b6606

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3223 ; free virtual = 18795
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 102 Warnings, 101 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3223 ; free virtual = 18795
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3192 ; free virtual = 18794
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3241 ; free virtual = 18804
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3254 ; free virtual = 18817
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3252 ; free virtual = 18816
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 918065e7 ConstDB: 0 ShapeSum: 489b001f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e26bc27a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3241 ; free virtual = 18805

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e26bc27a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3240 ; free virtual = 18804

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e26bc27a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3231 ; free virtual = 18796

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e26bc27a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3231 ; free virtual = 18796
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bae6eb1c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3206 ; free virtual = 18770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.728 | TNS=-39888.148| WHS=-0.370 | THS=-228.227|

Phase 2 Router Initialization | Checksum: ed8ff9f6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2100.297 ; gain = 0.000 ; free physical = 3205 ; free virtual = 18769

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20604c323

Time (s): cpu = 00:04:07 ; elapsed = 00:01:24 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3096 ; free virtual = 18661

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1619
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d463dba6

Time (s): cpu = 00:05:24 ; elapsed = 00:02:16 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3088 ; free virtual = 18653
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.873| TNS=-47463.762| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 229714f6f

Time (s): cpu = 00:05:25 ; elapsed = 00:02:16 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3088 ; free virtual = 18653

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 186b381e6

Time (s): cpu = 00:05:26 ; elapsed = 00:02:17 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3087 ; free virtual = 18652
Phase 4.1.2 GlobIterForTiming | Checksum: de746bcc

Time (s): cpu = 00:05:26 ; elapsed = 00:02:18 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3087 ; free virtual = 18652
Phase 4.1 Global Iteration 0 | Checksum: de746bcc

Time (s): cpu = 00:05:26 ; elapsed = 00:02:18 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3087 ; free virtual = 18652

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 135e0cd2b

Time (s): cpu = 00:05:29 ; elapsed = 00:02:19 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3092 ; free virtual = 18656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.517| TNS=-52851.023| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11dc229fb

Time (s): cpu = 00:05:29 ; elapsed = 00:02:19 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3092 ; free virtual = 18657
Phase 4 Rip-up And Reroute | Checksum: 11dc229fb

Time (s): cpu = 00:05:29 ; elapsed = 00:02:20 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3092 ; free virtual = 18657

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cec5bdcd

Time (s): cpu = 00:05:32 ; elapsed = 00:02:20 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3092 ; free virtual = 18657
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.873| TNS=-47449.531| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 175028569

Time (s): cpu = 00:07:02 ; elapsed = 00:02:45 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18636

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 175028569

Time (s): cpu = 00:07:02 ; elapsed = 00:02:45 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18636
Phase 5 Delay and Skew Optimization | Checksum: 175028569

Time (s): cpu = 00:07:02 ; elapsed = 00:02:45 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18636

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a92a473f

Time (s): cpu = 00:07:05 ; elapsed = 00:02:46 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.735| TNS=-47387.445| WHS=-0.032 | THS=-0.032 |

Phase 6.1 Hold Fix Iter | Checksum: 1fd88e14c

Time (s): cpu = 00:07:05 ; elapsed = 00:02:46 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18635
WARNING: [Route 35-468] The router encountered 581 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	bram_int_lo/ram_reg_0_11/ADDRARDADDR[15]
	bram_int_lo/ram_reg_1_11/ADDRARDADDR[15]
	bram_int_lo/ram_reg_1_12/ADDRARDADDR[15]
	bram_int_lo/ram_reg_0_11/ADDRBWRADDR[15]
	bram_int_lo/ram_reg_1_11/ADDRBWRADDR[15]
	bram_int_lo/ram_reg_1_12/ADDRBWRADDR[15]
	bram_int_lo/ram_reg_0_15/ADDRARDADDR[14]
	bram_int_lo/ram_reg_0_15/ADDRARDADDR[14]
	bram_int_lo/ram_reg_0_16/ADDRARDADDR[14]
	bram_int_lo/ram_reg_0_16/ADDRARDADDR[14]
	.. and 571 more pins.

Phase 6 Post Hold Fix | Checksum: 198c984fd

Time (s): cpu = 00:07:05 ; elapsed = 00:02:46 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18635

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.11303 %
  Global Horizontal Routing Utilization  = 6.80333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 136ec7324

Time (s): cpu = 00:07:06 ; elapsed = 00:02:46 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18635

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136ec7324

Time (s): cpu = 00:07:06 ; elapsed = 00:02:47 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3071 ; free virtual = 18635

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a3b53d1e

Time (s): cpu = 00:07:07 ; elapsed = 00:02:48 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3070 ; free virtual = 18635

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 109cb9ce9

Time (s): cpu = 00:07:09 ; elapsed = 00:02:49 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3070 ; free virtual = 18634
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.735| TNS=-47387.445| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 109cb9ce9

Time (s): cpu = 00:07:10 ; elapsed = 00:02:49 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3070 ; free virtual = 18634
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:10 ; elapsed = 00:02:49 . Memory (MB): peak = 2175.281 ; gain = 74.984 ; free physical = 3070 ; free virtual = 18634

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 104 Warnings, 101 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:12 ; elapsed = 00:02:50 . Memory (MB): peak = 2175.387 ; gain = 75.090 ; free physical = 3070 ; free virtual = 18634
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2191.289 ; gain = 0.000 ; free physical = 3031 ; free virtual = 18634
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brian/545/Geoff/Geoff.runs/impl_1/dma_loopback_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.293 ; gain = 0.000 ; free physical = 3054 ; free virtual = 18632
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 17:50:21 2016...
