#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 09 13:51:12 2017
# Process ID: 13256
# Current directory: C:/ece532/hdmi/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12388 C:\ece532\hdmi\proj\hdmi.xpr
# Log file: C:/ece532/hdmi/proj/vivado.log
# Journal file: C:/ece532/hdmi/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ece532/hdmi/proj/hdmi.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/ece532/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
validate_bd_design -force
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {hdmi_ilmb_bram_if_cntlr_0 hdmi_microblaze_0_axi_periph_0 hdmi_axi_mem_intercon_0 hdmi_microblaze_0_0 hdmi_v_vid_in_axi4s_0_0 hdmi_v_axi4s_vid_out_0_0 hdmi_lmb_bram_0 hdmi_microblaze_0_axi_intc_0 hdmi_axi_timer_0_0 hdmi_rst_mig_7series_0_pxl_0 hdmi_ilmb_v10_0 hdmi_mdm_1_0 hdmi_v_tc_0_0 hdmi_axi_vdma_0_0 hdmi_dlmb_bram_if_cntlr_0 hdmi_v_tc_1_0 hdmi_rst_mig_7series_0_100M_0 hdmi_axi_gpio_video_0 hdmi_dlmb_v10_0 hdmi_mig_7series_0_0 hdmi_axi_uartlite_0_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {hdmi_ilmb_bram_if_cntlr_0 hdmi_microblaze_0_axi_periph_0 hdmi_axi_mem_intercon_0 hdmi_microblaze_0_0 hdmi_v_vid_in_axi4s_0_0 hdmi_v_axi4s_vid_out_0_0 hdmi_lmb_bram_0 hdmi_microblaze_0_axi_intc_0 hdmi_axi_timer_0_0 hdmi_rst_mig_7series_0_pxl_0 hdmi_ilmb_v10_0 hdmi_mdm_1_0 hdmi_v_tc_0_0 hdmi_axi_vdma_0_0 hdmi_dlmb_bram_if_cntlr_0 hdmi_v_tc_1_0 hdmi_rst_mig_7series_0_100M_0 hdmi_axi_gpio_video_0 hdmi_dlmb_v10_0 hdmi_mig_7series_0_0 hdmi_axi_uartlite_0_0}] -log ip_upgrade.log
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_bd_design {C:/ece532/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
set_property  ip_repo_paths  {c:/ece532/hdmi/repo C:/ece532/img_processing_ip/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user:user:led_detect:1.0 led_detect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_1
endgroup
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins led_detect_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM]
endgroup
set_property location {7 2679 2} [get_bd_cells axi_vdma_1]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aresetn] [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aresetn] [get_bd_pins led_detect_0/s00_axi_aresetn]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk] [get_bd_pins axi_vdma_1/m_axi_mm2s_aclk]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins led_detect_0/S00_AXIS]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {8}] [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins axi_vdma_1/s2mm_introut] [get_bd_pins microblaze_0_xlconcat/In7]
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In6] [get_bd_pins led_detect_0/s00_axis_aresetn]
undo
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In6] [get_bd_pins axi_vdma_1/mm2s_introut]
set_property location {6 2249 -52} [get_bd_cells led_detect_0]
set_property location {6 2268 -39} [get_bd_cells led_detect_0]
set_property location {7 2685 -64} [get_bd_cells axi_vdma_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tready] [get_bd_pins axi_vdma_1/s_axis_s2mm_tready]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tvalid] [get_bd_pins axi_vdma_1/s_axis_s2mm_tvalid]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tlast] [get_bd_pins axi_vdma_1/s_axis_s2mm_tlast]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tdata] [get_bd_pins xlconcat_0/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {6.5 2385 -51} [get_bd_cells xlconstant_1]
set_property location {7 2390 -75} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In1]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {8} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_vdma_1/s_axis_s2mm_tdata]
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN0_WIDTH {24} CONFIG.IN1_WIDTH {8}] [get_bd_cells xlconcat_0]
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {3}] [get_bd_cells xlconstant_2]
set_property location {6 2052 259} [get_bd_cells xlconstant_2]
set_property location {5.5 1845 15} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins led_detect_0/s00_axis_tdata]
undo
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins led_detect_0/s00_axis_tstrb]
report_ip_status -name ip_status 
validate_bd_design
open_project C:/ece532/img_processing_ip/ip_repo/edit_led_detect_v1_0.xpr
update_compile_order -fileset sources_1
startgroup
current_project hdmi
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_vdma_1]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24}] [get_bd_cells axi_vdma_1]
endgroup
undo
current_project hdmi
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24}] [get_bd_cells axi_vdma_1]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_1]
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {128} CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_m_axi_s2mm_data_width {128} CONFIG.c_use_s2mm_fsync {0} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_mm2s_linebuffer_depth {2048} CONFIG.c_s2mm_linebuffer_depth {2048} CONFIG.c_s2mm_max_burst_length {256} CONFIG.c_mm2s_max_burst_length {4}] [get_bd_cells axi_vdma_1]
endgroup
delete_bd_objs [get_bd_nets xlconcat_0_dout]
delete_bd_objs [get_bd_nets led_detect_0_m00_axis_tdata]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tdata] [get_bd_pins axi_vdma_1/s_axis_s2mm_tdata]
delete_bd_objs [get_bd_nets led_detect_0_m00_axis_tdata]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_vdma_1/s_axis_s2mm_tdata]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tdata] [get_bd_pins xlconcat_0/In0]
startgroup
set_property -dict [list CONFIG.c_mm2s_max_burst_length {256}] [get_bd_cells axi_vdma_1]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
