vhdl work "../../testing/EJ_SERIAL_MASTER_jiga.vhd"
vhdl work "reset_generator.vhd"
vhdl work "../../testing/comm_top.vhd"
