<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dwsms_2to1_clock_mux</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dwsms_2to1_clock_mux'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dwsms_2to1_clock_mux')">dwsms_2to1_clock_mux</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/dwsms_stdlib.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/dwsms_stdlib.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117467"  onclick="showContent('inst_tag_117467')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117467_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117467_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117467_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117469"  onclick="showContent('inst_tag_117469')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117469_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117469_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117469_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117471"  onclick="showContent('inst_tag_117471')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117471_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117471_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117471_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117473"  onclick="showContent('inst_tag_117473')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117473_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117473_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117473_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117475"  onclick="showContent('inst_tag_117475')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117475_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117475_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117475_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117477"  onclick="showContent('inst_tag_117477')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117477_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117477_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117477_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117479"  onclick="showContent('inst_tag_117479')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117479_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117479_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117479_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117481"  onclick="showContent('inst_tag_117481')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117481_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117481_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117481_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117483"  onclick="showContent('inst_tag_117483')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117483_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117483_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117483_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117485"  onclick="showContent('inst_tag_117485')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117485_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117485_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117485_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117487"  onclick="showContent('inst_tag_117487')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117487_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117487_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117487_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117489"  onclick="showContent('inst_tag_117489')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117489_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117489_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117489_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117491"  onclick="showContent('inst_tag_117491')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117491_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117491_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117491_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117493"  onclick="showContent('inst_tag_117493')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117493_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117493_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117493_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117495"  onclick="showContent('inst_tag_117495')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117495_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117495_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117495_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117497"  onclick="showContent('inst_tag_117497')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117497_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117497_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117497_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117499"  onclick="showContent('inst_tag_117499')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117499_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117499_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117499_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117501"  onclick="showContent('inst_tag_117501')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117501_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117501_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117501_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117503"  onclick="showContent('inst_tag_117503')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117503_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117503_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117503_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117505"  onclick="showContent('inst_tag_117505')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117505_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117505_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117505_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117507"  onclick="showContent('inst_tag_117507')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117507_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117507_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117507_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117509"  onclick="showContent('inst_tag_117509')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117509_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117509_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117509_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117511"  onclick="showContent('inst_tag_117511')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117511_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117511_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117511_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117513"  onclick="showContent('inst_tag_117513')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117513_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117513_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117513_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117515"  onclick="showContent('inst_tag_117515')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117515_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117515_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117515_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117517"  onclick="showContent('inst_tag_117517')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117517_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117517_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117517_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117519"  onclick="showContent('inst_tag_117519')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117519_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117519_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117519_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117520"  onclick="showContent('inst_tag_117520')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117520_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117520_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117520_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117521"  onclick="showContent('inst_tag_117521')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_22.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117521_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117521_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117521_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117522"  onclick="showContent('inst_tag_117522')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_22.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117522_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117522_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117522_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117523"  onclick="showContent('inst_tag_117523')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117523_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117523_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117523_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117524"  onclick="showContent('inst_tag_117524')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117524_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117524_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117524_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117525"  onclick="showContent('inst_tag_117525')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117525_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117525_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117525_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117526"  onclick="showContent('inst_tag_117526')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117526_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117526_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117526_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117527"  onclick="showContent('inst_tag_117527')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117527_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117527_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117527_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117528"  onclick="showContent('inst_tag_117528')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117528_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117528_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117528_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117529"  onclick="showContent('inst_tag_117529')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117529_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117529_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117529_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117530"  onclick="showContent('inst_tag_117530')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117530_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117530_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117530_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117531"  onclick="showContent('inst_tag_117531')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117531_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117531_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117531_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117532"  onclick="showContent('inst_tag_117532')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117532_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117532_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117532_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117533"  onclick="showContent('inst_tag_117533')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117533_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117533_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117533_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117534"  onclick="showContent('inst_tag_117534')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117534_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117534_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117534_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117535"  onclick="showContent('inst_tag_117535')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117535_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117535_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117535_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117536"  onclick="showContent('inst_tag_117536')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117536_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117536_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117536_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117537"  onclick="showContent('inst_tag_117537')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117537_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117537_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117537_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117538"  onclick="showContent('inst_tag_117538')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117538_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117538_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117539"  onclick="showContent('inst_tag_117539')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117539_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117539_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117540"  onclick="showContent('inst_tag_117540')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117540_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117540_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117541"  onclick="showContent('inst_tag_117541')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117541_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117541_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117542"  onclick="showContent('inst_tag_117542')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117542_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117542_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117542_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117543"  onclick="showContent('inst_tag_117543')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117543_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117543_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117543_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117544"  onclick="showContent('inst_tag_117544')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117544_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117544_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117544_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117545"  onclick="showContent('inst_tag_117545')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117545_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117545_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117545_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117546"  onclick="showContent('inst_tag_117546')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117546_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117547"  onclick="showContent('inst_tag_117547')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117547_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117548"  onclick="showContent('inst_tag_117548')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117548_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117549"  onclick="showContent('inst_tag_117549')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117549_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117550"  onclick="showContent('inst_tag_117550')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117550_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117550_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117550_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117551"  onclick="showContent('inst_tag_117551')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117551_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117552"  onclick="showContent('inst_tag_117552')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_0.html#inst_tag_117552_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117553"  onclick="showContent('inst_tag_117553')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117553_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117554"  onclick="showContent('inst_tag_117554')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117554_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117554_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117554_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117555"  onclick="showContent('inst_tag_117555')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117555_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117555_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117556"  onclick="showContent('inst_tag_117556')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_ilm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117556_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117556_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117556_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117557"  onclick="showContent('inst_tag_117557')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_dlm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117557_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117557_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117557_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117558"  onclick="showContent('inst_tag_117558')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117558_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117558_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117558_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117559"  onclick="showContent('inst_tag_117559')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117559_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117559_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117559_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117560"  onclick="showContent('inst_tag_117560')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117560_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117560_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117560_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117561"  onclick="showContent('inst_tag_117561')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117561_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117561_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117561_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117562"  onclick="showContent('inst_tag_117562')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117562_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117562_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117562_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117564"  onclick="showContent('inst_tag_117564')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117564_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117564_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117564_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117566"  onclick="showContent('inst_tag_117566')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117566_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117566_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117566_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117568"  onclick="showContent('inst_tag_117568')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117568_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1872_1.html#inst_tag_117568_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117568_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117468"  onclick="showContent('inst_tag_117468')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117468_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117468_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117468_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117470"  onclick="showContent('inst_tag_117470')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117470_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117470_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117470_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117472"  onclick="showContent('inst_tag_117472')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117472_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117472_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117472_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117474"  onclick="showContent('inst_tag_117474')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117474_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117474_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117474_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117476"  onclick="showContent('inst_tag_117476')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117476_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117476_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117476_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117478"  onclick="showContent('inst_tag_117478')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117478_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117478_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117478_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117480"  onclick="showContent('inst_tag_117480')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117480_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117480_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117480_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117482"  onclick="showContent('inst_tag_117482')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117482_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117482_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117482_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117484"  onclick="showContent('inst_tag_117484')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117484_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117484_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117484_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117486"  onclick="showContent('inst_tag_117486')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117486_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117486_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117486_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117488"  onclick="showContent('inst_tag_117488')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117488_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117488_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117488_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117490"  onclick="showContent('inst_tag_117490')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117490_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117490_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117490_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117492"  onclick="showContent('inst_tag_117492')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117492_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117492_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117492_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117494"  onclick="showContent('inst_tag_117494')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117494_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117494_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117494_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117496"  onclick="showContent('inst_tag_117496')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117496_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117496_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117496_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117498"  onclick="showContent('inst_tag_117498')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117498_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117498_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117498_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117500"  onclick="showContent('inst_tag_117500')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117500_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117500_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117500_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117502"  onclick="showContent('inst_tag_117502')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117502_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117502_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117502_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117504"  onclick="showContent('inst_tag_117504')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117504_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117504_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117504_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117506"  onclick="showContent('inst_tag_117506')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117506_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117506_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117506_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117508"  onclick="showContent('inst_tag_117508')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117508_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117508_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117508_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117510"  onclick="showContent('inst_tag_117510')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117510_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117510_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117510_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117512"  onclick="showContent('inst_tag_117512')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117512_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117512_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117512_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117514"  onclick="showContent('inst_tag_117514')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117514_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117514_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117514_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117516"  onclick="showContent('inst_tag_117516')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117516_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117516_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117516_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_0.html#inst_tag_117518"  onclick="showContent('inst_tag_117518')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117518_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117518_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_0.html#inst_tag_117518_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117563"  onclick="showContent('inst_tag_117563')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117563_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117563_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117563_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117565"  onclick="showContent('inst_tag_117565')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117565_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117565_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117565_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117567"  onclick="showContent('inst_tag_117567')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117567_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117567_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117567_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117569"  onclick="showContent('inst_tag_117569')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117569_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117569_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1872_1.html#inst_tag_117569_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117570"  onclick="showContent('inst_tag_117570')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_1.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117571"  onclick="showContent('inst_tag_117571')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_1.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117572"  onclick="showContent('inst_tag_117572')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_1.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117573"  onclick="showContent('inst_tag_117573')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_10.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117574"  onclick="showContent('inst_tag_117574')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_10.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117575"  onclick="showContent('inst_tag_117575')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_10.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117576"  onclick="showContent('inst_tag_117576')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_11.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117577"  onclick="showContent('inst_tag_117577')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_11.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117578"  onclick="showContent('inst_tag_117578')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_11.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117579"  onclick="showContent('inst_tag_117579')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_12.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117580"  onclick="showContent('inst_tag_117580')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_12.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117581"  onclick="showContent('inst_tag_117581')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_12.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117582"  onclick="showContent('inst_tag_117582')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_13.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117583"  onclick="showContent('inst_tag_117583')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_13.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117584"  onclick="showContent('inst_tag_117584')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_13.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117585"  onclick="showContent('inst_tag_117585')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_14.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117586"  onclick="showContent('inst_tag_117586')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_14.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117587"  onclick="showContent('inst_tag_117587')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_14.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117588"  onclick="showContent('inst_tag_117588')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_15.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117589"  onclick="showContent('inst_tag_117589')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_15.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117590"  onclick="showContent('inst_tag_117590')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_15.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117591"  onclick="showContent('inst_tag_117591')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_16.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117592"  onclick="showContent('inst_tag_117592')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_16.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117593"  onclick="showContent('inst_tag_117593')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_16.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117594"  onclick="showContent('inst_tag_117594')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_2.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117595"  onclick="showContent('inst_tag_117595')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_2.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117596"  onclick="showContent('inst_tag_117596')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_2.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117597"  onclick="showContent('inst_tag_117597')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_3.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117598"  onclick="showContent('inst_tag_117598')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_3.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117599"  onclick="showContent('inst_tag_117599')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_3.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117600"  onclick="showContent('inst_tag_117600')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_4.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117601"  onclick="showContent('inst_tag_117601')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_4.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117602"  onclick="showContent('inst_tag_117602')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_4.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117603"  onclick="showContent('inst_tag_117603')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_5.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117604"  onclick="showContent('inst_tag_117604')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_5.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117605"  onclick="showContent('inst_tag_117605')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_5.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117606"  onclick="showContent('inst_tag_117606')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_6.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117607"  onclick="showContent('inst_tag_117607')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_6.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117608"  onclick="showContent('inst_tag_117608')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_6.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117609"  onclick="showContent('inst_tag_117609')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_7.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117610"  onclick="showContent('inst_tag_117610')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_7.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117611"  onclick="showContent('inst_tag_117611')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_7.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117612"  onclick="showContent('inst_tag_117612')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_8.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117613"  onclick="showContent('inst_tag_117613')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_8.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117614"  onclick="showContent('inst_tag_117614')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_8.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117615"  onclick="showContent('inst_tag_117615')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_9.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117616"  onclick="showContent('inst_tag_117616')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_9.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117617"  onclick="showContent('inst_tag_117617')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_9.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117618"  onclick="showContent('inst_tag_117618')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_17.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117619"  onclick="showContent('inst_tag_117619')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_17.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117620"  onclick="showContent('inst_tag_117620')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_17.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117621"  onclick="showContent('inst_tag_117621')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_18.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117622"  onclick="showContent('inst_tag_117622')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_18.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117623"  onclick="showContent('inst_tag_117623')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_18.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117624"  onclick="showContent('inst_tag_117624')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_19.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117625"  onclick="showContent('inst_tag_117625')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_19.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117626"  onclick="showContent('inst_tag_117626')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_19.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117627"  onclick="showContent('inst_tag_117627')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_20.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117628"  onclick="showContent('inst_tag_117628')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_20.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117629"  onclick="showContent('inst_tag_117629')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_20.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117630"  onclick="showContent('inst_tag_117630')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_21.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117631"  onclick="showContent('inst_tag_117631')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_21.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117632"  onclick="showContent('inst_tag_117632')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_21.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117633"  onclick="showContent('inst_tag_117633')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_22.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117634"  onclick="showContent('inst_tag_117634')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_22.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117635"  onclick="showContent('inst_tag_117635')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_22.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117636"  onclick="showContent('inst_tag_117636')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_23.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117637"  onclick="showContent('inst_tag_117637')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_23.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_1.html#inst_tag_117638"  onclick="showContent('inst_tag_117638')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_23.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117639"  onclick="showContent('inst_tag_117639')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_24.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117640"  onclick="showContent('inst_tag_117640')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_24.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117641"  onclick="showContent('inst_tag_117641')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_24.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117642"  onclick="showContent('inst_tag_117642')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_25.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117643"  onclick="showContent('inst_tag_117643')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_25.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117644"  onclick="showContent('inst_tag_117644')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_25.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117645"  onclick="showContent('inst_tag_117645')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_26.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117646"  onclick="showContent('inst_tag_117646')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_26.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117647"  onclick="showContent('inst_tag_117647')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_26.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117648"  onclick="showContent('inst_tag_117648')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_27.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117649"  onclick="showContent('inst_tag_117649')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_27.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117650"  onclick="showContent('inst_tag_117650')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_27.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117651"  onclick="showContent('inst_tag_117651')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_28.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117652"  onclick="showContent('inst_tag_117652')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_28.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117653"  onclick="showContent('inst_tag_117653')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_28.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117654"  onclick="showContent('inst_tag_117654')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_29.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117655"  onclick="showContent('inst_tag_117655')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_29.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117656"  onclick="showContent('inst_tag_117656')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_29.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117657"  onclick="showContent('inst_tag_117657')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_30.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117658"  onclick="showContent('inst_tag_117658')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_30.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117659"  onclick="showContent('inst_tag_117659')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_30.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117660"  onclick="showContent('inst_tag_117660')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_31.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117661"  onclick="showContent('inst_tag_117661')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_31.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117662"  onclick="showContent('inst_tag_117662')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_31.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117663"  onclick="showContent('inst_tag_117663')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_32.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117664"  onclick="showContent('inst_tag_117664')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_32.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872_2.html#inst_tag_117665"  onclick="showContent('inst_tag_117665')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_32.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dwsms_2to1_clock_mux'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1872.html" >dwsms_2to1_clock_mux</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1872.html" >dwsms_2to1_clock_mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1872.html" >dwsms_2to1_clock_mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
