<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="edge_detect" language="c" vlnv="xilinx.com:hls:edge_detect:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL_R" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="rows" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cols" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="low_thresh" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="high_thresh" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="in_img" addressQualifier="1" id="4" port="M_AXI_GMEM" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="out_img" addressQualifier="1" id="5" port="M_AXI_GMEM" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
