$date
	Fri Aug 18 20:07:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module REG16_TB $end
$var wire 16 ! q [15:0] $end
$var reg 1 " clk $end
$var reg 16 # data_in [15:0] $end
$var reg 1 $ ld $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 & data_in [15:0] $end
$var wire 1 $ ld $end
$var wire 1 % rst $end
$var reg 16 ' q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
b0 #
0"
b0 !
$end
#3000
0%
#5000
1"
#10000
b101 #
b101 &
1$
0"
#15000
0$
1"
#20000
0"
#25000
1"
b1000 #
b1000 &
#30000
0"
#35000
b1000 !
b1000 '
1"
1$
#40000
0"
#45000
1"
