$comment
	File created using the following command:
		vcd file RAM_Memory.msim.vcd -direction
$end
$date
	Sun Nov 10 11:28:52 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RAM_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 8 " data [7:0] $end
$var reg 5 # rdaddress [4:0] $end
$var reg 5 $ wraddress [4:0] $end
$var reg 1 % wren $end
$var wire 1 & q [7] $end
$var wire 1 ' q [6] $end
$var wire 1 ( q [5] $end
$var wire 1 ) q [4] $end
$var wire 1 * q [3] $end
$var wire 1 + q [2] $end
$var wire 1 , q [1] $end
$var wire 1 - q [0] $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 q[0]~output_o $end
$var wire 1 6 q[1]~output_o $end
$var wire 1 7 q[2]~output_o $end
$var wire 1 8 q[3]~output_o $end
$var wire 1 9 q[4]~output_o $end
$var wire 1 : q[5]~output_o $end
$var wire 1 ; q[6]~output_o $end
$var wire 1 < q[7]~output_o $end
$var wire 1 = wren~input_o $end
$var wire 1 > clock~input_o $end
$var wire 1 ? clock~inputclkctrl_outclk $end
$var wire 1 @ data[0]~input_o $end
$var wire 1 A wraddress[0]~input_o $end
$var wire 1 B wraddress[1]~input_o $end
$var wire 1 C wraddress[2]~input_o $end
$var wire 1 D wraddress[3]~input_o $end
$var wire 1 E wraddress[4]~input_o $end
$var wire 1 F rdaddress[0]~input_o $end
$var wire 1 G rdaddress[1]~input_o $end
$var wire 1 H rdaddress[2]~input_o $end
$var wire 1 I rdaddress[3]~input_o $end
$var wire 1 J rdaddress[4]~input_o $end
$var wire 1 K data[1]~input_o $end
$var wire 1 L data[2]~input_o $end
$var wire 1 M data[3]~input_o $end
$var wire 1 N data[4]~input_o $end
$var wire 1 O data[5]~input_o $end
$var wire 1 P data[6]~input_o $end
$var wire 1 Q data[7]~input_o $end
$var wire 1 R b2v_inst|altsyncram_component|auto_generated|q_b [7] $end
$var wire 1 S b2v_inst|altsyncram_component|auto_generated|q_b [6] $end
$var wire 1 T b2v_inst|altsyncram_component|auto_generated|q_b [5] $end
$var wire 1 U b2v_inst|altsyncram_component|auto_generated|q_b [4] $end
$var wire 1 V b2v_inst|altsyncram_component|auto_generated|q_b [3] $end
$var wire 1 W b2v_inst|altsyncram_component|auto_generated|q_b [2] $end
$var wire 1 X b2v_inst|altsyncram_component|auto_generated|q_b [1] $end
$var wire 1 Y b2v_inst|altsyncram_component|auto_generated|q_b [0] $end
$var wire 1 Z b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 [ b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 \ b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 ] b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 ^ b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 _ b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 ` b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 a b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 b b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 c b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 d b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 e b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 f b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 g b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 h b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 i b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 j b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 k b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 l b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 m b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 n b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 o b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 p b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 q b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 r b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 s b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 t b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 u b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 v b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 w b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 x b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 y b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 z b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 { b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 | b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 } b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b101 "
b0 #
b0 $
1%
0-
0,
0+
0*
0)
0(
0'
0&
x.
0/
10
x1
12
13
14
05
06
07
08
09
0:
0;
0<
1=
0>
0?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
0M
0N
0O
0P
0Q
0Y
0X
0W
0V
0U
0T
0S
0R
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
$end
#20000
1!
1>
1?
0.
#30000
b1 #
b1 $
b1101 "
b1001 "
0L
1M
1A
1F
1.
#40000
0!
0>
0?
0.
#60000
1!
1>
1?
1.
#80000
b1000 "
0%
b0 #
b0 $
b0 "
0!
0=
0A
0F
0@
0M
0>
0?
0.
#100000
1!
1>
1?
1.
#120000
0!
0>
0?
0.
#140000
1!
1>
1?
1.
1}
1{
1Y
1W
15
17
1-
1+
#160000
0!
0>
0?
0.
#180000
1!
1>
1?
1.
#190000
b1 #
1F
0.
#200000
0!
0>
0?
1.
#220000
1!
1>
1?
0.
#240000
0!
0>
0?
1.
#250000
b0 #
0F
0.
#260000
1!
1>
1?
1.
0{
1z
0W
1V
07
18
0+
1*
#280000
0!
0>
0?
0.
#300000
1!
1>
1?
1.
1{
0z
1W
0V
17
08
1+
0*
#320000
0!
0>
0?
0.
#340000
1!
1>
1?
1.
#360000
0!
0>
0?
0.
#380000
1!
1>
1?
1.
#400000
0!
0>
0?
0.
#420000
1!
1>
1?
1.
#440000
0!
0>
0?
0.
#460000
1!
1>
1?
1.
#480000
0!
0>
0?
0.
#500000
1!
1>
1?
1.
#520000
0!
0>
0?
0.
#540000
1!
1>
1?
1.
#560000
0!
0>
0?
0.
#580000
1!
1>
1?
1.
#600000
0!
0>
0?
0.
#620000
1!
1>
1?
1.
#640000
0!
0>
0?
0.
#660000
1!
1>
1?
1.
#680000
0!
0>
0?
0.
#700000
1!
1>
1?
1.
#720000
0!
0>
0?
0.
#740000
1!
1>
1?
1.
#760000
0!
0>
0?
0.
#780000
1!
1>
1?
1.
#800000
0!
0>
0?
0.
#820000
1!
1>
1?
1.
#840000
0!
0>
0?
0.
#860000
1!
1>
1?
1.
#880000
0!
0>
0?
0.
#900000
1!
1>
1?
1.
#920000
0!
0>
0?
0.
#940000
1!
1>
1?
1.
#960000
0!
0>
0?
0.
#980000
1!
1>
1?
1.
#1000000
