// Seed: 1487625142
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply0 id_3
);
  wor  id_5 = 1 - id_5;
  wor  id_6;
  wire id_7;
  assign id_3 = 'b0 & 1 & id_6 & id_5 & id_6 & 1 & id_5;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wand id_2,
    output supply1 id_3,
    output wire id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output wire id_9
);
  wand id_11 = 1;
  tri0 id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8,
      id_5
  );
  wire id_13;
  xor primCall (id_5, id_8, id_1, id_12, id_6, id_0, id_11, id_7);
endmodule
