<div id="pf6a" class="pf w0 h0" data-page-no="6a"><div class="pc pc6a w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg6a.png"/><div class="t m0 x15 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 4-1.<span class="_ _1a"> </span>System memory map (continued)</div><div class="t m0 x60 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">System 32-bit Address Range<span class="_ _a3"> </span>Destination Slave<span class="_ _117"> </span>Access</div><div class="t m0 x2c h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">0xF000_1000–0xF000_1FFF<span class="_ _4e"> </span>MTB Data Watchpoint and Trace (MTBDWT) registers<span class="_ _95"> </span>Cortex-M0+ core</div><div class="t m0 x2c h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">0xF000_2000–0xF000_2FFF<span class="_ _4e"> </span>ROM table<span class="_ _11a"> </span>Cortex-M0+ core</div><div class="t m0 x2c h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws0">0xF000_3000–0xF000_3FFF<span class="_ _4e"> </span>Miscellaneous Control Module (MCM)<span class="_ _11b"> </span>Cortex-M0+ core</div><div class="t m0 x2c h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws1f4">0xF000_4000–0xF7FF_FFFF Reserved<span class="_ _ee"> </span>–</div><div class="t m0 x2c h7 y371 ff2 fs4 fc0 sc0 ls0 ws0">0xF800_0000–0xFFFF_FFFF<span class="_ _119"> </span>IOPORT: GPIO (single cycle)<span class="_ _104"> </span>Cortex-M0+ core</div><div class="t m0 x9 h7 y7fe ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>The program flash always begins at 0x0000_0000 but the end of implemented flash varies depending on the amount of</div><div class="t m0 x52 h7 y47e ff2 fs4 fc0 sc0 ls0 ws0">flash implemented for a particular device. See <span class="fc1">Flash Memory Sizes</span> for details.</div><div class="t m0 x9 h7 y7ff ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _68"> </span>This range varies depending on SRAM sizes. See <span class="fc1">SRAM Ranges</span> for details.</div><div class="t m0 x9 h7 y316 ff2 fs4 fc0 sc0 ls0 ws0">3.<span class="_ _68"> </span>Includes BME operations to GPIO at slot 15 (based at 0x4000_F000).</div><div class="t m0 x9 hd y800 ff1 fs7 fc0 sc0 ls0 ws0">4.3<span class="_ _b"> </span>Flash Memory Map</div><div class="t m0 x9 hf y801 ff3 fs5 fc0 sc0 ls0 ws0">The flash memory and the flash registers are located at different base addresses as shown</div><div class="t m0 x9 hf y802 ff3 fs5 fc0 sc0 ls0 ws0">in the following figure. The base address for each is specified in <span class="fc1">System memory map</span>.</div><div class="c xaa y803 w12 h2c"><div class="t m0 x92 h2d y559 ff2 fs10 fc0 sc0 ls0 ws0">Program flash</div><div class="t m0 xb4 h2d y55a ff2 fs10 fc0 sc0 ls0 ws0">Flash configuration field</div><div class="t m0 xcb h2d y55b ff2 fs10 fc0 sc0 ls0 ws0">Program flash base address</div><div class="t m0 x35 h2d y55c ff2 fs10 fc0 sc0 ls0 ws0">Flash memory base address</div><div class="t m0 x7e h2d y55d ff2 fs10 fc0 sc0 ls0">Registers</div></div><div class="t m0 xf5 h9 y804 ff1 fs2 fc0 sc0 ls0 ws0">Figure 4-1. Flash memory map</div><div class="t m0 x9 hf y805 ff3 fs5 fc0 sc0 ls0 ws0">The on-chip Flash is implemented in a portion of the allocated Flash range to form a</div><div class="t m0 x9 hf y806 ff3 fs5 fc0 sc0 ls0 ws0">contiguous block in the memory map beginning at address 0x0000_0000. See <span class="fc1">Flash</span></div><div class="t m0 x9 hf y807 ff3 fs5 fc1 sc0 ls0 ws0">Memory Sizes<span class="fc0"> for details of supported ranges.</span></div><div class="t m0 x9 hf y808 ff3 fs5 fc0 sc0 ls0 ws0">Accesses to the flash memory ranges outside the amount of Flash on the device causes</div><div class="t m0 x9 hf y809 ff3 fs5 fc0 sc0 ls0 ws0">the bus cycle to be terminated with an error followed by the appropriate response in the</div><div class="t m0 x9 hf y80a ff3 fs5 fc0 sc0 ls0 ws0">requesting bus master. Read collision events in which flash memory is accessed while a</div><div class="t m0 x9 hf y80b ff3 fs5 fc0 sc0 ls0 ws0">flash memory resource is being manipulated by a flash command also generates a bus</div><div class="t m0 x9 hf y80c ff3 fs5 fc0 sc0 ls0 ws0">error response.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Flash Memory Map</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">106<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",null,252.339,null]'><div class="d m1" style="border-style:none;position:absolute;left:254.196000px;bottom:572.100000px;width:81.513000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4c" data-dest-detail='[76,"XYZ",null,353.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:270.207000px;bottom:561.100000px;width:59.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:416.754000px;bottom:448.900000px;width:119.000000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",null,252.339,null]'><div class="d m1" style="border-style:none;position:absolute;left:492.634000px;bottom:278.674000px;width:30.338000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",null,252.339,null]'><div class="d m1" style="border-style:none;position:absolute;left:54.000000px;bottom:262.674000px;width:81.270000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
