

================================================================
== Vitis HLS Report for 'update_1'
================================================================
* Date:           Tue Jan 16 03:00:51 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sort_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.862 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  41.000 us|  41.000 us|  4100|  4100|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_1  |     4098|     4098|         9|          8|          1|   512|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 11 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mark_a_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mark_a"   --->   Operation 12 'read' 'mark_a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%exp_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %exp"   --->   Operation 13 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%exp_cast = zext i5 %exp_read"   --->   Operation 14 'zext' 'exp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bucket, i64 666, i64 207, i64 4294967295"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata"   --->   Operation 20 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%global_time_1_load = load i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 21 'load' 'global_time_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.28ns)   --->   "%not_mark_a = xor i1 %mark_a_read, i1 1"   --->   Operation 22 'xor' 'not_mark_a' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln105 = br void" [sort.c:105]   --->   Operation 23 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%blockID = phi i10 %add_ln105_1, void %.split6_ifconv, i10 0, void" [sort.c:105]   --->   Operation 24 'phi' 'blockID' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln105_1 = add i10 %blockID, i10 1" [sort.c:105]   --->   Operation 25 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.91ns)   --->   "%icmp_ln105 = icmp_eq  i10 %blockID, i10 512" [sort.c:105]   --->   Operation 26 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split6_ifconv, void" [sort.c:105]   --->   Operation 27 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_17 = trunc i10 %blockID" [sort.c:105]   --->   Operation 28 'trunc' 'empty_17' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_17, i2 0" [sort.c:109]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i11 %shl_ln" [sort.c:109]   --->   Operation 30 'zext' 'zext_ln109' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln109" [sort.c:109]   --->   Operation 31 'getelementptr' 'b_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.23ns)   --->   "%b_load = load i11 %b_addr" [sort.c:109]   --->   Operation 32 'load' 'b_load' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln109 = or i11 %shl_ln, i11 1" [sort.c:109]   --->   Operation 33 'or' 'or_ln109' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i11 %or_ln109" [sort.c:109]   --->   Operation 34 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln109_1" [sort.c:109]   --->   Operation 35 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%b_load_1 = load i11 %b_addr_1" [sort.c:109]   --->   Operation 36 'load' 'b_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 3.86>
ST_3 : Operation 37 [1/2] (1.23ns)   --->   "%b_load = load i11 %b_addr" [sort.c:109]   --->   Operation 37 'load' 'b_load' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 38 [1/1] (1.38ns)   --->   "%ashr_ln109 = ashr i32 %b_load, i32 %exp_cast" [sort.c:109]   --->   Operation 38 'ashr' 'ashr_ln109' <Predicate = (!icmp_ln105)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %ashr_ln109" [sort.c:109]   --->   Operation 39 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109, i9 %empty_17" [sort.c:109]   --->   Operation 40 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i11 %tmp_1" [sort.c:111]   --->   Operation 41 'zext' 'zext_ln111' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln111" [sort.c:111]   --->   Operation 42 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.23ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort.c:111]   --->   Operation 43 'load' 'bucket_load' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%b_load_1 = load i11 %b_addr_1" [sort.c:109]   --->   Operation 44 'load' 'b_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln109_1 = or i11 %shl_ln, i11 2" [sort.c:109]   --->   Operation 45 'or' 'or_ln109_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i11 %or_ln109_1" [sort.c:109]   --->   Operation 46 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 %zext_ln109_2" [sort.c:109]   --->   Operation 47 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.23ns)   --->   "%b_load_2 = load i11 %b_addr_2" [sort.c:109]   --->   Operation 48 'load' 'b_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln109_2 = or i11 %shl_ln, i11 3" [sort.c:109]   --->   Operation 49 'or' 'or_ln109_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i11 %or_ln109_2" [sort.c:109]   --->   Operation 50 'zext' 'zext_ln109_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 %zext_ln109_3" [sort.c:109]   --->   Operation 51 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.23ns)   --->   "%b_load_3 = load i11 %b_addr_3" [sort.c:109]   --->   Operation 52 'load' 'b_load_3' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%inc_i14_lcssa17 = phi i32 %add_ln107, void %.split6_ifconv, i32 %global_time_1_load, void" [sort.c:107]   --->   Operation 53 'phi' 'inc_i14_lcssa17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%inc_i14_lcssa17_cast6 = zext i32 %inc_i14_lcssa17" [sort.c:107]   --->   Operation 56 'zext' 'inc_i14_lcssa17_cast6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort.c:111]   --->   Operation 57 'load' 'bucket_load' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i32 %bucket_load" [sort.c:111]   --->   Operation 58 'zext' 'zext_ln111_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln111_4" [sort.c:111]   --->   Operation 59 'getelementptr' 'a_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln111 = store i32 %b_load, i11 %a_addr" [sort.c:111]   --->   Operation 60 'store' 'store_ln111' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %inc_i14_lcssa17" [../../common/hercules.c:9]   --->   Operation 61 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %inc_i14_lcssa17_cast6" [../../common/hercules.c:9]   --->   Operation 62 'getelementptr' 'checkdata_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%storemerge1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %inc_i14_lcssa17, i32 %b_load, i32 %bucket_load, i31 0, i1 %not_mark_a" [sort.c:107]   --->   Operation 63 'bitconcatenate' 'storemerge1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr, i128 %storemerge1, i16 65535" [../../common/hercules.c:12]   --->   Operation 64 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_4 : Operation 65 [1/1] (1.01ns)   --->   "%add_ln122 = add i32 %bucket_load, i32 1" [sort.c:122]   --->   Operation 65 'add' 'add_ln122' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %add_ln122, i11 %bucket_addr" [sort.c:122]   --->   Operation 66 'store' 'store_ln122' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 67 [1/1] (0.90ns)   --->   "%add_ln9 = add i21 %trunc_ln9, i21 1" [../../common/hercules.c:9]   --->   Operation 67 'add' 'add_ln9' <Predicate = (!icmp_ln105)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i21 %add_ln9" [../../common/hercules.c:9]   --->   Operation 68 'zext' 'zext_ln9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%checkdata_addr_2 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9" [../../common/hercules.c:9]   --->   Operation 69 'getelementptr' 'checkdata_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i11 %tmp_1" [../../common/hercules.c:10]   --->   Operation 70 'zext' 'zext_ln10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.01ns)   --->   "%add_ln12 = add i32 %inc_i14_lcssa17, i32 1" [../../common/hercules.c:12]   --->   Operation 71 'add' 'add_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12, i32 %add_ln122, i20 0, i12 %zext_ln10, i32 0" [../../common/hercules.c:12]   --->   Operation 72 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln12 = or i128 %tmp1, i128 2" [../../common/hercules.c:12]   --->   Operation 73 'or' 'or_ln12' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_2, i128 %or_ln12, i16 65535" [../../common/hercules.c:12]   --->   Operation 74 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_4 : Operation 75 [1/1] (1.38ns)   --->   "%ashr_ln109_1 = ashr i32 %b_load_1, i32 %exp_cast" [sort.c:109]   --->   Operation 75 'ashr' 'ashr_ln109_1' <Predicate = (!icmp_ln105)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i32 %ashr_ln109_1" [sort.c:109]   --->   Operation 76 'trunc' 'trunc_ln109_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (1.23ns)   --->   "%b_load_2 = load i11 %b_addr_2" [sort.c:109]   --->   Operation 77 'load' 'b_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 78 [1/2] (1.23ns)   --->   "%b_load_3 = load i11 %b_addr_3" [sort.c:109]   --->   Operation 78 'load' 'b_load_3' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 1.38>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109_1, i9 %empty_17" [sort.c:109]   --->   Operation 79 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i11 %tmp_s" [sort.c:111]   --->   Operation 80 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%bucket_addr_1 = getelementptr i32 %bucket, i64 0, i64 %zext_ln111_1" [sort.c:111]   --->   Operation 81 'getelementptr' 'bucket_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.23ns)   --->   "%bucket_load_1 = load i11 %bucket_addr_1" [sort.c:111]   --->   Operation 82 'load' 'bucket_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 83 [1/1] (1.38ns)   --->   "%ashr_ln109_2 = ashr i32 %b_load_2, i32 %exp_cast" [sort.c:109]   --->   Operation 83 'ashr' 'ashr_ln109_2' <Predicate = (!icmp_ln105)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln109_2 = trunc i32 %ashr_ln109_2" [sort.c:109]   --->   Operation 84 'trunc' 'trunc_ln109_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.49>
ST_6 : Operation 85 [1/2] (1.23ns)   --->   "%bucket_load_1 = load i11 %bucket_addr_1" [sort.c:111]   --->   Operation 85 'load' 'bucket_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i32 %bucket_load_1" [sort.c:111]   --->   Operation 86 'zext' 'zext_ln111_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln111_5" [sort.c:111]   --->   Operation 87 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln111 = store i32 %b_load_1, i11 %a_addr_1" [sort.c:111]   --->   Operation 88 'store' 'store_ln111' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 89 [1/1] (1.01ns)   --->   "%add_ln13 = add i32 %inc_i14_lcssa17, i32 2" [../../common/hercules.c:13]   --->   Operation 89 'add' 'add_ln13' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.90ns)   --->   "%add_ln13_1 = add i21 %trunc_ln9, i21 2" [../../common/hercules.c:13]   --->   Operation 90 'add' 'add_ln13_1' <Predicate = (!icmp_ln105)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i21 %add_ln13_1" [../../common/hercules.c:9]   --->   Operation 91 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%checkdata_addr_1 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_1" [../../common/hercules.c:9]   --->   Operation 92 'getelementptr' 'checkdata_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%storemerge2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %add_ln13, i32 %b_load_1, i32 %bucket_load_1, i31 0, i1 %not_mark_a" [../../common/hercules.c:13]   --->   Operation 93 'bitconcatenate' 'storemerge2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_1, i128 %storemerge2, i16 65535" [../../common/hercules.c:12]   --->   Operation 94 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_6 : Operation 95 [1/1] (1.01ns)   --->   "%add_ln122_1 = add i32 %bucket_load_1, i32 1" [sort.c:122]   --->   Operation 95 'add' 'add_ln122_1' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %add_ln122_1, i11 %bucket_addr_1" [sort.c:122]   --->   Operation 96 'store' 'store_ln122' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 97 [1/1] (0.90ns)   --->   "%add_ln9_1 = add i21 %trunc_ln9, i21 3" [../../common/hercules.c:9]   --->   Operation 97 'add' 'add_ln9_1' <Predicate = (!icmp_ln105)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i21 %add_ln9_1" [../../common/hercules.c:9]   --->   Operation 98 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%checkdata_addr_4 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_2" [../../common/hercules.c:9]   --->   Operation 99 'getelementptr' 'checkdata_addr_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i11 %tmp_s" [../../common/hercules.c:10]   --->   Operation 100 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln12_1 = add i32 %inc_i14_lcssa17, i32 3" [../../common/hercules.c:12]   --->   Operation 101 'add' 'add_ln12_1' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_1, i32 %add_ln122_1, i20 0, i12 %zext_ln10_1, i32 0" [../../common/hercules.c:12]   --->   Operation 102 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln12_1 = or i128 %tmp2, i128 2" [../../common/hercules.c:12]   --->   Operation 103 'or' 'or_ln12_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_4, i128 %or_ln12_1, i16 65535" [../../common/hercules.c:12]   --->   Operation 104 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_6 : Operation 105 [1/1] (1.38ns)   --->   "%ashr_ln109_3 = ashr i32 %b_load_3, i32 %exp_cast" [sort.c:109]   --->   Operation 105 'ashr' 'ashr_ln109_3' <Predicate = (!icmp_ln105)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln109_3 = trunc i32 %ashr_ln109_3" [sort.c:109]   --->   Operation 106 'trunc' 'trunc_ln109_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109_2, i9 %empty_17" [sort.c:109]   --->   Operation 107 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i11 %tmp_2" [sort.c:111]   --->   Operation 108 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%bucket_addr_2 = getelementptr i32 %bucket, i64 0, i64 %zext_ln111_2" [sort.c:111]   --->   Operation 109 'getelementptr' 'bucket_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.23ns)   --->   "%bucket_load_2 = load i11 %bucket_addr_2" [sort.c:111]   --->   Operation 110 'load' 'bucket_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 8 <SV = 7> <Delay = 3.49>
ST_8 : Operation 111 [1/2] (1.23ns)   --->   "%bucket_load_2 = load i11 %bucket_addr_2" [sort.c:111]   --->   Operation 111 'load' 'bucket_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i32 %bucket_load_2" [sort.c:111]   --->   Operation 112 'zext' 'zext_ln111_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln111_6" [sort.c:111]   --->   Operation 113 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln111 = store i32 %b_load_2, i11 %a_addr_2" [sort.c:111]   --->   Operation 114 'store' 'store_ln111' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 115 [1/1] (1.01ns)   --->   "%add_ln13_2 = add i32 %inc_i14_lcssa17, i32 4" [../../common/hercules.c:13]   --->   Operation 115 'add' 'add_ln13_2' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.90ns)   --->   "%add_ln13_3 = add i21 %trunc_ln9, i21 4" [../../common/hercules.c:13]   --->   Operation 116 'add' 'add_ln13_3' <Predicate = (!icmp_ln105)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i21 %add_ln13_3" [../../common/hercules.c:9]   --->   Operation 117 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%checkdata_addr_5 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_3" [../../common/hercules.c:9]   --->   Operation 118 'getelementptr' 'checkdata_addr_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%storemerge3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %add_ln13_2, i32 %b_load_2, i32 %bucket_load_2, i31 0, i1 %not_mark_a" [../../common/hercules.c:13]   --->   Operation 119 'bitconcatenate' 'storemerge3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_5, i128 %storemerge3, i16 65535" [../../common/hercules.c:12]   --->   Operation 120 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_8 : Operation 121 [1/1] (1.01ns)   --->   "%add_ln122_2 = add i32 %bucket_load_2, i32 1" [sort.c:122]   --->   Operation 121 'add' 'add_ln122_2' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %add_ln122_2, i11 %bucket_addr_2" [sort.c:122]   --->   Operation 122 'store' 'store_ln122' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 123 [1/1] (0.90ns)   --->   "%add_ln9_2 = add i21 %trunc_ln9, i21 5" [../../common/hercules.c:9]   --->   Operation 123 'add' 'add_ln9_2' <Predicate = (!icmp_ln105)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i21 %add_ln9_2" [../../common/hercules.c:9]   --->   Operation 124 'zext' 'zext_ln9_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%checkdata_addr_6 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_4" [../../common/hercules.c:9]   --->   Operation 125 'getelementptr' 'checkdata_addr_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i11 %tmp_2" [../../common/hercules.c:10]   --->   Operation 126 'zext' 'zext_ln10_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.01ns)   --->   "%add_ln12_2 = add i32 %inc_i14_lcssa17, i32 5" [../../common/hercules.c:12]   --->   Operation 127 'add' 'add_ln12_2' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_2, i32 %add_ln122_2, i20 0, i12 %zext_ln10_2, i32 0" [../../common/hercules.c:12]   --->   Operation 128 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i128 %tmp3, i128 2" [../../common/hercules.c:12]   --->   Operation 129 'or' 'or_ln12_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_6, i128 %or_ln12_2, i16 65535" [../../common/hercules.c:12]   --->   Operation 130 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109_3, i9 %empty_17" [sort.c:109]   --->   Operation 131 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i11 %tmp_3" [sort.c:111]   --->   Operation 132 'zext' 'zext_ln111_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%bucket_addr_3 = getelementptr i32 %bucket, i64 0, i64 %zext_ln111_3" [sort.c:111]   --->   Operation 133 'getelementptr' 'bucket_addr_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (1.23ns)   --->   "%bucket_load_3 = load i11 %bucket_addr_3" [sort.c:111]   --->   Operation 134 'load' 'bucket_load_3' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 10 <SV = 9> <Delay = 3.49>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sort.c:101]   --->   Operation 135 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 136 [1/2] (1.23ns)   --->   "%bucket_load_3 = load i11 %bucket_addr_3" [sort.c:111]   --->   Operation 136 'load' 'bucket_load_3' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i32 %bucket_load_3" [sort.c:111]   --->   Operation 137 'zext' 'zext_ln111_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i32 %a, i64 0, i64 %zext_ln111_7" [sort.c:111]   --->   Operation 138 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln111 = store i32 %b_load_3, i11 %a_addr_3" [sort.c:111]   --->   Operation 139 'store' 'store_ln111' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 140 [1/1] (1.01ns)   --->   "%add_ln13_4 = add i32 %inc_i14_lcssa17, i32 6" [../../common/hercules.c:13]   --->   Operation 140 'add' 'add_ln13_4' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.90ns)   --->   "%add_ln13_5 = add i21 %trunc_ln9, i21 6" [../../common/hercules.c:13]   --->   Operation 141 'add' 'add_ln13_5' <Predicate = (!icmp_ln105)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i21 %add_ln13_5" [../../common/hercules.c:9]   --->   Operation 142 'zext' 'zext_ln9_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_5" [../../common/hercules.c:9]   --->   Operation 143 'getelementptr' 'checkdata_addr_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%storemerge = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %add_ln13_4, i32 %b_load_3, i32 %bucket_load_3, i31 0, i1 %not_mark_a" [../../common/hercules.c:13]   --->   Operation 144 'bitconcatenate' 'storemerge' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_3, i128 %storemerge, i16 65535" [../../common/hercules.c:12]   --->   Operation 145 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_10 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln122_3 = add i32 %bucket_load_3, i32 1" [sort.c:122]   --->   Operation 146 'add' 'add_ln122_3' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %add_ln122_3, i11 %bucket_addr_3" [sort.c:122]   --->   Operation 147 'store' 'store_ln122' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 148 [1/1] (0.90ns)   --->   "%add_ln9_3 = add i21 %trunc_ln9, i21 7" [../../common/hercules.c:9]   --->   Operation 148 'add' 'add_ln9_3' <Predicate = (!icmp_ln105)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln9_6 = zext i21 %add_ln9_3" [../../common/hercules.c:9]   --->   Operation 149 'zext' 'zext_ln9_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%checkdata_addr_7 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_6" [../../common/hercules.c:9]   --->   Operation 150 'getelementptr' 'checkdata_addr_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i11 %tmp_3" [../../common/hercules.c:10]   --->   Operation 151 'zext' 'zext_ln10_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (1.01ns)   --->   "%add_ln12_3 = add i32 %inc_i14_lcssa17, i32 7" [../../common/hercules.c:12]   --->   Operation 152 'add' 'add_ln12_3' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_3, i32 %add_ln122_3, i20 0, i12 %zext_ln10_3, i32 0" [../../common/hercules.c:12]   --->   Operation 153 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln12_3 = or i128 %tmp4, i128 2" [../../common/hercules.c:12]   --->   Operation 154 'or' 'or_ln12_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_7, i128 %or_ln12_3, i16 65535" [../../common/hercules.c:12]   --->   Operation 155 'store' 'store_ln12' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_10 : Operation 156 [1/1] (1.01ns)   --->   "%add_ln107 = add i32 %inc_i14_lcssa17, i32 8" [sort.c:107]   --->   Operation 156 'add' 'add_ln107' <Predicate = (!icmp_ln105)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.01>
ST_11 : Operation 158 [1/1] (1.01ns)   --->   "%add_ln105 = add i32 %global_time_1_load, i32 4096" [sort.c:105]   --->   Operation 158 'add' 'add_ln105' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln13 = store i32 %add_ln105, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 159 'store' 'store_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [sort.c:130]   --->   Operation 160 'ret' 'ret_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('blockID', sort.c:105) with incoming values : ('add_ln105_1', sort.c:105) [22]  (0.427 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('blockID', sort.c:105) with incoming values : ('add_ln105_1', sort.c:105) [22]  (0 ns)
	'getelementptr' operation ('b_addr', sort.c:109) [35]  (0 ns)
	'load' operation ('b_load', sort.c:109) on array 'b' [36]  (1.24 ns)

 <State 3>: 3.86ns
The critical path consists of the following:
	'load' operation ('b_load', sort.c:109) on array 'b' [36]  (1.24 ns)
	'ashr' operation ('ashr_ln109', sort.c:109) [37]  (1.39 ns)
	'getelementptr' operation ('bucket_addr', sort.c:111) [41]  (0 ns)
	'load' operation ('bucket_load', sort.c:111) on array 'bucket' [42]  (1.24 ns)

 <State 4>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort.c:111) on array 'bucket' [42]  (1.24 ns)
	'add' operation ('add_ln122', sort.c:122) [50]  (1.02 ns)
	'store' operation ('store_ln122', sort.c:122) of variable 'add_ln122', sort.c:122 on array 'bucket' [51]  (1.24 ns)

 <State 5>: 1.39ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln109_2', sort.c:109) [93]  (1.39 ns)

 <State 6>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_1', sort.c:111) on array 'bucket' [69]  (1.24 ns)
	'add' operation ('add_ln122_1', sort.c:122) [79]  (1.02 ns)
	'store' operation ('store_ln122', sort.c:122) of variable 'add_ln122_1', sort.c:122 on array 'bucket' [80]  (1.24 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bucket_addr_2', sort.c:111) [97]  (0 ns)
	'load' operation ('bucket_load_2', sort.c:111) on array 'bucket' [98]  (1.24 ns)

 <State 8>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_2', sort.c:111) on array 'bucket' [98]  (1.24 ns)
	'add' operation ('add_ln122_2', sort.c:122) [108]  (1.02 ns)
	'store' operation ('store_ln122', sort.c:122) of variable 'add_ln122_2', sort.c:122 on array 'bucket' [109]  (1.24 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bucket_addr_3', sort.c:111) [126]  (0 ns)
	'load' operation ('bucket_load_3', sort.c:111) on array 'bucket' [127]  (1.24 ns)

 <State 10>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_3', sort.c:111) on array 'bucket' [127]  (1.24 ns)
	'add' operation ('add_ln122_3', sort.c:122) [137]  (1.02 ns)
	'store' operation ('store_ln122', sort.c:122) of variable 'add_ln122_3', sort.c:122 on array 'bucket' [138]  (1.24 ns)

 <State 11>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln105', sort.c:105) [150]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
