#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 11 09:27:20 2023
# Process ID: 22348
# Current directory: C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7724 C:\Users\aaron\Desktop\Coding\3C7\Assignment 2\Assignment2\Assignment2.xpr
# Log file: C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/vivado.log
# Journal file: C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Project 1-264] Active simulation fileset with name 'sim_1' not found.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
close [ open {C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v} w ]
add_files {{C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v}}
set_property top LFSR_tb [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LFSR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LFSR_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LFSR_tb_behav xil_defaultlib.LFSR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.LFSR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LFSR_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:32:25 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LFSR_tb_behav -key {Behavioral:sim_1:Functional:LFSR_tb} -tclbatch {LFSR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LFSR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LFSR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 807.656 ; gain = 2.520
set_property top code_counter_tb [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:37:37 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 873.926 ; gain = 6.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 876.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET {} [get_filesets sim_1]
set_property INCREMENTAL false [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.code_counter_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
set_property simulator_language Verilog [current_project]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:44:09 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 986.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:45:46 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:48:05 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:54:53 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:56:10 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sh_en' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 09:57:09 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/LFSR_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:07:56 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.230 ; gain = 0.000
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:11:18 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:12:55 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:15:49 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:16:26 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:17:24 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:57 ; elapsed = 00:02:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 1290.230 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 1290.230 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {1060us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:21:40 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:23:28 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.230 ; gain = 0.000
set_property top FSM_tb [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/code_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v:33]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v:33]
ERROR: [VRFC 10-2865] module 'FSM_tb' ignored due to previous errors [C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/code_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 10:27:49 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_tb_behav -key {Behavioral:sim_1:Functional:FSM_tb} -tclbatch {FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
add_bp {C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v} 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 20
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 21
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 22
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 23
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 24
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 25
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 102
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 119
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 120
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 101
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" Line 67
step
Stopped at time : 0 fs : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 48
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 50
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 51
step
Stopped at time : 1 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 2 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 2 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 2 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 102
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 119
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 120
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 101
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 65
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 66
step
Stopped at time : 3 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 4 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 4 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 4 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 69
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 70
step
Stopped at time : 5 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 6 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 6 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 6 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 102
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 119
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 120
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 101
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 48
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 50
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 51
step
Stopped at time : 7 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 8 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 8 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 8 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 102
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 119
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 120
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 101
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 65
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 66
step
Stopped at time : 9 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 10 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 10 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 10 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 69
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 70
step
Stopped at time : 11 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 12 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 12 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 12 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 102
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 119
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 120
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 101
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 48
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 54
step
Stopped at time : 13 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 14 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 14 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 14 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 48
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 16 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 16 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 16 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 102
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 119
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 120
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 101
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 65
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 66
step
Stopped at time : 17 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 18 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 18 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 18 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 65
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 66
step
Stopped at time : 19 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 20 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 20 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 20 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 65
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 66
step
Stopped at time : 21 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 22 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 22 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 22 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 65
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 66
step
Stopped at time : 23 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 24 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 24 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 24 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 63
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 65
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 66
step
Stopped at time : 25 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 26 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 26 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 26 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 59
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 61
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 62
step
Stopped at time : 27 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 28 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 28 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 28 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 102
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 119
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 120
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 101
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 75
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 77
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 79
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 80
step
Stopped at time : 29 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 30 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 30 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 30 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 75
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 77
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 79
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 80
step
Stopped at time : 31 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 32 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 32 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 32 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 75
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 77
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 79
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 80
step
Stopped at time : 33 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 34 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 34 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 34 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 37
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 40
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 17
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 45
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 75
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 77
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 79
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 80
step
Stopped at time : 35 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 44
step
Stopped at time : 36 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 36 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 36 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 37 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 37 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 14
step
Stopped at time : 37 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" Line 15
step
Stopped at time : 37 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 18
step
Stopped at time : 37 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 28
step
Stopped at time : 37 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 29
step
Stopped at time : 37 ns : File "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" Line 32
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/code_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 23:54:36 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_tb_behav -key {Behavioral:sim_1:Functional:FSM_tb} -tclbatch {FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1290.230 ; gain = 0.000
add_bp {C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v} 33
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.230 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_bp {C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v} 32
remove_bps -file {C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v} -line 33
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/code_counter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 23:56:29 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_tb_behav -key {Behavioral:sim_1:Functional:FSM_tb} -tclbatch {FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1290.230 ; gain = 0.000
set_property top code_counter_tb [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 12 00:00:29 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 12 00:01:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --relax -prj code_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 15dec0af332d45519e304986a3eff6a4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot code_counter_tb_behav xil_defaultlib.code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.code_counter
Compiling module xil_defaultlib.code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot code_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/aaron/Desktop/Coding/3C7/Assignment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 12 00:02:04 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "code_counter_tb_behav -key {Behavioral:sim_1:Functional:code_counter_tb} -tclbatch {code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1060us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1060us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 00:02:48 2023...
