Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 26 21:43:47 2024
| Host         : ECEB-4022-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_toplevel_timing_summary_routed.rpt -pb multiplier_toplevel_timing_summary_routed.pb -rpx multiplier_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  233         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (233)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (611)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (233)
--------------------------
 There are 233 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (611)
--------------------------------------------------
 There are 611 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  639          inf        0.000                      0                  639           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           639 Endpoints
Min Delay           639 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.692ns  (logic 5.106ns (47.755%)  route 5.586ns (52.245%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          3.044     4.500    registerB/ResetLoad_IBUF
    SLICE_X50Y81         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  registerB/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.542     7.167    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526    10.692 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.692    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 5.098ns (48.309%)  route 5.455ns (51.691%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          2.910     4.366    registerB/ResetLoad_IBUF
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.490 r  registerB/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.545     7.036    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518    10.553 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.553    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 5.090ns (49.369%)  route 5.220ns (50.631%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          2.720     4.176    registerB/ResetLoad_IBUF
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.300 r  registerB/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.500     6.801    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.510    10.310 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.310    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.307ns  (logic 5.108ns (49.558%)  route 5.199ns (50.442%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          2.900     4.356    registerB/ResetLoad_IBUF
    SLICE_X50Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.480 r  registerB/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.299     6.779    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.527    10.307 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.307    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.247ns  (logic 5.105ns (49.816%)  route 5.143ns (50.184%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          2.705     4.162    registerB/ResetLoad_IBUF
    SLICE_X51Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.286 r  registerB/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.437     6.723    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    10.247 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.247    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 5.100ns (50.806%)  route 4.938ns (49.194%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          2.473     3.930    registerB/ResetLoad_IBUF
    SLICE_X53Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.054 r  registerB/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.465     6.518    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519    10.037 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.037    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 5.095ns (51.471%)  route 4.804ns (48.529%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          2.477     3.934    registerB/ResetLoad_IBUF
    SLICE_X53Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.058 r  registerB/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.327     6.384    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515     9.899 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.899    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.629ns  (logic 5.098ns (52.940%)  route 4.532ns (47.060%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          1.970     3.426    hex_a/ResetLoad_IBUF
    SLICE_X64Y79         LUT3 (Prop_lut3_I2_O)        0.124     3.550 r  hex_a/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.562     6.112    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.517     9.629 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.629    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.573ns  (logic 5.091ns (53.180%)  route 4.482ns (46.820%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          1.920     3.377    hex_a/ResetLoad_IBUF
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.501 r  hex_a/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.562     6.063    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.510     9.573 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.573    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetLoad
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.023ns  (logic 5.337ns (59.148%)  route 3.686ns (40.852%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ResetLoad (IN)
                         net (fo=0)                   0.000     0.000    ResetLoad
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ResetLoad_IBUF_inst/O
                         net (fo=61, routed)          1.970     3.426    hex_a/ResetLoad_IBUF
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.150     3.576 r  hex_a/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716     5.293    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.730     9.023 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.023    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 activate/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activate/FSM_onehot_curr_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE                         0.000     0.000 r  activate/FSM_onehot_curr_state_reg[2]/C
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  activate/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    activate/FSM_onehot_curr_state_reg_n_0_[2]
    SLICE_X51Y76         FDRE                                         r  activate/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw_sync[2]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE                         0.000     0.000 r  sw_sync[2]/ff2_reg/C
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sw_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    sw_sync[2]/ff2
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  sw_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.296    sw_sync[2]/q_i_1__1_n_0
    SLICE_X59Y73         FDRE                                         r  sw_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw_sync[3]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  sw_sync[3]/ff2_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sw_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    sw_sync[3]/ff2
    SLICE_X55Y77         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  sw_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.296    sw_sync[3]/q_i_1__2_n_0
    SLICE_X55Y77         FDRE                                         r  sw_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync[6]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw_sync[6]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  sw_sync[6]/ff2_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sw_sync[6]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    sw_sync[6]/ff2
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  sw_sync[6]/q_i_1__5/O
                         net (fo=1, routed)           0.000     0.296    sw_sync[6]/q_i_1__5_n_0
    SLICE_X57Y78         FDRE                                         r  sw_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync[4]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw_sync[4]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  sw_sync[4]/ff2_reg/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sw_sync[4]/ff2_reg/Q
                         net (fo=2, routed)           0.076     0.204    sw_sync[4]/ff2
    SLICE_X58Y77         LUT4 (Prop_lut4_I1_O)        0.099     0.303 r  sw_sync[4]/q_i_1__3/O
                         net (fo=1, routed)           0.000     0.303    sw_sync[4]/q_i_1__3_n_0
    SLICE_X58Y77         FDRE                                         r  sw_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activate/FSM_onehot_curr_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activate/FSM_onehot_curr_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE                         0.000     0.000 r  activate/FSM_onehot_curr_state_reg[10]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  activate/FSM_onehot_curr_state_reg[10]/Q
                         net (fo=2, routed)           0.164     0.305    activate/FSM_onehot_curr_state_reg_n_0_[10]
    SLICE_X53Y76         FDRE                                         r  activate/FSM_onehot_curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync[7]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw_sync[7]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE                         0.000     0.000 r  sw_sync[7]/ff2_reg/C
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  sw_sync[7]/ff2_reg/Q
                         net (fo=2, routed)           0.074     0.222    sw_sync[7]/ff2
    SLICE_X54Y80         LUT4 (Prop_lut4_I1_O)        0.098     0.320 r  sw_sync[7]/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.320    sw_sync[7]/q_i_1__6_n_0
    SLICE_X54Y80         FDRE                                         r  sw_sync[7]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activate/FSM_onehot_curr_state_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activate/FSM_onehot_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.691%)  route 0.124ns (37.309%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE                         0.000     0.000 r  activate/FSM_onehot_curr_state_reg[19]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  activate/FSM_onehot_curr_state_reg[19]/Q
                         net (fo=5, routed)           0.124     0.288    activate/FSM_onehot_curr_state_reg_n_0_[19]
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.333 r  activate/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    activate/FSM_onehot_curr_state[1]_i_1_n_0
    SLICE_X51Y77         FDRE                                         r  activate/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync[5]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw_sync[5]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.477%)  route 0.149ns (44.523%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE                         0.000     0.000 r  sw_sync[5]/ff2_reg/C
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sw_sync[5]/ff2_reg/Q
                         net (fo=2, routed)           0.149     0.290    sw_sync[5]/ff2
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.045     0.335 r  sw_sync[5]/q_i_1__4/O
                         net (fo=1, routed)           0.000     0.335    sw_sync[5]/q_i_1__4_n_0
    SLICE_X57Y77         FDRE                                         r  sw_sync[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerB/Data_Out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.132%)  route 0.151ns (44.868%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE                         0.000     0.000 r  registerB/Data_Out_reg[3]/C
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  registerB/Data_Out_reg[3]/Q
                         net (fo=8, routed)           0.151     0.292    sw_sync[2]/Bout_OBUF[0]
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  sw_sync[2]/Data_Out[2]_i_1__0/O
                         net (fo=2, routed)           0.000     0.337    registerB/Data_Out_reg[2]_0
    SLICE_X49Y78         FDRE                                         r  registerB/Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------





