{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762062558531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762062558535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 01:49:18 2025 " "Processing started: Sun Nov 02 01:49:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762062558535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062558535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062558535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762062558742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762062558742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/experiment4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/experiment4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062564429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062564429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062564429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062564429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment4 " "Elaborating entity \"experiment4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762062564445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 experiment4.sv(123) " "Verilog HDL assignment warning at experiment4.sv(123): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 experiment4.sv(128) " "Verilog HDL assignment warning at experiment4.sv(128): truncated value with size 18 to match size of target (16)" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(156) " "Verilog HDL or VHDL warning at the experiment4.sv(156): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 156 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(171) " "Verilog HDL or VHDL warning at the experiment4.sv(171): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 171 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(186) " "Verilog HDL or VHDL warning at the experiment4.sv(186): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 186 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(201) " "Verilog HDL or VHDL warning at the experiment4.sv(201): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 201 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(216) " "Verilog HDL or VHDL warning at the experiment4.sv(216): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 216 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(231) " "Verilog HDL or VHDL warning at the experiment4.sv(231): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 231 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(246) " "Verilog HDL or VHDL warning at the experiment4.sv(246): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 246 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(261) " "Verilog HDL or VHDL warning at the experiment4.sv(261): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 261 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(276) " "Verilog HDL or VHDL warning at the experiment4.sv(276): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 276 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(291) " "Verilog HDL or VHDL warning at the experiment4.sv(291): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 291 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(306) " "Verilog HDL or VHDL warning at the experiment4.sv(306): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 306 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(321) " "Verilog HDL or VHDL warning at the experiment4.sv(321): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 321 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(336) " "Verilog HDL or VHDL warning at the experiment4.sv(336): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 336 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(351) " "Verilog HDL or VHDL warning at the experiment4.sv(351): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 351 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(366) " "Verilog HDL or VHDL warning at the experiment4.sv(366): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 366 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(381) " "Verilog HDL or VHDL warning at the experiment4.sv(381): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 381 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(396) " "Verilog HDL or VHDL warning at the experiment4.sv(396): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 396 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(411) " "Verilog HDL or VHDL warning at the experiment4.sv(411): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 411 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(426) " "Verilog HDL or VHDL warning at the experiment4.sv(426): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 426 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(441) " "Verilog HDL or VHDL warning at the experiment4.sv(441): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 441 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(456) " "Verilog HDL or VHDL warning at the experiment4.sv(456): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 456 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(471) " "Verilog HDL or VHDL warning at the experiment4.sv(471): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 471 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(486) " "Verilog HDL or VHDL warning at the experiment4.sv(486): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 486 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(501) " "Verilog HDL or VHDL warning at the experiment4.sv(501): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 501 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(516) " "Verilog HDL or VHDL warning at the experiment4.sv(516): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 516 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(531) " "Verilog HDL or VHDL warning at the experiment4.sv(531): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 531 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(546) " "Verilog HDL or VHDL warning at the experiment4.sv(546): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 546 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(561) " "Verilog HDL or VHDL warning at the experiment4.sv(561): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 561 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(576) " "Verilog HDL or VHDL warning at the experiment4.sv(576): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 576 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(591) " "Verilog HDL or VHDL warning at the experiment4.sv(591): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 591 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(606) " "Verilog HDL or VHDL warning at the experiment4.sv(606): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 606 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(622) " "Verilog HDL or VHDL warning at the experiment4.sv(622): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 622 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 "|experiment4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit0 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit0\"" {  } { { "../rtl/experiment4.sv" "unit0" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762062564464 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../rtl/experiment4.sv" "Mod0" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762062564779 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762062564779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762062564812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062564812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062564812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062564812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062564812 ""}  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762062564812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062564837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062564837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062564841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062564841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062564841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062564841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062564876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062564876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062564904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062564904 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 105 -1 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762062565037 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1762062565037 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[3\] random\[3\]~_emulated random\[3\]~1 " "Register \"random\[3\]\" is converted into an equivalent circuit using register \"random\[3\]~_emulated\" and latch \"random\[3\]~1\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|random[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[0\] random\[0\]~_emulated random\[0\]~5 " "Register \"random\[0\]\" is converted into an equivalent circuit using register \"random\[0\]~_emulated\" and latch \"random\[0\]~5\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|random[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[1\] random\[1\]~_emulated random\[1\]~9 " "Register \"random\[1\]\" is converted into an equivalent circuit using register \"random\[1\]~_emulated\" and latch \"random\[1\]~9\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|random[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[2\] random\[2\]~_emulated random\[2\]~13 " "Register \"random\[2\]\" is converted into an equivalent circuit using register \"random\[2\]~_emulated\" and latch \"random\[2\]~13\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|random[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[12\] switch_buf\[12\]~_emulated switch_buf\[12\]~1 " "Register \"switch_buf\[12\]\" is converted into an equivalent circuit using register \"switch_buf\[12\]~_emulated\" and latch \"switch_buf\[12\]~1\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[10\] switch_buf\[10\]~_emulated switch_buf\[10\]~5 " "Register \"switch_buf\[10\]\" is converted into an equivalent circuit using register \"switch_buf\[10\]~_emulated\" and latch \"switch_buf\[10\]~5\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[8\] switch_buf\[8\]~_emulated switch_buf\[8\]~9 " "Register \"switch_buf\[8\]\" is converted into an equivalent circuit using register \"switch_buf\[8\]~_emulated\" and latch \"switch_buf\[8\]~9\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[14\] switch_buf\[14\]~_emulated switch_buf\[14\]~13 " "Register \"switch_buf\[14\]\" is converted into an equivalent circuit using register \"switch_buf\[14\]~_emulated\" and latch \"switch_buf\[14\]~13\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[5\] switch_buf\[5\]~_emulated switch_buf\[5\]~17 " "Register \"switch_buf\[5\]\" is converted into an equivalent circuit using register \"switch_buf\[5\]~_emulated\" and latch \"switch_buf\[5\]~17\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[3\] switch_buf\[3\]~_emulated switch_buf\[3\]~21 " "Register \"switch_buf\[3\]\" is converted into an equivalent circuit using register \"switch_buf\[3\]~_emulated\" and latch \"switch_buf\[3\]~21\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[1\] switch_buf\[1\]~_emulated switch_buf\[1\]~25 " "Register \"switch_buf\[1\]\" is converted into an equivalent circuit using register \"switch_buf\[1\]~_emulated\" and latch \"switch_buf\[1\]~25\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[7\] switch_buf\[7\]~_emulated switch_buf\[7\]~29 " "Register \"switch_buf\[7\]\" is converted into an equivalent circuit using register \"switch_buf\[7\]~_emulated\" and latch \"switch_buf\[7\]~29\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[4\] switch_buf\[4\]~_emulated switch_buf\[4\]~33 " "Register \"switch_buf\[4\]\" is converted into an equivalent circuit using register \"switch_buf\[4\]~_emulated\" and latch \"switch_buf\[4\]~33\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[2\] switch_buf\[2\]~_emulated switch_buf\[2\]~37 " "Register \"switch_buf\[2\]\" is converted into an equivalent circuit using register \"switch_buf\[2\]~_emulated\" and latch \"switch_buf\[2\]~37\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[0\] switch_buf\[0\]~_emulated switch_buf\[0\]~41 " "Register \"switch_buf\[0\]\" is converted into an equivalent circuit using register \"switch_buf\[0\]~_emulated\" and latch \"switch_buf\[0\]~41\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[6\] switch_buf\[6\]~_emulated switch_buf\[6\]~45 " "Register \"switch_buf\[6\]\" is converted into an equivalent circuit using register \"switch_buf\[6\]~_emulated\" and latch \"switch_buf\[6\]~45\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[13\] switch_buf\[13\]~_emulated switch_buf\[13\]~49 " "Register \"switch_buf\[13\]\" is converted into an equivalent circuit using register \"switch_buf\[13\]~_emulated\" and latch \"switch_buf\[13\]~49\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[11\] switch_buf\[11\]~_emulated switch_buf\[11\]~53 " "Register \"switch_buf\[11\]\" is converted into an equivalent circuit using register \"switch_buf\[11\]~_emulated\" and latch \"switch_buf\[11\]~53\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[9\] switch_buf\[9\]~_emulated switch_buf\[9\]~57 " "Register \"switch_buf\[9\]\" is converted into an equivalent circuit using register \"switch_buf\[9\]~_emulated\" and latch \"switch_buf\[9\]~57\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[15\] switch_buf\[15\]~_emulated switch_buf\[15\]~61 " "Register \"switch_buf\[15\]\" is converted into an equivalent circuit using register \"switch_buf\[15\]~_emulated\" and latch \"switch_buf\[15\]~61\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|switch_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[4\] random\[4\]~_emulated random\[4\]~17 " "Register \"random\[4\]\" is converted into an equivalent circuit using register \"random\[4\]~_emulated\" and latch \"random\[4\]~17\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062565047 "|experiment4|random[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1762062565047 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|SEVEN_SEGMENT_N_O[7][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[0\] GND " "Pin \"LED_GREEN_O\[0\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[1\] GND " "Pin \"LED_GREEN_O\[1\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[2\] GND " "Pin \"LED_GREEN_O\[2\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[3\] GND " "Pin \"LED_GREEN_O\[3\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[4\] GND " "Pin \"LED_GREEN_O\[4\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[5\] GND " "Pin \"LED_GREEN_O\[5\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[6\] GND " "Pin \"LED_GREEN_O\[6\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[7\] GND " "Pin \"LED_GREEN_O\[7\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[8\] GND " "Pin \"LED_GREEN_O\[8\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_GREEN_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[16\] GND " "Pin \"LED_RED_O\[16\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_RED_O[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[17\] GND " "Pin \"LED_RED_O\[17\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062565094 "|experiment4|LED_RED_O[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762062565094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762062565166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762062565496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762062565618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762062565618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762062565666 "|experiment4|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762062565666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "570 " "Implemented 570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762062565666 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762062565666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762062565666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762062565666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762062565682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 02 01:49:25 2025 " "Processing ended: Sun Nov 02 01:49:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762062565682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762062565682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762062565682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062565682 ""}
