<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_CLKGATE (Clock Gate)</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part105.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part107.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark134">&zwnj;</a>ACX_CLKGATE (Clock Gate)<a name="bookmark148">&zwnj;</a></p><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 102pt;text-indent: 0pt;text-align: left;"><span><img width="416" height="168" alt="image" src="Image_152.jpg"/></span></p><p class="s18" style="padding-top: 11pt;text-indent: 0pt;text-align: center;">Figure 30: <span class="h4">ACX_CLKGATE Logic Symbol</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="106" alt="image" src="Image_153.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:78.6pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p class="s24" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">When simulating the ACX_CLKGATE component, if the transition on the input signal <span class="s45">en </span>and the transition on the input clock arrive at the same moment, the time that it takes for the <span class="s45">en </span>transition to have an effect is dependent on the simulator&#39;s scheduling of events and may vary with different simulators, different designs, and different simulation models.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_CLKGATE component implements a clock gate that allows the output to toggle only when the input <span class="s17">en </span>is asserted high. The ACX_CLKGATE component disables the clock only after the clock input has transitioned low, guaranteeing that the output is glitchless. The output clock is guaranteed to never have a pulse width narrower in time than the input pulse width.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 70: <span class="h4">Pin Descriptions</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:23pt"><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Name</p></td><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;padding-left: 10pt;text-indent: 0pt;text-align: left;">Type</p></td><td style="width:396pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">en</p></td><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:396pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">When asserted high, the <span class="s27">clk_out </span>output is driven by the <span class="s27">clk_in </span>input.</p></td></tr><tr style="height:25pt"><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">clk_in</p></td><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:396pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input clock to be gated.</p></td></tr><tr style="height:25pt"><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">clk_out</p></td><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:396pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Gated clock output.</p></td></tr><tr style="height:82pt"><td style="width:503pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" colspan="3"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="660" height="73" alt="image" src="Image_154.png"/></span></p><p class="s43" style="padding-left: 14pt;text-indent: 0pt;text-align: left;">Table Note</p><p class="s22" style="padding-top: 7pt;padding-left: 42pt;padding-right: 14pt;text-indent: 0pt;text-align: left;">Both <span class="s27">clk_in </span>and <span class="s27">clk_out </span>must connect to clock tracks within the device. They cannot connect directly with data tracks.</p></td></tr></table><p class="s3" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The following timing diagrams illustrate the behavior of the ACX_CLKGATE component.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="662" height="117" alt="image" src="Image_155.jpg"/></span></p><p class="s18" style="padding-top: 9pt;text-indent: 0pt;text-align: center;">Figure 31: <span class="h4">ACX_CLKGATE Timing Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part107.htm">Constraints</a><a class="toc0" href="part108.htm">Instantiation Templates</a><a class="toc1" href="part109.htm">Verilog</a><a class="toc1" href="part110.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part105.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part107.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
