digraph "CFG for '_Z40computeIntensityGradientMagnitude_KernelPfPKfjj' function" {
	label="CFG for '_Z40computeIntensityGradientMagnitude_KernelPfPKfjj' function";

	Node0x4e3e960 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp ult i32 %13, %2\l  %23 = icmp ult i32 %21, %3\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %132\l|{<s0>T|<s1>F}}"];
	Node0x4e3e960:s0 -> Node0x4e423e0;
	Node0x4e3e960:s1 -> Node0x4e42470;
	Node0x4e423e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{%25:\l25:                                               \l  %26 = mul i32 %21, %2\l  %27 = add i32 %26, %13\l  %28 = zext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  store float 0xFFF0000000000000, float addrspace(1)* %29, align 4, !tbaa !7\l  %30 = icmp eq i32 %13, 0\l  br i1 %30, label %132, label %31\l|{<s0>T|<s1>F}}"];
	Node0x4e423e0:s0 -> Node0x4e42470;
	Node0x4e423e0:s1 -> Node0x4e43480;
	Node0x4e43480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{%31:\l31:                                               \l  %32 = add i32 %2, -1\l  %33 = icmp ult i32 %13, %32\l  %34 = icmp ne i32 %21, 0\l  %35 = select i1 %33, i1 %34, i1 false\l  %36 = add i32 %3, -1\l  %37 = icmp ult i32 %21, %36\l  %38 = select i1 %35, i1 %37, i1 false\l  br i1 %38, label %39, label %132\l|{<s0>T|<s1>F}}"];
	Node0x4e43480:s0 -> Node0x4e40b40;
	Node0x4e43480:s1 -> Node0x4e42470;
	Node0x4e40b40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%39:\l39:                                               \l  %40 = add i32 %21, -1\l  %41 = mul i32 %40, %2\l  %42 = add i32 %13, -1\l  %43 = add i32 %41, %42\l  %44 = zext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %1, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !7\l  %47 = fcmp contract oeq float %46, 0xFFF0000000000000\l  br i1 %47, label %132, label %48\l|{<s0>T|<s1>F}}"];
	Node0x4e40b40:s0 -> Node0x4e42470;
	Node0x4e40b40:s1 -> Node0x4e446b0;
	Node0x4e446b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%48:\l48:                                               \l  %49 = add i32 %26, %42\l  %50 = zext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %1, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !7\l  %53 = fcmp contract oeq float %52, 0xFFF0000000000000\l  br i1 %53, label %132, label %54\l|{<s0>T|<s1>F}}"];
	Node0x4e446b0:s0 -> Node0x4e42470;
	Node0x4e446b0:s1 -> Node0x4e44a50;
	Node0x4e44a50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%54:\l54:                                               \l  %55 = add nuw i32 %21, 1\l  %56 = mul i32 %55, %2\l  %57 = add i32 %56, %42\l  %58 = zext i32 %57 to i64\l  %59 = getelementptr inbounds float, float addrspace(1)* %1, i64 %58\l  %60 = load float, float addrspace(1)* %59, align 4, !tbaa !7\l  %61 = fcmp contract oeq float %60, 0xFFF0000000000000\l  br i1 %61, label %132, label %62\l|{<s0>T|<s1>F}}"];
	Node0x4e44a50:s0 -> Node0x4e42470;
	Node0x4e44a50:s1 -> Node0x4e44f40;
	Node0x4e44f40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%62:\l62:                                               \l  %63 = add i32 %41, %13\l  %64 = zext i32 %63 to i64\l  %65 = getelementptr inbounds float, float addrspace(1)* %1, i64 %64\l  %66 = load float, float addrspace(1)* %65, align 4, !tbaa !7\l  %67 = fcmp contract oeq float %66, 0xFFF0000000000000\l  br i1 %67, label %132, label %68\l|{<s0>T|<s1>F}}"];
	Node0x4e44f40:s0 -> Node0x4e42470;
	Node0x4e44f40:s1 -> Node0x4e43820;
	Node0x4e43820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%68:\l68:                                               \l  %69 = add i32 %56, %13\l  %70 = zext i32 %69 to i64\l  %71 = getelementptr inbounds float, float addrspace(1)* %1, i64 %70\l  %72 = load float, float addrspace(1)* %71, align 4, !tbaa !7\l  %73 = fcmp contract oeq float %72, 0xFFF0000000000000\l  br i1 %73, label %132, label %74\l|{<s0>T|<s1>F}}"];
	Node0x4e43820:s0 -> Node0x4e42470;
	Node0x4e43820:s1 -> Node0x4e458a0;
	Node0x4e458a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%74:\l74:                                               \l  %75 = add nuw i32 %13, 1\l  %76 = add i32 %41, %75\l  %77 = zext i32 %76 to i64\l  %78 = getelementptr inbounds float, float addrspace(1)* %1, i64 %77\l  %79 = load float, float addrspace(1)* %78, align 4, !tbaa !7\l  %80 = fcmp contract oeq float %79, 0xFFF0000000000000\l  br i1 %80, label %132, label %81\l|{<s0>T|<s1>F}}"];
	Node0x4e458a0:s0 -> Node0x4e42470;
	Node0x4e458a0:s1 -> Node0x4e45cd0;
	Node0x4e45cd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%81:\l81:                                               \l  %82 = add i32 %26, %75\l  %83 = zext i32 %82 to i64\l  %84 = getelementptr inbounds float, float addrspace(1)* %1, i64 %83\l  %85 = load float, float addrspace(1)* %84, align 4, !tbaa !7\l  %86 = fcmp contract oeq float %85, 0xFFF0000000000000\l  br i1 %86, label %132, label %87\l|{<s0>T|<s1>F}}"];
	Node0x4e45cd0:s0 -> Node0x4e42470;
	Node0x4e45cd0:s1 -> Node0x4e46070;
	Node0x4e46070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%87:\l87:                                               \l  %88 = add i32 %56, %75\l  %89 = zext i32 %88 to i64\l  %90 = getelementptr inbounds float, float addrspace(1)* %1, i64 %89\l  %91 = load float, float addrspace(1)* %90, align 4, !tbaa !7\l  %92 = fcmp contract oeq float %91, 0xFFF0000000000000\l  br i1 %92, label %132, label %93\l|{<s0>T|<s1>F}}"];
	Node0x4e46070:s0 -> Node0x4e42470;
	Node0x4e46070:s1 -> Node0x4e46410;
	Node0x4e46410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#7396f570",label="{%93:\l93:                                               \l  %94 = fsub contract float %79, %46\l  %95 = fmul contract float %52, 2.000000e+00\l  %96 = fsub contract float %94, %95\l  %97 = fmul contract float %85, 2.000000e+00\l  %98 = fadd contract float %96, %97\l  %99 = fsub contract float %98, %60\l  %100 = fadd contract float %99, %91\l  %101 = fmul contract float %66, -2.000000e+00\l  %102 = fsub contract float %101, %46\l  %103 = fsub contract float %102, %79\l  %104 = fadd contract float %60, %103\l  %105 = fmul contract float %72, 2.000000e+00\l  %106 = fadd contract float %105, %104\l  %107 = fadd contract float %106, %91\l  %108 = fmul contract float %100, %100\l  %109 = fmul contract float %107, %107\l  %110 = fadd contract float %108, %109\l  %111 = fcmp olt float %110, 0x39F0000000000000\l  %112 = select i1 %111, float 0x41F0000000000000, float 1.000000e+00\l  %113 = fmul float %110, %112\l  %114 = tail call float @llvm.sqrt.f32(float %113)\l  %115 = bitcast float %114 to i32\l  %116 = add nsw i32 %115, -1\l  %117 = bitcast i32 %116 to float\l  %118 = add nsw i32 %115, 1\l  %119 = bitcast i32 %118 to float\l  %120 = tail call i1 @llvm.amdgcn.class.f32(float %113, i32 608)\l  %121 = select i1 %111, float 0x3EF0000000000000, float 1.000000e+00\l  %122 = fneg float %119\l  %123 = tail call float @llvm.fma.f32(float %122, float %114, float %113)\l  %124 = fcmp ogt float %123, 0.000000e+00\l  %125 = fneg float %117\l  %126 = tail call float @llvm.fma.f32(float %125, float %114, float %113)\l  %127 = fcmp ole float %126, 0.000000e+00\l  %128 = select i1 %127, float %117, float %114\l  %129 = select i1 %124, float %119, float %128\l  %130 = fmul float %121, %129\l  %131 = select i1 %120, float %113, float %130\l  store float %131, float addrspace(1)* %29, align 4, !tbaa !7\l  br label %132\l}"];
	Node0x4e46410 -> Node0x4e42470;
	Node0x4e42470 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%132:\l132:                                              \l  ret void\l}"];
}
