<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <import file="nvchipsets.xml"/>
    <import file="memory/gf100_vm.xml"/>
    <domain name="NV_MMIO" bare="yes" prefix="chipset">
        <array name="PFFB" offset="0x100000" stride="0x1000" length="1" variants="GF100-">
            <reg32 offset="0x800" name="NV_PFB_FBHUB_NUM_ACTIVE_LTCS">
                <bitfield low="0" high="3" name="PART_COUNT"/>
                <bitfield pos="4" name="MEM_SPLIT_ENABLE"/>
                <bitfield low="5" high="7" name="MEM_SPLIT_PART" variants="GK104-"> if MEM_SPLIT_ENABLE set, the partition ID that is used for the secondary area </bitfield>
            </reg32>
            <array name="UNKC00" offset="0xc00" stride="0x80" length="1">
                <reg32 offset="0x10" name="UNK08_SYSRAM_ADDR" shr="8"/>
                <reg32 offset="0x78" name="INTR_PBFB" access="r"> one bit per PBFB; ??? </reg32> also affects VM area covered by each PDE [it's always 1024 large pages] </array>
            <array name="VM" offset="0xc80" stride="0x80" length="1">
                <reg32 offset="0x00" name="NV_PFB_PRI_MMU_CTRL">
                    <bitfield name="NV_PFB_PRI_MMU_CTRL_PRI_FIFO_EMPTY" pos="15" variants="GF100-">
                        <value value="0" name="NV_PFB_PRI_MMU_CTRL_PRI_FIFO_EMPTY_FALSE" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PFB_PRI_MMU_CTRL_PRI_FIFO_SPACE" low="16" high="23" variants="GF100-"/>
                    <bitfield name="NV_PFB_PRI_MMU_CTRL_VM_PG_SIZE" pos="0" variants="GF100-">
                        <value value="0" name="NV_PFB_PRI_MMU_CTRL_VM_PG_SIZE_128KB" variants="GF100-"/>
                        <value value="1" name="NV_PFB_PRI_MMU_CTRL_VM_PG_SIZE_64KB" variants="GF100-"/>
                    </bitfield>
                    <bitfield pos="0" name="LARGE_PAGE_SIZE">
                        <value value="0" name="128KB"/>
                        <value value="1" name="64KB"/> ... </bitfield>
                    <bitfield low="28" high="29" name="BYPASS_TARGET" type="g80_mem_target"/>
                    <bitfield pos="31" name="BYPASS_ENABLE"> when set, virtual -&gt; linear translation is a noop, and target is taken from above </bitfield>
                </reg32>
                <stripe offset="0x18" name="HW_CGBLK">
                    <use-group name="gf100_hw_cgblk"/>
                </stripe>
                <reg32 offset="0x1c" name="ELPG0"/>
                <reg32 offset="0x34" name="TLB_FLUSH_PAGE">
                    <bitfield low="4" high="31" name="VIRT_ADDR" shr="12"/>
                </reg32>
                <reg32 offset="0x38" name="NV_PFB_PRI_MMU_INVALIDATE_PDB">
                    <bitfield name="NV_PFB_PRI_MMU_INVALIDATE_PDB_ADDR" low="4" high="31" variants="GF100-"/>
                    <bitfield name="NV_PFB_PRI_MMU_INVALIDATE_PDB_APERTURE" pos="1" variants="GF100-">
                        <value value="0" name="NV_PFB_PRI_MMU_INVALIDATE_PDB_APERTURE_VID_MEM" variants="GF100-"/>
                        <value value="1" name="NV_PFB_PRI_MMU_INVALIDATE_PDB_APERTURE_SYS_MEM" variants="GF100-"/>
                    </bitfield>
                    <bitfield pos="1" name="TARGET">
                        <doc>SYSRAM matches both SYSRAM_SNOOP and _NOSNOOP</doc>
                        <value value="0" name="VRAM"/>
                        <value value="1" name="SYSRAM"/>
                    </bitfield>
                    <bitfield low="4" high="31" name="ADDR" shr="12"/>
                </reg32>
                <reg32 offset="0x3c" name="NV_PFB_PRI_MMU_INVALIDATE">
                    <bitfield name="NV_PFB_PRI_MMU_INVALIDATE_ALL_PDB" pos="1" variants="GF100-">
                        <value value="1" name="NV_PFB_PRI_MMU_INVALIDATE_ALL_PDB_TRUE" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PFB_PRI_MMU_INVALIDATE_ALL_VA" pos="0" variants="GF100-">
                        <value value="1" name="NV_PFB_PRI_MMU_INVALIDATE_ALL_VA_TRUE" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PFB_PRI_MMU_INVALIDATE_TRIGGER" pos="31" variants="GF100-">
                        <value value="1" name="NV_PFB_PRI_MMU_INVALIDATE_TRIGGER_TRUE" variants="GF100-"/>
                    </bitfield>
                    <bitfield pos="0" name="PAGE">
                        <value value="0" name="SPECIFIC"/>
                        <value value="1" name="ALL"/>
                    </bitfield>
                    <bitfield pos="1" name="VSPACE">
                        <value value="0" name="SPECIFIC"/>
                        <value value="1" name="ALL"/>
                    </bitfield>
                    <bitfield pos="2" name="SET">
                        <value value="0" name="HUB_AND_GPC"/>
                        <value value="1" name="HUB_ONLY"/>
                    </bitfield>
                    <bitfield pos="31" name="TRIGGER"/>
                </reg32>
                <reg32 offset="0x7c" name="ELPG1"/>
            </array>
            <array name="UNKD00" offset="0xd00" stride="0x80" length="1">
                <stripe offset="0x10" name="HW_CGBLK0">
                    <use-group name="gf100_hw_cgblk"/>
                </stripe>
                <reg32 offset="0x18" name="ELPG0_0"/>
                <stripe offset="0x1c" name="HW_CGBLK1">
                    <use-group name="gf100_hw_cgblk"/>
                </stripe>
                <reg32 offset="0x24" name="ELPG0_1"/>
                <stripe offset="0x30" name="HW_CGBLK2">
                    <use-group name="gf100_hw_cgblk"/>
                </stripe>
                <reg32 offset="0x38" name="ELPG0_2"/>
                <stripe offset="0x3c" name="HW_CGBLK3">
                    <use-group name="gf100_hw_cgblk"/>
                </stripe>
                <reg32 offset="0x44" name="ELPG0_3"/>
                <stripe offset="0x48" name="HW_CGBLK3">
                    <use-group name="gf100_hw_cgblk"/>
                </stripe>
                <reg32 offset="0x50" name="ELPG0_3"/>
                <reg32 offset="0x54" name="ELPG1_0"/>
                <reg32 offset="0x54" name="ELPG1_1"/>
                <reg32 offset="0x54" name="ELPG1_2"/>
                <reg32 offset="0x54" name="ELPG1_3"/>
                <reg32 offset="0x54" name="ELPG1_4"/> XXX: where is this on GF100:GF119? </array>
            <array offset="0xf00" name="SYSIF" stride="0x80" length="1" variants="GF119-">
                <reg32 offset="0x04" name="SYSRAM_ADDR_HIGH" shr="40"> bits 40-63 of all SYSRAM addresses accessed by the card </reg32>
            </array>
        </array>
    </domain>
</database>
