#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Nov 28 12:29:35 2025
# Process ID: 93092
# Current directory: C:/Users/JP/Documents/School/ECE524/UART/UART.runs/synth_1
# Command line: vivado.exe -log uart_ip_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_ip_test.tcl
# Log file: C:/Users/JP/Documents/School/ECE524/UART/UART.runs/synth_1/uart_ip_test.vds
# Journal file: C:/Users/JP/Documents/School/ECE524/UART/UART.runs/synth_1\vivado.jou
# Running On: DESKTOP-6LGOCJL, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 24, Host memory: 68469 MB
#-----------------------------------------------------------
source uart_ip_test.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 582.812 ; gain = 182.172
Command: read_checkpoint -auto_incremental -incremental C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/utils_1/imports/synth_1/top_uart.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/utils_1/imports/synth_1/top_uart.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_ip_test -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1423.938 ; gain = 440.445
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_rx_v2.v:64]
WARNING: [Synth 8-6901] identifier 'IDLE' is used before its declaration [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_rx_v2.v:64]
INFO: [Synth 8-6157] synthesizing module 'uart_ip_test' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_ip_test.v:21]
INFO: [Synth 8-6157] synthesizing module 'UART_IP' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/UART_IP.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/baud_tick_gen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (0#1) [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/baud_tick_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'baud_16tick_gen' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/baud_16tick_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_16tick_gen' (0#1) [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/baud_16tick_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_v2' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_tx_v2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_v2' (0#1) [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_tx_v2.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_v2' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_rx_v2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_v2' (0#1) [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_rx_v2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_IP' (0#1) [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/UART_IP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_ip_test' (0#1) [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_ip_test.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1532.211 ; gain = 548.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1532.211 ; gain = 548.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1532.211 ; gain = 548.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1532.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw0'. [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_ip_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_ip_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1613.836 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_v2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_v2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                     000000000001 |                             0000
                 iSTATE1 |                     000000000010 |                             0010
                  iSTATE |                     000000000100 |                             0011
                 iSTATE8 |                     000000001000 |                             1000
                 iSTATE7 |                     000000010000 |                             1001
                 iSTATE4 |                     000000100000 |                             1010
                 iSTATE3 |                     000001000000 |                             1011
                 iSTATE2 |                     000010000000 |                             1100
                 iSTATE0 |                     000100000000 |                             1101
                iSTATE10 |                     001000000000 |                             1110
                 iSTATE9 |                     010000000000 |                             1111
                 iSTATE5 |                     100000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx_v2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      00000000001 |                             0000
                   START |                      00000000010 |                             0001
                    BIT0 |                      00000000100 |                             0010
                    BIT1 |                      00000001000 |                             0011
                    BIT2 |                      00000010000 |                             0100
                    BIT3 |                      00000100000 |                             0101
                    BIT4 |                      00001000000 |                             0110
                    BIT5 |                      00010000000 |                             0111
                    BIT6 |                      00100000000 |                             1000
                    BIT7 |                      01000000000 |                             1001
                    STOP |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx_v2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[0]__0/Q' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_ip_test.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_ip_test.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_ip_test.v:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     8|
|4     |LUT3 |     9|
|5     |LUT4 |     9|
|6     |LUT5 |    14|
|7     |LUT6 |    30|
|8     |FDRE |    81|
|9     |IBUF |     3|
|10    |OBUF |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1613.836 ; gain = 548.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.836 ; gain = 630.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a9a856dc
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1613.836 ; gain = 1022.289
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JP/Documents/School/ECE524/UART/UART.runs/synth_1/uart_ip_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_ip_test_utilization_synth.rpt -pb uart_ip_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 12:30:01 2025...
