// Seed: 1952726154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output supply1 id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = -1;
  logic id_8;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    output supply1 id_6,
    output wor id_7,
    output uwire id_8,
    input supply1 id_9,
    output tri id_10
    , id_19,
    input wand id_11,
    input supply0 id_12,
    output wor id_13,
    input tri id_14,
    input wire id_15,
    input tri id_16,
    output tri1 id_17
);
  generate
    for (id_20 = 1; id_12 != id_12; id_1 = id_0) begin : LABEL_0
      wire id_21;
      ;
    end
  endgenerate
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19
  );
endmodule
