#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep  6 16:46:26 2021
# Process ID: 13136
# Current directory: C:/Users/Magda/Desktop/Micro/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21688 C:\Users\Magda\Desktop\Micro\ip_repo\edit_signal_ip_v1_0.xpr
# Log file: C:/Users/Magda/Desktop/Micro/ip_repo/vivado.log
# Journal file: C:/Users/Magda/Desktop/Micro/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 694.656 ; gain = 91.289
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::open_ipxact_file: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 747.145 ; gain = 35.363
ipx::add_file_group -type synthesis {} [ipx::current_core]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0'
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file_group xilinx_anylanguagesynthesis [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0'
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signal_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signal_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e4a3b9c5b6254104b9baece4687c6456 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_ip_v1_0_behav xil_defaultlib.signal_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'A' [C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v:452]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v:453]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'C' [C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v:454]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'R' [C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v:455]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 50 for port 'RE' [C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v:457]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 50 for port 'IM' [C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_ip_v1_0_S00_AXI.v:458]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/signal_ip_v1_0_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 827.855 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  6 17:55:24 2021...
