{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521301516931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521301516932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 18:45:16 2018 " "Processing started: Sat Mar 17 18:45:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521301516932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521301516932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521301516933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521301517216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521301517216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521301527644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521301527644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521301527700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "field snake.v(4) " "Verilog HDL or VHDL warning at snake.v(4): object \"field\" assigned a value but never read" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521301527701 "|snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt0 snake.v(7) " "Verilog HDL or VHDL warning at snake.v(7): object \"bt0\" assigned a value but never read" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521301527701 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastDirection snake.v(17) " "Verilog HDL Always Construct warning at snake.v(17): variable \"lastDirection\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527702 "|snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastDirection snake.v(14) " "Verilog HDL Always Construct warning at snake.v(14): inferring latch(es) for variable \"lastDirection\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521301527702 "|snake"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "snake.v(25) " "Verilog HDL warning at snake.v(25): ignoring unsupported system task" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1521301527702 "|snake"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "snake.v(29) " "Verilog HDL warning at snake.v(29): ignoring unsupported system task" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1521301527702 "|snake"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "snake.v(31) " "Verilog HDL warning at snake.v(31): ignoring unsupported system task" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1521301527702 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastDirection snake.v(38) " "Verilog HDL Always Construct warning at snake.v(38): variable \"lastDirection\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527703 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posy snake.v(40) " "Verilog HDL Always Construct warning at snake.v(40): variable \"posy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527703 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 snake.v(40) " "Verilog HDL assignment warning at snake.v(40): truncated value with size 32 to match size of target (8)" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521301527703 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posx snake.v(41) " "Verilog HDL Always Construct warning at snake.v(41): variable \"posx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527704 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posx snake.v(44) " "Verilog HDL Always Construct warning at snake.v(44): variable \"posx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527704 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 snake.v(44) " "Verilog HDL assignment warning at snake.v(44): truncated value with size 32 to match size of target (8)" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521301527704 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posy snake.v(45) " "Verilog HDL Always Construct warning at snake.v(45): variable \"posy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527704 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posy snake.v(48) " "Verilog HDL Always Construct warning at snake.v(48): variable \"posy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527705 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 snake.v(48) " "Verilog HDL assignment warning at snake.v(48): truncated value with size 32 to match size of target (8)" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521301527705 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posx snake.v(49) " "Verilog HDL Always Construct warning at snake.v(49): variable \"posx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527705 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posx snake.v(52) " "Verilog HDL Always Construct warning at snake.v(52): variable \"posx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527706 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 snake.v(52) " "Verilog HDL assignment warning at snake.v(52): truncated value with size 32 to match size of target (8)" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521301527706 "|snake"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posy snake.v(53) " "Verilog HDL Always Construct warning at snake.v(53): variable \"posy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521301527706 "|snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastDirection snake.v(36) " "Verilog HDL Always Construct warning at snake.v(36): inferring latch(es) for variable \"lastDirection\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521301527707 "|snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posx snake.v(36) " "Verilog HDL Always Construct warning at snake.v(36): inferring latch(es) for variable \"posx\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521301527708 "|snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posy snake.v(36) " "Verilog HDL Always Construct warning at snake.v(36): inferring latch(es) for variable \"posy\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521301527708 "|snake"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "field snake.v(59) " "Verilog HDL warning at snake.v(59): initial value for variable field should be constant" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 59 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1521301527708 "|snake"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "refresh snake.v(59) " "Verilog HDL warning at snake.v(59): initial value for variable refresh should be constant" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 59 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1521301527708 "|snake"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "stepForward snake.v(59) " "Verilog HDL warning at snake.v(59): initial value for variable stepForward should be constant" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 59 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1521301527708 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segA snake.v(2) " "Output port \"segA\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segB snake.v(2) " "Output port \"segB\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segC snake.v(2) " "Output port \"segC\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segD snake.v(2) " "Output port \"segD\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segE snake.v(2) " "Output port \"segE\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segF snake.v(2) " "Output port \"segF\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segG snake.v(2) " "Output port \"segG\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segDP snake.v(2) " "Output port \"segDP\" at snake.v(2) has no driver" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521301527711 "|snake"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "arr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"arr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1521301527713 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "snake " "Entity \"snake\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1521301527713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segA GND " "Pin \"segA\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segA"} { "Warning" "WMLS_MLS_STUCK_PIN" "segB GND " "Pin \"segB\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segB"} { "Warning" "WMLS_MLS_STUCK_PIN" "segC GND " "Pin \"segC\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segC"} { "Warning" "WMLS_MLS_STUCK_PIN" "segD GND " "Pin \"segD\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segD"} { "Warning" "WMLS_MLS_STUCK_PIN" "segE GND " "Pin \"segE\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segE"} { "Warning" "WMLS_MLS_STUCK_PIN" "segF GND " "Pin \"segF\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segF"} { "Warning" "WMLS_MLS_STUCK_PIN" "segG GND " "Pin \"segG\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segG"} { "Warning" "WMLS_MLS_STUCK_PIN" "segDP GND " "Pin \"segDP\" is stuck at GND" {  } { { "snake.v" "" { Text "/home/user/CA_Projects/Snake_v0.1/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521301528148 "|snake|segDP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521301528148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521301528249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521301528249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521301528286 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521301528286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521301528286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521301528293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 18:45:28 2018 " "Processing ended: Sat Mar 17 18:45:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521301528293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521301528293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521301528293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521301528293 ""}
