perform evalu highli concurr comput determinist simul simul present practic techniqu perform evalu altern configur highli concurr comput techniqu construct detail determinist simul model system model control stream replac instruct data stream real system simul system model yield time resourc usag statist need perform evalu necess emul system case studi implement simul model cpu-memori subsystem ibm result evalu altern system design discuss experi reveal case studi major bottleneck system memori unit fix point unit appear sophist pipelin buffer techniqu simplement architectur ibm high-spe cach memori ibm cacm novemb kumar davidson 