# NAME:JAYAGAR.T
# REG.NO:24901219
# EXP.NO-7: SYNCHRONOUS-UP-COUNTER

 # AIM:

To implement 4 bit synchronous up counter and validate functionality.

# SOFTWARE REQUIRED:

Quartus prime

# THEORY:
synchronous up counter is a type of sequential digital circuit that counts upward in a binary
sequence, with all flip-flops triggered by a common clock signal. The key characteristic of a
synchronous counter is that all flip-flops update their states simultaneously, ensuring precise and
coordinated transitions, unlike asynchronous counters where flip-flops update one after another.
In a synchronous up counter, the number of flip-flops (ğ‘›n) needed is determined by the maximum
count. The counter will count from 0 to ğ‘âˆ’1 Nâˆ’1, where ğ‘N is the maximum value. To find the
minimum number of flip-flops required, the formula 2ğ‘›â‰¥ğ‘2 nâ‰¥N is used.
Each flip-flop in the counter represents one bit of the binary output. The least significant bit (LSB)
toggles with every clock pulse, while higher-order bits toggle based on the states of lower-order
bits. Combinational logic, often implemented using AND, OR, or XOR gates, controls the inputs to
the flip-flops to ensure the correct counting sequence.
Synchronous up counters are used in various applications, such as: Event counting Digital clocks
Frequency dividers Addressing in memory systems
Their primary advantage is the uniform timing and faster operation due to the simultaneous
updates of all flip-flops.
# 4 bit synchronous UP Counter

If we enable each J-K flip-flop to toggle based on whether or not all preceding flip-flop outputs (Q) are â€œhigh,â€ we can obtain the same counting sequence as the asynchronous circuit without the ripple effect, since each flip-flop in this circuit will be clocked at exactly the same time:

![image](https://github.com/naavaneetha/SYNCHRONOUS-UP-COUNTER/assets/154305477/d5db3fa0-e413-404c-b80e-b2f39d82e7e8)


![image](https://github.com/naavaneetha/SYNCHRONOUS-UP-COUNTER/assets/154305477/52cb61eb-d04b-442d-810c-31185a68410b)

Each flip-flop in this circuit will be clocked at exactly the same time.
The result is a four-bit synchronous â€œupâ€ counter. Each of the higher-order flip-flops are made ready to toggle (both J and K inputs â€œhighâ€) if the Q outputs of all previous flip-flops are â€œhigh.â€
Otherwise, the J and K inputs for that flip-flop will both be â€œlow,â€ placing it into the â€œlatchâ€ mode where it will maintain its present output state at the next clock pulse.
Since the first (LSB) flip-flop needs to toggle at every clock pulse, its J and K inputs are connected to Vcc or Vdd, where they will be â€œhighâ€ all the time.
The next flip-flop need only â€œrecognizeâ€ that the first flip-flopâ€™s Q output is high to be made ready to toggle, so no AND gate is needed.
However, the remaining flip-flops should be made ready to toggle only when all lower-order output bits are â€œhigh,â€ thus the need for AND gates.

# Procedure:

1.Launch Quartus on your computer and create a new project: Go to File â†’ New Project Wizard.
Specify the project name, directory, and top-level entity name.
Create the synchronous up counter and implement the synchronous up counter by writing
VHDL/Verilog code. Go to File â†’ New â†’ Select Verilog File.
Compile the Project Click on Processing â†’ Start Compilation.
Fix any syntax or schematic errors if present.
Simulate the Circuit: Go to Tools â†’ University Program VWF.
Define the inputs for CLK,out,rstn in the waveform editor.
Run the simulation and observe the waveforms.

# PROGRAM:
```
module ex11(out,clk,rstn);
input clk,rstn;
output reg [3:0]out;
always @ (posedge clk)
begin
if(!rstn)
out<=0;
else
out <= out+1;
end
endmodule
```
 

# TRUTH TABLE:
![im3](https://github.com/user-attachments/assets/0842606b-d8d6-45dd-8def-749f6ed5a09b)


# RTL OUTPUT:
![im2](https://github.com/user-attachments/assets/52ae83c4-5486-446c-b5a2-264c4ae96a56)


# OUTPUT WAVEFORM:
![im1](https://github.com/user-attachments/assets/791b572f-9da1-43fe-bdc5-0b713e160967)

# RESULTS:
Thus 4 bit synchronous up counter is implemented using verilog and validate usingÂ theirÂ waveform.
