{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1636771883038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1636771883039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 20:51:22 2021 " "Processing started: Fri Nov 12 20:51:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1636771883039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1636771883039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1636771883039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1636771883393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcd_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg " "Found design unit 1: bcd_7seg" {  } { { "src/bcd_7seg.VHD" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/bcd_7seg.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_7seg-body " "Found design unit 2: bcd_7seg-body" {  } { { "src/bcd_7seg.VHD" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/bcd_7seg.VHD" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1636771883840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Util " "Found design unit 1: Util" {  } { { "src/Util.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/Util.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Util-body " "Found design unit 2: Util-body" {  } { { "src/Util.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/Util.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1636771883843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/unidadaritmeticalogica.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/unidadaritmeticalogica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadAritmeticaLogica " "Found design unit 1: UnidadAritmeticaLogica" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/UnidadAritmeticaLogica.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883845 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UnidadAritmeticaLogica-body " "Found design unit 2: UnidadAritmeticaLogica-body" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/UnidadAritmeticaLogica.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1636771883845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-UnidadDeControl " "Found design unit 1: Practica2-UnidadDeControl" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/Practica2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/Practica2.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1636771883848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1636771883848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memoriaram.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM " "Found design unit 1: MemoriaRAM" {  } { { "src/MemoriaRAM.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/MemoriaRAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MemoriaRAM-body " "Found design unit 2: MemoriaRAM-body" {  } { { "src/MemoriaRAM.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/MemoriaRAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1636771883850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1636771883850 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "SDRAM_Control std_logic Practica2.vhd(69) " "VHDL error at Practica2.vhd(69): type of identifier \"SDRAM_Control\" does not agree with its usage as \"std_logic\" type" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/Practica2.vhd" 69 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1636771883852 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "Reloj signal Practica2.vhd(69) " "VHDL Subprogram Call error at Practica2.vhd(69): actual for formal parameter \"Reloj\" must be a \"signal\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura de Computadoras/src/Practica2.vhd" 69 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "" 0 -1 1636771883852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1636771883950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 12 20:51:23 2021 " "Processing ended: Fri Nov 12 20:51:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1636771883950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1636771883950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1636771883950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1636771883950 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1636771884521 ""}
