`timescale 1ns / 1ps

module PC(
    input clk,
    input reset,
    input [31:0] PC_in,
    output reg [31:0] PC_out
    );
    
    always@(posedge clk, posedge reset) begin
        if (reset)
            PC_out <= 32'b0;
        else
            PC_out <= PC_in;
    end
endmodule

