module four_bit_counter (
    input wire clk,      // Clock signal
    input wire reset,   // Master reset (active high)
    output reg [3:0] count // 4-bit counter output
);

    // Counter logic
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            // Reset the counter to 0
            count <= 4'b0000;
        end else begin
            // Increment the counter
            count <= count + 1;
        end
    end

endmodule