--Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
--Date        : Wed Apr  9 01:16:34 2025
--Host        : Emersons_Laptop running 64-bit major release  (build 9200)
--Command     : generate_target design_6.bd
--Design      : design_6
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Debounce_imp_1YR14H4 is
  port (
    i_Clk : in STD_LOGIC;
    i_Switch_0 : in STD_LOGIC;
    i_Switch_1 : in STD_LOGIC;
    i_Switch_2 : in STD_LOGIC;
    i_Switch_3 : in STD_LOGIC;
    i_Switch_4 : in STD_LOGIC;
    o_Switch : out STD_LOGIC;
    o_Switch1 : out STD_LOGIC;
    o_Switch2 : out STD_LOGIC;
    o_Switch3 : out STD_LOGIC;
    o_Switch4 : out STD_LOGIC
  );
end Debounce_imp_1YR14H4;

architecture STRUCTURE of Debounce_imp_1YR14H4 is
  component design_6_Debounce_Switch_3_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_Switch : in STD_LOGIC;
    o_Switch : out STD_LOGIC
  );
  end component design_6_Debounce_Switch_3_0;
  component design_6_Debounce_Switch_4_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_Switch : in STD_LOGIC;
    o_Switch : out STD_LOGIC
  );
  end component design_6_Debounce_Switch_4_0;
  component design_6_Debounce_Switch_0_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_Switch : in STD_LOGIC;
    o_Switch : out STD_LOGIC
  );
  end component design_6_Debounce_Switch_0_0;
  component design_6_Debounce_Switch_2_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_Switch : in STD_LOGIC;
    o_Switch : out STD_LOGIC
  );
  end component design_6_Debounce_Switch_2_0;
  component design_6_Debounce_Switch_1_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_Switch : in STD_LOGIC;
    o_Switch : out STD_LOGIC
  );
  end component design_6_Debounce_Switch_1_0;
begin
Debounce_Switch_0: component design_6_Debounce_Switch_0_0
     port map (
      i_Clk => i_Clk,
      i_Switch => i_Switch_1,
      o_Switch => o_Switch
    );
Debounce_Switch_1: component design_6_Debounce_Switch_1_0
     port map (
      i_Clk => i_Clk,
      i_Switch => i_Switch_0,
      o_Switch => o_Switch1
    );
Debounce_Switch_2: component design_6_Debounce_Switch_2_0
     port map (
      i_Clk => i_Clk,
      i_Switch => i_Switch_3,
      o_Switch => o_Switch2
    );
Debounce_Switch_3: component design_6_Debounce_Switch_3_0
     port map (
      i_Clk => i_Clk,
      i_Switch => i_Switch_2,
      o_Switch => o_Switch3
    );
Debounce_Switch_4: component design_6_Debounce_Switch_4_0
     port map (
      i_Clk => i_Clk,
      i_Switch => i_Switch_4,
      o_Switch => o_Switch4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VGA_imp_1EM9P0E is
  port (
    i_Blu_Video : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_Clk : in STD_LOGIC;
    i_Grn_Video : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_Red_Video : in STD_LOGIC_VECTOR ( 2 downto 0 );
    o_Blu_Video_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_Col_Count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    o_Grn_Video_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_HSync_0 : out STD_LOGIC;
    o_Red_Video_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_Row_Count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    o_VSync_0 : out STD_LOGIC;
    o_vde : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end VGA_imp_1EM9P0E;

architecture STRUCTURE of VGA_imp_1EM9P0E is
  component design_6_Sync_To_Count2_0_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_HSync : in STD_LOGIC;
    i_VSync : in STD_LOGIC;
    o_HSync : out STD_LOGIC;
    o_VSync : out STD_LOGIC;
    o_Col_Count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    o_Row_Count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component design_6_Sync_To_Count2_0_0;
  component design_6_VGA_Sync_Porch_0_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_HSync : in STD_LOGIC;
    i_VSync : in STD_LOGIC;
    i_Red_Video : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_Grn_Video : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_Blu_Video : in STD_LOGIC_VECTOR ( 2 downto 0 );
    o_HSync : out STD_LOGIC;
    o_VSync : out STD_LOGIC;
    o_Red_Video : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_Grn_Video : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_Blu_Video : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_6_VGA_Sync_Porch_0_0;
  component design_6_VGA_Sync_Pulses_0_0 is
  port (
    i_Clk : in STD_LOGIC;
    o_HSync : out STD_LOGIC;
    o_VSync : out STD_LOGIC;
    o_Col_Count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    o_Row_Count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component design_6_VGA_Sync_Pulses_0_0;
  component design_6_util_vector_logic_0_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_6_util_vector_logic_0_0;
  signal Sync_To_Count2_0_o_HSync : STD_LOGIC;
  signal Sync_To_Count2_0_o_VSync : STD_LOGIC;
  signal VGA_Sync_Pulses_0_o_HSync : STD_LOGIC;
  signal VGA_Sync_Pulses_0_o_VSync : STD_LOGIC;
  signal NLW_VGA_Sync_Pulses_0_o_Col_Count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_VGA_Sync_Pulses_0_o_Row_Count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
Sync_To_Count2_0: component design_6_Sync_To_Count2_0_0
     port map (
      i_Clk => i_Clk,
      i_HSync => VGA_Sync_Pulses_0_o_HSync,
      i_VSync => VGA_Sync_Pulses_0_o_VSync,
      o_Col_Count(9 downto 0) => o_Col_Count(9 downto 0),
      o_HSync => Sync_To_Count2_0_o_HSync,
      o_Row_Count(9 downto 0) => o_Row_Count(9 downto 0),
      o_VSync => Sync_To_Count2_0_o_VSync
    );
VGA_Sync_Porch_0: component design_6_VGA_Sync_Porch_0_0
     port map (
      i_Blu_Video(2 downto 0) => i_Blu_Video(2 downto 0),
      i_Clk => i_Clk,
      i_Grn_Video(2 downto 0) => i_Grn_Video(2 downto 0),
      i_HSync => Sync_To_Count2_0_o_HSync,
      i_Red_Video(2 downto 0) => i_Red_Video(2 downto 0),
      i_VSync => Sync_To_Count2_0_o_VSync,
      o_Blu_Video(2 downto 0) => o_Blu_Video_0(2 downto 0),
      o_Grn_Video(2 downto 0) => o_Grn_Video_0(2 downto 0),
      o_HSync => o_HSync_0,
      o_Red_Video(2 downto 0) => o_Red_Video_0(2 downto 0),
      o_VSync => o_VSync_0
    );
VGA_Sync_Pulses_0: component design_6_VGA_Sync_Pulses_0_0
     port map (
      i_Clk => i_Clk,
      o_Col_Count(9 downto 0) => NLW_VGA_Sync_Pulses_0_o_Col_Count_UNCONNECTED(9 downto 0),
      o_HSync => VGA_Sync_Pulses_0_o_HSync,
      o_Row_Count(9 downto 0) => NLW_VGA_Sync_Pulses_0_o_Row_Count_UNCONNECTED(9 downto 0),
      o_VSync => VGA_Sync_Pulses_0_o_VSync
    );
util_vector_logic_0: component design_6_util_vector_logic_0_0
     port map (
      Op1(0) => VGA_Sync_Pulses_0_o_HSync,
      Op2(0) => VGA_Sync_Pulses_0_o_VSync,
      Res(0) => o_vde(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
library work;
use work.Pong_Pkg.all;
entity design_6 is
  port (
    clk_100MHz : in STD_LOGIC;
    clk_rst : in STD_LOGIC;
    hdmi_tx_0_tmds_clk_n : out STD_LOGIC;
    hdmi_tx_0_tmds_clk_p : out STD_LOGIC;
    hdmi_tx_0_tmds_data_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_0_tmds_data_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    i_Switch_0 : in STD_LOGIC;
    i_Switch_1 : in STD_LOGIC;
    i_Switch_2 : in STD_LOGIC;
    i_Switch_3 : in STD_LOGIC;
    i_Switch_4 : in STD_LOGIC;
    o_Ball_Dir_X_0 : out STD_LOGIC;
    o_Ball_Dir_Y_0 : out STD_LOGIC;
    o_Ball_x_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Ball_y_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_P1_Score_0 : out std_logic_vector(c_Score_Width-1 downto 0);
    o_P2_Score_0 : out std_logic_vector(c_Score_Width-1 downto 0);
    o_Paddle_Y_P1_Bot_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Paddle_Y_P1_Top_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Paddle_Y_P2_Bot_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Paddle_Y_P2_Top_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rst_0 : in STD_LOGIC
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of design_6 : entity is "design_6,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_6,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=14,numReposBlks=12,numNonXlnxBlks=1,numHierBlks=2,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=9,numPkgbdBlks=0,bdsource=USER,synth_mode=None}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of design_6 : entity is "design_6.hwdef";
end design_6;

architecture STRUCTURE of design_6 is
  component design_6_Pong_Top2_0_0 is
  port (
    i_Clk : in STD_LOGIC;
    i_Col_Count : in STD_LOGIC_VECTOR ( 9 downto 0 );
    i_Row_Count : in STD_LOGIC_VECTOR ( 9 downto 0 );
    i_Game_Start : in STD_LOGIC;
    i_Paddle_Up_P1 : in STD_LOGIC;
    i_Paddle_Dn_P1 : in STD_LOGIC;
    i_Paddle_Up_P2 : in STD_LOGIC;
    i_Paddle_Dn_P2 : in STD_LOGIC;
    o_Paddle_Y_P1_Bot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Paddle_Y_P1_Top : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Paddle_Y_P2_Bot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Paddle_Y_P2_Top : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Ball_x : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Ball_y : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_Ball_Dir_X : out STD_LOGIC;
    o_Ball_Dir_Y : out STD_LOGIC;
    o_P1_Score : out std_logic_vector(c_Score_Width-1 downto 0);
    o_P2_Score : out std_logic_vector(c_Score_Width-1 downto 0);
    o_Red_Video : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_Blu_Video : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_Grn_Video : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_6_Pong_Top2_0_0;
  component design_6_clk_wiz_0_0 is
  port (
    reset : in STD_LOGIC;
    clk_in1 : in STD_LOGIC;
    clk_25 : out STD_LOGIC;
    clk_125 : out STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component design_6_clk_wiz_0_0;
  component design_6_hdmi_tx_0_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 2 downto 0 );
    green : in STD_LOGIC_VECTOR ( 2 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_6_hdmi_tx_0_0;
  signal Debounce_o_Switch : STD_LOGIC;
  signal Debounce_o_Switch1 : STD_LOGIC;
  signal Debounce_o_Switch2 : STD_LOGIC;
  signal Debounce_o_Switch3 : STD_LOGIC;
  signal Debounce_o_Switch4 : STD_LOGIC;
  signal Pong_Top2_0_o_Blu_Video : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Pong_Top2_0_o_Grn_Video : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Pong_Top2_0_o_Red_Video : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal VGA_o_Blu_Video_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal VGA_o_Col_Count : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal VGA_o_Grn_Video_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal VGA_o_HSync_0 : STD_LOGIC;
  signal VGA_o_Red_Video_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal VGA_o_Row_Count : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal VGA_o_VSync_0 : STD_LOGIC;
  signal VGA_o_vde : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_125 : STD_LOGIC;
  signal clk_wiz_0_clk_25 : STD_LOGIC;
  signal clk_wiz_0_locked : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_100MHz : signal is "xilinx.com:signal:clock:1.0 CLK.CLK_100MHZ CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_100MHz : signal is "XIL_INTERFACENAME CLK.CLK_100MHZ, CLK_DOMAIN design_6_clk_100MHz, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of clk_rst : signal is "xilinx.com:signal:reset:1.0 RST.CLK_RST RST";
  attribute X_INTERFACE_PARAMETER of clk_rst : signal is "XIL_INTERFACENAME RST.CLK_RST, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of hdmi_tx_0_tmds_clk_n : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx_0 TMDS_CLK_N";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of hdmi_tx_0_tmds_clk_n : signal is "Master";
  attribute X_INTERFACE_INFO of hdmi_tx_0_tmds_clk_p : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx_0 TMDS_CLK_P";
  attribute X_INTERFACE_INFO of rst_0 : signal is "xilinx.com:signal:reset:1.0 RST.RST_0 RST";
  attribute X_INTERFACE_PARAMETER of rst_0 : signal is "XIL_INTERFACENAME RST.RST_0, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of hdmi_tx_0_tmds_data_n : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx_0 TMDS_DATA_N";
  attribute X_INTERFACE_INFO of hdmi_tx_0_tmds_data_p : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx_0 TMDS_DATA_P";
begin
Debounce: entity work.Debounce_imp_1YR14H4
     port map (
      i_Clk => clk_wiz_0_clk_25,
      i_Switch_0 => i_Switch_0,
      i_Switch_1 => i_Switch_1,
      i_Switch_2 => i_Switch_2,
      i_Switch_3 => i_Switch_3,
      i_Switch_4 => i_Switch_4,
      o_Switch => Debounce_o_Switch,
      o_Switch1 => Debounce_o_Switch1,
      o_Switch2 => Debounce_o_Switch2,
      o_Switch3 => Debounce_o_Switch3,
      o_Switch4 => Debounce_o_Switch4
    );
Pong_Top2_0: component design_6_Pong_Top2_0_0
     port map (
      i_Clk => clk_wiz_0_clk_25,
      i_Col_Count(9 downto 0) => VGA_o_Col_Count(9 downto 0),
      i_Game_Start => Debounce_o_Switch4,
      i_Paddle_Dn_P1 => Debounce_o_Switch1,
      i_Paddle_Dn_P2 => Debounce_o_Switch3,
      i_Paddle_Up_P1 => Debounce_o_Switch,
      i_Paddle_Up_P2 => Debounce_o_Switch2,
      i_Row_Count(9 downto 0) => VGA_o_Row_Count(9 downto 0),
      o_Ball_Dir_X => o_Ball_Dir_X_0,
      o_Ball_Dir_Y => o_Ball_Dir_Y_0,
      o_Ball_x(5 downto 0) => o_Ball_x_0(5 downto 0),
      o_Ball_y(5 downto 0) => o_Ball_y_0(5 downto 0),
      o_P1_Score => o_P1_Score_0,
      o_P2_Score => o_P2_Score_0,
      o_Blu_Video(2 downto 0) => Pong_Top2_0_o_Blu_Video(2 downto 0),
      o_Grn_Video(2 downto 0) => Pong_Top2_0_o_Grn_Video(2 downto 0),
      o_Paddle_Y_P1_Bot(5 downto 0) => o_Paddle_Y_P1_Bot_0(5 downto 0),
      o_Paddle_Y_P1_Top(5 downto 0) => o_Paddle_Y_P1_Top_0(5 downto 0),
      o_Paddle_Y_P2_Bot(5 downto 0) => o_Paddle_Y_P2_Bot_0(5 downto 0),
      o_Paddle_Y_P2_Top(5 downto 0) => o_Paddle_Y_P2_Top_0(5 downto 0),
      o_Red_Video(2 downto 0) => Pong_Top2_0_o_Red_Video(2 downto 0)
    );
VGA: entity work.VGA_imp_1EM9P0E
     port map (
      i_Blu_Video(2 downto 0) => Pong_Top2_0_o_Blu_Video(2 downto 0),
      i_Clk => clk_wiz_0_clk_25,
      i_Grn_Video(2 downto 0) => Pong_Top2_0_o_Grn_Video(2 downto 0),
      i_Red_Video(2 downto 0) => Pong_Top2_0_o_Red_Video(2 downto 0),
      o_Blu_Video_0(2 downto 0) => VGA_o_Blu_Video_0(2 downto 0),
      o_Col_Count(9 downto 0) => VGA_o_Col_Count(9 downto 0),
      o_Grn_Video_0(2 downto 0) => VGA_o_Grn_Video_0(2 downto 0),
      o_HSync_0 => VGA_o_HSync_0,
      o_Red_Video_0(2 downto 0) => VGA_o_Red_Video_0(2 downto 0),
      o_Row_Count(9 downto 0) => VGA_o_Row_Count(9 downto 0),
      o_VSync_0 => VGA_o_VSync_0,
      o_vde(0) => VGA_o_vde(0)
    );
clk_wiz_0: component design_6_clk_wiz_0_0
     port map (
      clk_125 => clk_wiz_0_clk_125,
      clk_25 => clk_wiz_0_clk_25,
      clk_in1 => clk_100MHz,
      locked => clk_wiz_0_locked,
      reset => clk_rst
    );
hdmi_tx_0: component design_6_hdmi_tx_0_0
     port map (
      TMDS_CLK_N => hdmi_tx_0_tmds_clk_n,
      TMDS_CLK_P => hdmi_tx_0_tmds_clk_p,
      TMDS_DATA_N(2 downto 0) => hdmi_tx_0_tmds_data_n(2 downto 0),
      TMDS_DATA_P(2 downto 0) => hdmi_tx_0_tmds_data_p(2 downto 0),
      blue(2 downto 0) => VGA_o_Blu_Video_0(2 downto 0),
      green(2 downto 0) => VGA_o_Grn_Video_0(2 downto 0),
      hsync => VGA_o_HSync_0,
      pix_clk => clk_wiz_0_clk_25,
      pix_clk_locked => clk_wiz_0_locked,
      pix_clkx5 => clk_wiz_0_clk_125,
      red(2 downto 0) => VGA_o_Red_Video_0(2 downto 0),
      rst => rst_0,
      vde => VGA_o_vde(0),
      vsync => VGA_o_VSync_0
    );
end STRUCTURE;
