
*** Running vivado
    with args -log Interface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Interface.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Interface.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 468.863 ; gain = 183.238
Command: read_checkpoint -auto_incremental -incremental C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/utils_1/imports/synth_1/Interface.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/utils_1/imports/synth_1/Interface.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Interface -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.004 ; gain = 439.012
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'o_tick', assumed default net type 'wire' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:47]
INFO: [Synth 8-11241] undeclared symbol 'INSTRUCCION', assumed default net type 'wire' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:65]
INFO: [Synth 8-11241] undeclared symbol 'instruccion_addr', assumed default net type 'wire' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:66]
WARNING: [Synth 8-8895] 'instruccion_addr' is already implicitly declared on line 66 [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:94]
WARNING: [Synth 8-8895] 'INSTRUCCION' is already implicitly declared on line 65 [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:102]
INFO: [Synth 8-6157] synthesizing module 'Interface' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'Baud_gen' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Baud_gen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Baud_gen' (0#1) [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Baud_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'RX' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/RX.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/RX.v:77]
INFO: [Synth 8-226] default block is never used [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/RX.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/RX.v:65]
INFO: [Synth 8-6155] done synthesizing module 'RX' (0#1) [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/RX.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:59]
INFO: [Synth 8-6157] synthesizing module 'Etapa_IF' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Etapa_IF.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Etapa_IF.v:44]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/ROM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/ROM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Etapa_IF' (0#1) [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Etapa_IF.v:23]
WARNING: [Synth 8-7071] port 'o_instruccion' of module 'Etapa_IF' is unconnected for instance 'etapa_ifa' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:59]
WARNING: [Synth 8-7071] port 'o_pc_value' of module 'Etapa_IF' is unconnected for instance 'etapa_ifa' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:59]
WARNING: [Synth 8-7023] instance 'etapa_ifa' of module 'Etapa_IF' has 9 connections declared, but only 7 given [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:59]
INFO: [Synth 8-6157] synthesizing module 'TX' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/TX.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/TX.v:213]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/TX.v:93]
INFO: [Synth 8-6155] done synthesizing module 'TX' (0#1) [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Basys3_7SegmentMultiplexing' [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/multiplexado2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_7SegmentMultiplexing' (0#1) [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/multiplexado2.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:131]
INFO: [Synth 8-6155] done synthesizing module 'Interface' (0#1) [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:23]
WARNING: [Synth 8-6014] Unused sequential element seg_out_reg was removed.  [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/multiplexado2.v:25]
WARNING: [Synth 8-6014] Unused sequential element operando_1_reg was removed.  [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:108]
WARNING: [Synth 8-6014] Unused sequential element operando_2_reg was removed.  [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:109]
WARNING: [Synth 8-6014] Unused sequential element operacion_reg was removed.  [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:110]
WARNING: [Synth 8-3848] Net resultado in module/entity Interface does not have driver. [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:41]
WARNING: [Synth 8-3848] Net salida_op in module/entity Interface does not have driver. [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v:92]
WARNING: [Synth 8-7129] Port i_dina[31] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[30] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[29] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[28] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[27] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[26] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[25] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[24] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[23] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[22] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[21] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[20] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[19] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[18] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[17] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[16] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[15] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[14] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[13] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[12] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[11] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[10] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[9] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[8] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[7] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[6] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[5] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[4] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[3] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[2] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[1] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dina[0] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clka in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wea in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ena in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rsta in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_regcea in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_reset in module Etapa_IF is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1416.660 ; gain = 551.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1416.660 ; gain = 551.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1416.660 ; gain = 551.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1416.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/constrs_1/new/uart.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/constrs_1/new/uart.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1442.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'RX'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'TX'
INFO: [Synth 8-802] inferred FSM for state register 'display_select_reg' in module 'Basys3_7SegmentMultiplexing'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             IDDLE_STATE |                      00000000001 |                             0000
           WAITING_STATE |                      00000000010 |                             0001
              BIT0_STATE |                      00000000100 |                             0100
              BIT1_STATE |                      00000001000 |                             0101
              BIT2_STATE |                      00000010000 |                             0110
              BIT3_STATE |                      00000100000 |                             0111
              BIT4_STATE |                      00001000000 |                             1000
              BIT5_STATE |                      00010000000 |                             1001
              BIT6_STATE |                      00100000000 |                             1010
              BIT7_STATE |                      01000000000 |                             1011
              STOP_STATE |                      10000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             IDDLE_STATE |                      00000000001 |                             0000
           WAITING_STATE |                      00000000010 |                             0001
              BIT0_STATE |                      00000000100 |                             0100
              BIT1_STATE |                      00000001000 |                             0101
              BIT2_STATE |                      00000010000 |                             0110
              BIT3_STATE |                      00000100000 |                             0111
              BIT4_STATE |                      00001000000 |                             1000
              BIT5_STATE |                      00010000000 |                             1001
              BIT6_STATE |                      00100000000 |                             1010
              BIT7_STATE |                      01000000000 |                             1011
              STOP_STATE |                      10000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0100 |                             0100
                 iSTATE2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'display_select_reg' in module 'Basys3_7SegmentMultiplexing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             PRIMER_HEXA |                               00 |                             0000
            SEGUNDO_HEXA |                               01 |                             0001
             TERCER_HEXA |                               10 |                             0010
             CUARTO_HEXA |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'Interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  11 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | BRAM       | 2048x1        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |    67|
|4     |LUT2   |     3|
|5     |LUT3   |    17|
|6     |LUT4   |    17|
|7     |LUT5   |     6|
|8     |LUT6   |    20|
|9     |FDRE   |    95|
|10    |FDSE   |     2|
|11    |IBUF   |     3|
|12    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.191 ; gain = 577.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1442.191 ; gain = 551.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1442.191 ; gain = 577.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1442.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1447.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: 85ff5d14
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1447.387 ; gain = 975.559
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nemia/facu/repo/TP2_ARQUI/TP2_ARQUI.runs/synth_1/Interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Interface_utilization_synth.rpt -pb Interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 20:04:43 2024...
