# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ip_repo/multiplier/src/Arith_Unit.vhd" \
"../../../../../ip_repo/CPU_mips/src/ALU/Comparator.vhd" \
"../../../../../ip_repo/CPU_mips/src/ALU/Logic_Unit.vhd" \
"../../../../../ip_repo/CPU_mips/src/ALU/Shift_Unit.vhd" \
"../../../../../ip_repo/CPU_mips/src/ALU/ALU.vhd" \
"../../../../../ip_repo/CPU_mips/src/mem/register.vhd" \
"../../../../lab_4.srcs/sources_1/new/mux.vhd" \
"../../../../lab_4.srcs/sources_1/new/util.vhd" \
"../../../../lab_4.srcs/sources_1/new/mips_controller.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/sim/CPU_mips.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_ALU_0_0/sim/CPU_mips_ALU_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_reg_bank32x32_0_0/sim/CPU_mips_reg_bank32x32_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux2_0_1/sim/CPU_mips_mux2_0_1.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux2_0_2/sim/CPU_mips_mux2_0_2.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_reg_0_0/sim/CPU_mips_reg_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_instr_reg_0/sim/CPU_mips_instr_reg_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_memdata_reg_0/sim/CPU_mips_memdata_reg_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_memdata_reg1_0/sim/CPU_mips_memdata_reg1_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux4_0_0/sim/CPU_mips_mux4_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_SignExt32_0_0/sim/CPU_mips_SignExt32_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_ShiftLeft_0_0/sim/CPU_mips_ShiftLeft_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_reg_0_1/sim/CPU_mips_reg_0_1.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux3_0_0/sim/CPU_mips_mux3_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_ShiftLeft_0_1/sim/CPU_mips_ShiftLeft_0_1.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_reg_ALU_0/sim/CPU_mips_reg_ALU_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux2_srcA_0/sim/CPU_mips_mux2_srcA_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mips_controller_0_0/sim/CPU_mips_mips_controller_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ipshared/41fe/src/Arith_Unit.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ipshared/41fe/src/controller.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ipshared/41fe/src/register.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ipshared/41fe/src/multiplier.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_multiplier_0_1/sim/CPU_mips_multiplier_0_1.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_reg_0_2/sim/CPU_mips_reg_0_2.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_MPL_reg_0/sim/CPU_mips_MPL_reg_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_logic_source_0_0/sim/CPU_mips_logic_source_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_ZeroExt32_0_0/sim/CPU_mips_ZeroExt32_0_0.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux4_0_1/sim/CPU_mips_mux4_0_1.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux3_0_2/sim/CPU_mips_mux3_0_2.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_logicsrc_4_1/sim/CPU_mips_logicsrc_4_1.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_mux4_0_2/sim/CPU_mips_mux4_0_2.vhd" \
"../../../../lab_4.ip_user_files/bd/CPU_mips/ip/CPU_mips_leading_ones_counter_0_0/sim/CPU_mips_leading_ones_counter_0_0.vhd" \
"../../../../lab_4.srcs/sources_1/bd/CPU_mips/hdl/CPU_mips_wrapper.vhd" \

# Do not sort compile order
nosort
