/// Auto-generated register definitions for TC0
/// Family: same70
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::same70::tc0 {

// ============================================================================
// TC0 - Timer Counter
// Base Address: 0x4000C000
// ============================================================================

/// TC0 Register Structure
struct TC0_Registers {

    /// Channel Control Register (channel = 0)
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CCR;

    /// Channel Mode Register (channel = 0)
    /// Offset: 0x0004
    volatile uint32_t CMR_CAPTURE_MODE;

    /// Channel Mode Register (channel = 0)
    /// Offset: 0x0004
    volatile uint32_t CMR_WAVEFORM_MODE;

    /// Stepper Motor Mode Register (channel = 0)
    /// Offset: 0x0008
    volatile uint32_t SMMR;

    /// Register AB (channel = 0)
    /// Offset: 0x000C
    /// Access: read-only
    volatile uint32_t RAB;

    /// Counter Value (channel = 0)
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t CV;

    /// Register A (channel = 0)
    /// Offset: 0x0014
    volatile uint32_t RA;

    /// Register B (channel = 0)
    /// Offset: 0x0018
    volatile uint32_t RB;

    /// Register C (channel = 0)
    /// Offset: 0x001C
    volatile uint32_t RC;

    /// Status Register (channel = 0)
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t SR;

    /// Interrupt Enable Register (channel = 0)
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register (channel = 0)
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register (channel = 0)
    /// Offset: 0x002C
    /// Access: read-only
    volatile uint32_t IMR;

    /// Extended Mode Register (channel = 0)
    /// Offset: 0x0030
    volatile uint32_t EMR;
    uint8_t RESERVED_0034[140]; ///< Reserved

    /// Block Control Register
    /// Offset: 0x00C0
    /// Access: write-only
    volatile uint32_t BCR;

    /// Block Mode Register
    /// Offset: 0x00C4
    volatile uint32_t BMR;

    /// QDEC Interrupt Enable Register
    /// Offset: 0x00C8
    /// Access: write-only
    volatile uint32_t QIER;

    /// QDEC Interrupt Disable Register
    /// Offset: 0x00CC
    /// Access: write-only
    volatile uint32_t QIDR;

    /// QDEC Interrupt Mask Register
    /// Offset: 0x00D0
    /// Access: read-only
    volatile uint32_t QIMR;

    /// QDEC Interrupt Status Register
    /// Offset: 0x00D4
    /// Access: read-only
    volatile uint32_t QISR;

    /// Fault Mode Register
    /// Offset: 0x00D8
    volatile uint32_t FMR;
    uint8_t RESERVED_00DC[8]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;
};

static_assert(sizeof(TC0_Registers) >= 232, "TC0_Registers size mismatch");

/// TC0 peripheral instance
inline TC0_Registers* TC0() {
    return reinterpret_cast<TC0_Registers*>(0x4000C000);
}

}  // namespace alloy::hal::atmel::same70::tc0
