// Seed: 4290007011
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd20,
    parameter id_1 = 32'd97,
    parameter id_6 = 32'd0
) (
    input supply0 _id_0,
    input supply0 _id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4
);
  wire _id_6;
  wire [id_1 : id_0] id_7;
  assign id_7 = id_2;
  assign id_4 = id_6;
  wire id_8;
  logic [1 : 1] id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_10;
  wire id_11, id_12;
  initial begin : LABEL_0
    id_9 = -1 != -1;
  end
  wire [id_6 : "" <  id_0] id_13;
  wire id_14;
  assign id_13 = id_11;
endmodule
