

================================================================
== Vitis HLS Report for 'twiddles8'
================================================================
* Date:           Wed Jul  9 04:19:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      492|      520|  3.936 us|  4.160 us|  492|  520|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_109  |sin_or_cos_double_s  |       35|       39|  0.280 us|  0.312 us|   35|   39|       no|
        |grp_sin_or_cos_double_s_fu_128  |sin_or_cos_double_s  |       35|       39|  0.280 us|  0.312 us|   35|   39|       no|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- twiddles  |      490|      518|   70 ~ 74|          -|          -|     7|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.65>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:25]   --->   Operation 38 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %n"   --->   Operation 39 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i"   --->   Operation 40 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%n_cast = zext i10 %n_read"   --->   Operation 41 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_read"   --->   Operation 42 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (4.65ns)   --->   "%conv1 = sitodp i32 %n_cast"   --->   Operation 43 'sitodp' 'conv1' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 44 [2/2] (4.65ns)   --->   "%conv2 = sitodp i32 %i_cast"   --->   Operation 44 'sitodp' 'conv2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 1, i4 %j" [data/benchmarks/transposed_fft/transposed_fft.c:25]   --->   Operation 45 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.65>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_9" [data/benchmarks/transposed_fft/transposed_fft.c:24]   --->   Operation 46 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (4.65ns)   --->   "%conv1 = sitodp i32 %n_cast"   --->   Operation 47 'sitodp' 'conv1' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (4.65ns)   --->   "%conv2 = sitodp i32 %i_cast"   --->   Operation 48 'sitodp' 'conv2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [data/benchmarks/transposed_fft/transposed_fft.c:28]   --->   Operation 49 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [data/benchmarks/transposed_fft/transposed_fft.c:28]   --->   Operation 50 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.70ns)   --->   "%icmp_ln28 = icmp_eq  i4 %j_1, i4 8" [data/benchmarks/transposed_fft/transposed_fft.c:28]   --->   Operation 51 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.split, void %for.end" [data/benchmarks/transposed_fft/transposed_fft.c:28]   --->   Operation 52 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %j_1" [data/benchmarks/transposed_fft/transposed_fft.c:28]   --->   Operation 53 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 54 'getelementptr' 'twiddles8_reversed8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 55 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%a_x_addr = getelementptr i64 %a_x, i64 0, i64 %zext_ln28" [data/benchmarks/transposed_fft/transposed_fft.c:33]   --->   Operation 56 'getelementptr' 'a_x_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%a_y_addr = getelementptr i64 %a_y, i64 0, i64 %zext_ln28" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 57 'getelementptr' 'a_y_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln28 = add i4 %j_1, i4 1" [data/benchmarks/transposed_fft/transposed_fft.c:28]   --->   Operation 58 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 %add_ln28, i4 %j" [data/benchmarks/transposed_fft/transposed_fft.c:25]   --->   Operation 59 'store' 'store_ln25' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [data/benchmarks/transposed_fft/transposed_fft.c:37]   --->   Operation 60 'ret' 'ret_ln37' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 61 [1/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 61 'load' 'twiddles8_reversed8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 62 [2/2] (4.65ns)   --->   "%conv = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 62 'sitodp' 'conv' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.65>
ST_5 : Operation 63 [1/2] (4.65ns)   --->   "%conv = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 63 'sitodp' 'conv' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 64 [4/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 64 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 65 [3/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 65 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 66 [2/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 66 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 67 [1/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.22>
ST_10 : Operation 68 [14/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 68 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.22>
ST_11 : Operation 69 [13/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 69 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.22>
ST_12 : Operation 70 [12/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 70 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.22>
ST_13 : Operation 71 [11/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 71 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.22>
ST_14 : Operation 72 [10/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 72 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.22>
ST_15 : Operation 73 [9/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 73 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.22>
ST_16 : Operation 74 [8/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 74 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.22>
ST_17 : Operation 75 [7/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 75 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.22>
ST_18 : Operation 76 [6/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 76 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.22>
ST_19 : Operation 77 [5/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 77 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.22>
ST_20 : Operation 78 [4/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 78 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.22>
ST_21 : Operation 79 [3/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 79 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.22>
ST_22 : Operation 80 [2/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 80 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 81 [1/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 81 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.50>
ST_24 : Operation 82 [4/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 82 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.50>
ST_25 : Operation 83 [3/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 83 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.50>
ST_26 : Operation 84 [2/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 84 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.50>
ST_27 : Operation 85 [1/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/transposed_fft/transposed_fft.c:30]   --->   Operation 85 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.78>
ST_28 : Operation 86 [2/2] (1.78ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31]   --->   Operation 86 'call' 'phi_x' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 87 [2/2] (1.78ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32]   --->   Operation 87 'call' 'phi_y' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.81>
ST_29 : Operation 88 [1/2] (2.81ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31]   --->   Operation 88 'call' 'phi_x' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 89 [1/2] (2.81ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32]   --->   Operation 89 'call' 'phi_y' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 90 [2/2] (0.71ns)   --->   "%tmp = load i3 %a_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:33]   --->   Operation 90 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_29 : Operation 91 [2/2] (0.71ns)   --->   "%a_y_load = load i3 %a_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 91 'load' 'a_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 30 <SV = 29> <Delay = 5.21>
ST_30 : Operation 92 [1/2] (0.71ns)   --->   "%tmp = load i3 %a_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:33]   --->   Operation 92 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 93 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 93 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 94 [1/2] (0.71ns)   --->   "%a_y_load = load i3 %a_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 94 'load' 'a_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 95 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 95 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 96 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 96 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 97 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 97 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.50>
ST_31 : Operation 98 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 98 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 99 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 99 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 100 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 100 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 101 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 101 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.50>
ST_32 : Operation 102 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 102 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 103 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 103 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 104 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 104 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 105 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 105 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.50>
ST_33 : Operation 106 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 106 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 107 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 107 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 108 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 108 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 109 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 109 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 110 [4/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 110 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 111 [4/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 111 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 112 [3/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 112 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 113 [3/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 113 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 114 [2/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 114 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 115 [2/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 115 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.04>
ST_37 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [data/benchmarks/transposed_fft/transposed_fft.c:29]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/transposed_fft/transposed_fft.c:36]   --->   Operation 117 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 118 [1/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 118 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 119 [1/1] (0.71ns)   --->   "%store_ln34 = store i64 %sub, i3 %a_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:34]   --->   Operation 119 'store' 'store_ln34' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 120 [1/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 120 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 121 [1/1] (0.71ns)   --->   "%store_ln35 = store i64 %add, i3 %a_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:35]   --->   Operation 121 'store' 'store_ln35' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [data/benchmarks/transposed_fft/transposed_fft.c:28]   --->   Operation 122 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ a_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ twiddles8_reversed8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 01111111111111111111111111111111111111]
n_read                   (read             ) [ 00000000000000000000000000000000000000]
i_read                   (read             ) [ 00000000000000000000000000000000000000]
n_cast                   (zext             ) [ 00100000000000000000000000000000000000]
i_cast                   (zext             ) [ 00100000000000000000000000000000000000]
store_ln25               (store            ) [ 00000000000000000000000000000000000000]
specpipeline_ln24        (specpipeline     ) [ 00000000000000000000000000000000000000]
conv1                    (sitodp           ) [ 00011111111111111111111111111111111111]
conv2                    (sitodp           ) [ 00011111111111111111111111111111111111]
br_ln28                  (br               ) [ 00000000000000000000000000000000000000]
j_1                      (load             ) [ 00000000000000000000000000000000000000]
icmp_ln28                (icmp             ) [ 00011111111111111111111111111111111111]
br_ln28                  (br               ) [ 00000000000000000000000000000000000000]
zext_ln28                (zext             ) [ 00000000000000000000000000000000000000]
twiddles8_reversed8_addr (getelementptr    ) [ 00001000000000000000000000000000000000]
a_x_addr                 (getelementptr    ) [ 00001111111111111111111111111111111111]
a_y_addr                 (getelementptr    ) [ 00001111111111111111111111111111111111]
add_ln28                 (add              ) [ 00000000000000000000000000000000000000]
store_ln25               (store            ) [ 00000000000000000000000000000000000000]
ret_ln37                 (ret              ) [ 00000000000000000000000000000000000000]
twiddles8_reversed8_load (load             ) [ 00000100000000000000000000000000000000]
conv                     (sitodp           ) [ 00000011110000000000000000000000000000]
mul                      (dmul             ) [ 00000000001111111111111100000000000000]
div                      (ddiv             ) [ 00000000000000000000000011110000000000]
phi                      (dmul             ) [ 00000000000000000000000000001100000000]
phi_x                    (call             ) [ 00000000000000000000000000000011110000]
phi_y                    (call             ) [ 00000000000000000000000000000011110000]
tmp                      (load             ) [ 00000000000000000000000000000001110000]
a_y_load                 (load             ) [ 00000000000000000000000000000001110000]
mul8                     (dmul             ) [ 00000000000000000000000000000000001111]
mul1                     (dmul             ) [ 00000000000000000000000000000000001111]
mul2                     (dmul             ) [ 00000000000000000000000000000000001111]
mul3                     (dmul             ) [ 00000000000000000000000000000000001111]
speclooptripcount_ln29   (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln36        (specloopname     ) [ 00000000000000000000000000000000000000]
sub                      (dsub             ) [ 00000000000000000000000000000000000000]
store_ln34               (store            ) [ 00000000000000000000000000000000000000]
add                      (dadd             ) [ 00000000000000000000000000000000000000]
store_ln35               (store            ) [ 00000000000000000000000000000000000000]
br_ln28                  (br               ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="twiddles8_reversed8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddles8_reversed8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ref_4oPi_table_256">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_sin_cos_K2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_sin_cos_K3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fourth_order_double_sin_cos_K4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="n_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="twiddles8_reversed8_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddles8_reversed8_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="twiddles8_reversed8_load/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="a_x_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_x_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_y_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_y_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="26"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/29 store_ln34/37 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="26"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_y_load/29 store_ln35/37 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_sin_or_cos_double_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="256" slack="0"/>
<pin id="114" dir="0" index="4" bw="59" slack="0"/>
<pin id="115" dir="0" index="5" bw="52" slack="0"/>
<pin id="116" dir="0" index="6" bw="44" slack="0"/>
<pin id="117" dir="0" index="7" bw="33" slack="0"/>
<pin id="118" dir="0" index="8" bw="25" slack="0"/>
<pin id="119" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_x/28 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_sin_or_cos_double_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="1"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="256" slack="0"/>
<pin id="133" dir="0" index="4" bw="59" slack="0"/>
<pin id="134" dir="0" index="5" bw="52" slack="0"/>
<pin id="135" dir="0" index="6" bw="44" slack="0"/>
<pin id="136" dir="0" index="7" bw="33" slack="0"/>
<pin id="137" dir="0" index="8" bw="25" slack="0"/>
<pin id="138" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_y/28 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/34 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/34 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/6 phi/24 mul8/30 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/30 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="1"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/30 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/30 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="0" index="1" bw="64" slack="8"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv1/1 conv/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2/1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul phi mul8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="n_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln25_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_1_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="2"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln28_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln28_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln28_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln25_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="2"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="j_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="246" class="1005" name="n_cast_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_cast "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_cast_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="256" class="1005" name="conv1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="8"/>
<pin id="258" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="conv2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="22"/>
<pin id="263" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="twiddles8_reversed8_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="1"/>
<pin id="271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="a_x_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="26"/>
<pin id="276" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="a_x_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="a_y_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="26"/>
<pin id="281" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="a_y_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="twiddles8_reversed8_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="conv_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="294" class="1005" name="div_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="299" class="1005" name="phi_x_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_x "/>
</bind>
</comp>

<comp id="305" class="1005" name="phi_y_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_y "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="317" class="1005" name="a_y_load_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_y_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="mul1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="mul2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="mul3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="109" pin=6"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="109" pin=7"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="109" pin=8"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="151"><net_src comp="147" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="156"><net_src comp="152" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="162"><net_src comp="99" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="104" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="99" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="104" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="79" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="157" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="200"><net_src comp="60" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="205"><net_src comp="66" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="56" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="249"><net_src comp="197" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="254"><net_src comp="202" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="259"><net_src comp="182" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="264"><net_src comp="185" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="272"><net_src comp="72" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="277"><net_src comp="85" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="282"><net_src comp="92" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="287"><net_src comp="79" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="292"><net_src comp="182" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="297"><net_src comp="178" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="302"><net_src comp="109" pin="9"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="308"><net_src comp="128" pin="9"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="314"><net_src comp="99" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="320"><net_src comp="104" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="326"><net_src comp="163" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="331"><net_src comp="168" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="336"><net_src comp="173" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_x | {37 }
	Port: a_y | {37 }
 - Input state : 
	Port: twiddles8 : a_x | {29 30 }
	Port: twiddles8 : a_y | {29 30 }
	Port: twiddles8 : i | {1 }
	Port: twiddles8 : n | {1 }
	Port: twiddles8 : twiddles8_reversed8 | {3 4 }
	Port: twiddles8 : ref_4oPi_table_256 | {28 29 }
	Port: twiddles8 : fourth_order_double_sin_cos_K0 | {28 29 }
	Port: twiddles8 : fourth_order_double_sin_cos_K1 | {28 29 }
	Port: twiddles8 : fourth_order_double_sin_cos_K2 | {28 29 }
	Port: twiddles8 : fourth_order_double_sin_cos_K3 | {28 29 }
	Port: twiddles8 : fourth_order_double_sin_cos_K4 | {28 29 }
  - Chain level:
	State 1
		conv1 : 1
		conv2 : 1
		store_ln25 : 1
	State 2
	State 3
		icmp_ln28 : 1
		br_ln28 : 2
		zext_ln28 : 1
		twiddles8_reversed8_addr : 2
		twiddles8_reversed8_load : 3
		a_x_addr : 2
		a_y_addr : 2
		add_ln28 : 1
		store_ln25 : 2
	State 4
		conv : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		mul8 : 1
		mul1 : 1
		mul2 : 1
		mul3 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		store_ln34 : 1
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_109 |    82   |  5.418  |   2757  |   4818  |
|          | grp_sin_or_cos_double_s_fu_128 |    82   |  5.418  |   2757  |   4818  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_147           |    3    |    0    |   430   |   708   |
|          |           grp_fu_152           |    3    |    0    |   430   |   708   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_157           |    8    |    0    |   275   |   108   |
|   dmul   |           grp_fu_163           |    8    |    0    |   275   |   108   |
|          |           grp_fu_168           |    8    |    0    |   275   |   108   |
|          |           grp_fu_173           |    8    |    0    |   275   |   108   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln28_fu_215        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |         add_ln28_fu_228        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |        n_read_read_fu_60       |    0    |    0    |    0    |    0    |
|          |        i_read_read_fu_66       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_178           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_182           |    0    |    0    |    0    |    0    |
|          |           grp_fu_185           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          n_cast_fu_197         |    0    |    0    |    0    |    0    |
|   zext   |          i_cast_fu_202         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_fu_221        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   202   |  10.836 |   7474  |  11508  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        a_x_addr_reg_274        |    3   |
|        a_y_addr_reg_279        |    3   |
|        a_y_load_reg_317        |   64   |
|          conv1_reg_256         |   64   |
|          conv2_reg_261         |   64   |
|          conv_reg_289          |   64   |
|           div_reg_294          |   64   |
|         i_cast_reg_251         |   32   |
|            j_reg_239           |    4   |
|          mul1_reg_323          |   64   |
|          mul2_reg_328          |   64   |
|          mul3_reg_333          |   64   |
|         n_cast_reg_246         |   32   |
|          phi_x_reg_299         |   64   |
|          phi_y_reg_305         |   64   |
|             reg_189            |   64   |
|           tmp_reg_311          |   64   |
|twiddles8_reversed8_addr_reg_269|    3   |
|twiddles8_reversed8_load_reg_284|   32   |
+--------------------------------+--------+
|              Total             |   877  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_157    |  p0  |   4  |  64  |   256  ||    20   |
|    grp_fu_157    |  p1  |   3  |  64  |   192  ||    14   |
|    grp_fu_163    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_168    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_173    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_182    |  p0  |   4  |  10  |   40   ||    20   |
|    grp_fu_185    |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   890  || 3.26029 ||    99   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   202  |   10   |  7474  |  11508 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   99   |
|  Register |    -   |    -   |   877  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   202  |   14   |  8351  |  11607 |
+-----------+--------+--------+--------+--------+
