[+] Printed file newdir/newdir/0-seed_0,1.sv
// Seed: 0,1

module dgcnwwt
  ( output logic [4:2][3:2] jdcz
  , output real sszcrgp [3:4][4:3]
  , output uwire qozr [1:0][3:4]
  , output uwire h
  , input bit lkkqngk
  , input bit he
  );
  
  
  
  assign jdcz = he;
endmodule: dgcnwwt

module xjwjnopk
  (output logic [3:1] zjjmxnmet, input logic [4:1][1:0][4:3] zghtyzmorg, input int majvge [2:3], input logic [4:1][1:4] aizc);
  
  real kgnercyzl [3:4][4:3];
  uwire hagcc [1:0][3:4];
  
  dgcnwwt dfbgpas(.jdcz(fifqabm), .sszcrgp(kgnercyzl), .qozr(hagcc), .h(ym), .lkkqngk(etwwgby), .he(aqjfs));
  
  assign zjjmxnmet = aizc;
endmodule: xjwjnopk

module irdhcrmbau
  ( output uwire rg
  , output logic [2:4][2:2][2:3] awffvz
  , output integer erdoxzqg [4:1]
  , output bit [2:1][1:0] hjgnx
  , input uwire fgtaxuirlw [4:4][0:3]
  , input wire a
  , input wire eueudqln [0:3][1:4]
  , input logic [0:1][2:0] fcbsmbxnx
  );
  
  
  
  assign rg = fcbsmbxnx;
  assign hjgnx = a;
endmodule: irdhcrmbau



// Seed after: 10727,1