
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009790  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08009920  08009920  00019920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a70  08009a70  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009a70  08009a70  00019a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a78  08009a78  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a78  08009a78  00019a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a7c  08009a7c  00019a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009a80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b88  20000074  08009af4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bfc  08009af4  00021bfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021831  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c6a  00000000  00000000  000418d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019e8  00000000  00000000  00045540  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001820  00000000  00000000  00046f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ac2a  00000000  00000000  00048748  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000159ca  00000000  00000000  00073372  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ffbf0  00000000  00000000  00088d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018892c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fbc  00000000  00000000  001889a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009908 	.word	0x08009908

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08009908 	.word	0x08009908

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0

}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr

0800057e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0
return 0;
 8000582:	2300      	movs	r3, #0
}
 8000584:	4618      	mov	r0, r3
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr
	...

08000590 <lcdInit>:
 * @param  address Display I2C 7-bit address
 * @param  lines   Number of lines of display
 * @param  columns Number of colums
 * @return         true if success
 */
bool lcdInit(I2C_HandleTypeDef *hi2c, uint8_t address, uint8_t lines, uint8_t columns) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	4608      	mov	r0, r1
 800059a:	4611      	mov	r1, r2
 800059c:	461a      	mov	r2, r3
 800059e:	4603      	mov	r3, r0
 80005a0:	70fb      	strb	r3, [r7, #3]
 80005a2:	460b      	mov	r3, r1
 80005a4:	70bb      	strb	r3, [r7, #2]
 80005a6:	4613      	mov	r3, r2
 80005a8:	707b      	strb	r3, [r7, #1]

    TickType_t xLastWakeTime;

    uint8_t lcdData = LCD_BIT_5x8DOTS;
 80005aa:	2300      	movs	r3, #0
 80005ac:	73fb      	strb	r3, [r7, #15]

    lcdParams.hi2c      = hi2c;
 80005ae:	4a4f      	ldr	r2, [pc, #316]	; (80006ec <lcdInit+0x15c>)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	6013      	str	r3, [r2, #0]
    lcdParams.address   = address << 1;
 80005b4:	78fb      	ldrb	r3, [r7, #3]
 80005b6:	005b      	lsls	r3, r3, #1
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	4b4c      	ldr	r3, [pc, #304]	; (80006ec <lcdInit+0x15c>)
 80005bc:	719a      	strb	r2, [r3, #6]
    lcdParams.lines     = lines;
 80005be:	4a4b      	ldr	r2, [pc, #300]	; (80006ec <lcdInit+0x15c>)
 80005c0:	78bb      	ldrb	r3, [r7, #2]
 80005c2:	7113      	strb	r3, [r2, #4]
    lcdParams.columns   = columns;
 80005c4:	4a49      	ldr	r2, [pc, #292]	; (80006ec <lcdInit+0x15c>)
 80005c6:	787b      	ldrb	r3, [r7, #1]
 80005c8:	7153      	strb	r3, [r2, #5]
    lcdParams.backlight = LCD_BIT_BACKIGHT_ON;
 80005ca:	4b48      	ldr	r3, [pc, #288]	; (80006ec <lcdInit+0x15c>)
 80005cc:	2208      	movs	r2, #8
 80005ce:	71da      	strb	r2, [r3, #7]

    lcdCommandBuffer[0] = LCD_BIT_E | (0x03 << 4);
 80005d0:	4b47      	ldr	r3, [pc, #284]	; (80006f0 <lcdInit+0x160>)
 80005d2:	2234      	movs	r2, #52	; 0x34
 80005d4:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];
 80005d6:	4b46      	ldr	r3, [pc, #280]	; (80006f0 <lcdInit+0x160>)
 80005d8:	781a      	ldrb	r2, [r3, #0]
 80005da:	4b45      	ldr	r3, [pc, #276]	; (80006f0 <lcdInit+0x160>)
 80005dc:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = (0x03 << 4);
 80005de:	4b44      	ldr	r3, [pc, #272]	; (80006f0 <lcdInit+0x160>)
 80005e0:	2230      	movs	r2, #48	; 0x30
 80005e2:	709a      	strb	r2, [r3, #2]

    /* First 3 steps of init cycles. They are the same. */
    for (uint8_t i = 0; i < 3; ++i) {
 80005e4:	2300      	movs	r3, #0
 80005e6:	75fb      	strb	r3, [r7, #23]
 80005e8:	e030      	b.n	800064c <lcdInit+0xbc>
        if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 3) != HAL_OK) {
 80005ea:	4b40      	ldr	r3, [pc, #256]	; (80006ec <lcdInit+0x15c>)
 80005ec:	6818      	ldr	r0, [r3, #0]
 80005ee:	4b3f      	ldr	r3, [pc, #252]	; (80006ec <lcdInit+0x15c>)
 80005f0:	799b      	ldrb	r3, [r3, #6]
 80005f2:	b299      	uxth	r1, r3
 80005f4:	2303      	movs	r3, #3
 80005f6:	4a3e      	ldr	r2, [pc, #248]	; (80006f0 <lcdInit+0x160>)
 80005f8:	f001 fd6c 	bl	80020d4 <HAL_I2C_Master_Transmit_DMA>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <lcdInit+0x76>
            return false;
 8000602:	2300      	movs	r3, #0
 8000604:	e06d      	b.n	80006e2 <lcdInit+0x152>
        }

        xLastWakeTime = xTaskGetTickCount();
 8000606:	f007 f9db 	bl	80079c0 <xTaskGetTickCount>
 800060a:	4603      	mov	r3, r0
 800060c:	613b      	str	r3, [r7, #16]

        while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 800060e:	e002      	b.n	8000616 <lcdInit+0x86>
            vTaskDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f007 f89f 	bl	8007754 <vTaskDelay>
        while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8000616:	4b35      	ldr	r3, [pc, #212]	; (80006ec <lcdInit+0x15c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4618      	mov	r0, r3
 800061c:	f001 ff2d 	bl	800247a <HAL_I2C_GetState>
 8000620:	4603      	mov	r3, r0
 8000622:	2b20      	cmp	r3, #32
 8000624:	d1f4      	bne.n	8000610 <lcdInit+0x80>
        }

        if (i == 2) {
 8000626:	7dfb      	ldrb	r3, [r7, #23]
 8000628:	2b02      	cmp	r3, #2
 800062a:	d106      	bne.n	800063a <lcdInit+0xaa>
            // For the last cycle delay is less then 1 ms (100us by datasheet)
            vTaskDelayUntil(&xLastWakeTime, (TickType_t)1);
 800062c:	f107 0310 	add.w	r3, r7, #16
 8000630:	2101      	movs	r1, #1
 8000632:	4618      	mov	r0, r3
 8000634:	f007 f814 	bl	8007660 <vTaskDelayUntil>
 8000638:	e005      	b.n	8000646 <lcdInit+0xb6>
        } else {
            // For first 2 cycles delay is less then 5ms (4100us by datasheet)
            vTaskDelayUntil(&xLastWakeTime, (TickType_t)5);
 800063a:	f107 0310 	add.w	r3, r7, #16
 800063e:	2105      	movs	r1, #5
 8000640:	4618      	mov	r0, r3
 8000642:	f007 f80d 	bl	8007660 <vTaskDelayUntil>
    for (uint8_t i = 0; i < 3; ++i) {
 8000646:	7dfb      	ldrb	r3, [r7, #23]
 8000648:	3301      	adds	r3, #1
 800064a:	75fb      	strb	r3, [r7, #23]
 800064c:	7dfb      	ldrb	r3, [r7, #23]
 800064e:	2b02      	cmp	r3, #2
 8000650:	d9cb      	bls.n	80005ea <lcdInit+0x5a>
        }
    }

    /* Lets turn to 4-bit at least */
    lcdCommandBuffer[0] = LCD_BIT_BACKIGHT_ON | LCD_BIT_E | (LCD_MODE_4BITS << 4);
 8000652:	4b27      	ldr	r3, [pc, #156]	; (80006f0 <lcdInit+0x160>)
 8000654:	222c      	movs	r2, #44	; 0x2c
 8000656:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];
 8000658:	4b25      	ldr	r3, [pc, #148]	; (80006f0 <lcdInit+0x160>)
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	4b24      	ldr	r3, [pc, #144]	; (80006f0 <lcdInit+0x160>)
 800065e:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = LCD_BIT_BACKIGHT_ON | (LCD_MODE_4BITS << 4);
 8000660:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <lcdInit+0x160>)
 8000662:	2228      	movs	r2, #40	; 0x28
 8000664:	709a      	strb	r2, [r3, #2]

    if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 3) != HAL_OK) {
 8000666:	4b21      	ldr	r3, [pc, #132]	; (80006ec <lcdInit+0x15c>)
 8000668:	6818      	ldr	r0, [r3, #0]
 800066a:	4b20      	ldr	r3, [pc, #128]	; (80006ec <lcdInit+0x15c>)
 800066c:	799b      	ldrb	r3, [r3, #6]
 800066e:	b299      	uxth	r1, r3
 8000670:	2303      	movs	r3, #3
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <lcdInit+0x160>)
 8000674:	f001 fd2e 	bl	80020d4 <HAL_I2C_Master_Transmit_DMA>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d004      	beq.n	8000688 <lcdInit+0xf8>
        return false;
 800067e:	2300      	movs	r3, #0
 8000680:	e02f      	b.n	80006e2 <lcdInit+0x152>
    }

    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
        vTaskDelay(1);
 8000682:	2001      	movs	r0, #1
 8000684:	f007 f866 	bl	8007754 <vTaskDelay>
    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8000688:	4b18      	ldr	r3, [pc, #96]	; (80006ec <lcdInit+0x15c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4618      	mov	r0, r3
 800068e:	f001 fef4 	bl	800247a <HAL_I2C_GetState>
 8000692:	4603      	mov	r3, r0
 8000694:	2b20      	cmp	r3, #32
 8000696:	d1f4      	bne.n	8000682 <lcdInit+0xf2>
    }

    /* Lets set display params */
    /* First of all lets set display size */
    lcdData |= LCD_MODE_4BITS;
 8000698:	7bfb      	ldrb	r3, [r7, #15]
 800069a:	f043 0302 	orr.w	r3, r3, #2
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	73fb      	strb	r3, [r7, #15]

    if (lcdParams.lines > 1) {
 80006a2:	4b12      	ldr	r3, [pc, #72]	; (80006ec <lcdInit+0x15c>)
 80006a4:	791b      	ldrb	r3, [r3, #4]
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d904      	bls.n	80006b4 <lcdInit+0x124>
        lcdData |= LCD_BIT_2LINE;
 80006aa:	7bfb      	ldrb	r3, [r7, #15]
 80006ac:	f043 0308 	orr.w	r3, r3, #8
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	73fb      	strb	r3, [r7, #15]
    }

    lcdWriteByte((uint8_t)0x00, &lcdData);  // TODO: Make 5x10 dots font usable for some 1-line display
 80006b4:	f107 030f 	add.w	r3, r7, #15
 80006b8:	4619      	mov	r1, r3
 80006ba:	2000      	movs	r0, #0
 80006bc:	f000 f96c 	bl	8000998 <lcdWriteByte>

    /* Now lets set display, cursor and blink all on */
    lcdDisplayOn();
 80006c0:	2101      	movs	r1, #1
 80006c2:	2001      	movs	r0, #1
 80006c4:	f000 f816 	bl	80006f4 <lcdCommand>

    /* Set cursor moving to the right */
    lcdCursorDirToRight();
 80006c8:	2101      	movs	r1, #1
 80006ca:	2007      	movs	r0, #7
 80006cc:	f000 f812 	bl	80006f4 <lcdCommand>

    /* Clear display and Set cursor at Home */
    lcdDisplayClear();
 80006d0:	2101      	movs	r1, #1
 80006d2:	2002      	movs	r0, #2
 80006d4:	f000 f80e 	bl	80006f4 <lcdCommand>
    lcdCursorHome();
 80006d8:	2101      	movs	r1, #1
 80006da:	2005      	movs	r0, #5
 80006dc:	f000 f80a 	bl	80006f4 <lcdCommand>

    return true;
 80006e0:	2301      	movs	r3, #1
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3718      	adds	r7, #24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	20000098 	.word	0x20000098
 80006f0:	20000090 	.word	0x20000090

080006f4 <lcdCommand>:
 * @brief  Send command to display
 * @param  command  One of listed in LCDCommands enum
 * @param  action   LCD_PARAM_SET or LCD_PARAM_UNSET
 * @return          true if success
 */
bool lcdCommand(LCDCommands command, LCDParamsActions action) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	460a      	mov	r2, r1
 80006fe:	71fb      	strb	r3, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	71bb      	strb	r3, [r7, #6]
    uint8_t lcdData = 0x00;
 8000704:	2300      	movs	r3, #0
 8000706:	73fb      	strb	r3, [r7, #15]

    /* First of all lest store the command */
    switch (action) {
 8000708:	79bb      	ldrb	r3, [r7, #6]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d06e      	beq.n	80007ec <lcdCommand+0xf8>
 800070e:	2b01      	cmp	r3, #1
 8000710:	f040 80b4 	bne.w	800087c <lcdCommand+0x188>
        case LCD_PARAM_SET:
            switch (command) {
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	3b01      	subs	r3, #1
 8000718:	2b07      	cmp	r3, #7
 800071a:	d864      	bhi.n	80007e6 <lcdCommand+0xf2>
 800071c:	a201      	add	r2, pc, #4	; (adr r2, 8000724 <lcdCommand+0x30>)
 800071e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000722:	bf00      	nop
 8000724:	08000745 	.word	0x08000745
 8000728:	08000775 	.word	0x08000775
 800072c:	08000755 	.word	0x08000755
 8000730:	08000765 	.word	0x08000765
 8000734:	08000799 	.word	0x08000799
 8000738:	080007cd 	.word	0x080007cd
 800073c:	080007bd 	.word	0x080007bd
 8000740:	080007d7 	.word	0x080007d7
                case LCD_DISPLAY:
                    lcdParams.modeBits |=  LCD_BIT_DISPLAY_ON;
 8000744:	4b67      	ldr	r3, [pc, #412]	; (80008e4 <lcdCommand+0x1f0>)
 8000746:	7a1b      	ldrb	r3, [r3, #8]
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	b2da      	uxtb	r2, r3
 800074e:	4b65      	ldr	r3, [pc, #404]	; (80008e4 <lcdCommand+0x1f0>)
 8000750:	721a      	strb	r2, [r3, #8]
                    break;
 8000752:	e04a      	b.n	80007ea <lcdCommand+0xf6>

                case LCD_CURSOR:
                    lcdParams.modeBits |= LCD_BIT_CURSOR_ON;
 8000754:	4b63      	ldr	r3, [pc, #396]	; (80008e4 <lcdCommand+0x1f0>)
 8000756:	7a1b      	ldrb	r3, [r3, #8]
 8000758:	f043 0302 	orr.w	r3, r3, #2
 800075c:	b2da      	uxtb	r2, r3
 800075e:	4b61      	ldr	r3, [pc, #388]	; (80008e4 <lcdCommand+0x1f0>)
 8000760:	721a      	strb	r2, [r3, #8]
                    break;
 8000762:	e042      	b.n	80007ea <lcdCommand+0xf6>

                case LCD_CURSOR_BLINK:
                    lcdParams.modeBits |= LCD_BIT_BLINK_ON;
 8000764:	4b5f      	ldr	r3, [pc, #380]	; (80008e4 <lcdCommand+0x1f0>)
 8000766:	7a1b      	ldrb	r3, [r3, #8]
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	b2da      	uxtb	r2, r3
 800076e:	4b5d      	ldr	r3, [pc, #372]	; (80008e4 <lcdCommand+0x1f0>)
 8000770:	721a      	strb	r2, [r3, #8]
                    break;
 8000772:	e03a      	b.n	80007ea <lcdCommand+0xf6>

                case LCD_CLEAR:
                    lcdData = LCD_BIT_DISP_CLEAR;
 8000774:	2301      	movs	r3, #1
 8000776:	73fb      	strb	r3, [r7, #15]

                    if (lcdWriteByte((uint8_t)0x00, &lcdData) == false) {
 8000778:	f107 030f 	add.w	r3, r7, #15
 800077c:	4619      	mov	r1, r3
 800077e:	2000      	movs	r0, #0
 8000780:	f000 f90a 	bl	8000998 <lcdWriteByte>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d101      	bne.n	800078e <lcdCommand+0x9a>
                        return false;
 800078a:	2300      	movs	r3, #0
 800078c:	e0a6      	b.n	80008dc <lcdCommand+0x1e8>
                    } else {
                        vTaskDelay(2);
 800078e:	2002      	movs	r0, #2
 8000790:	f006 ffe0 	bl	8007754 <vTaskDelay>
                        return true;
 8000794:	2301      	movs	r3, #1
 8000796:	e0a1      	b.n	80008dc <lcdCommand+0x1e8>
                    }

                case LCD_CURSOR_HOME:
                    lcdData = LCD_BIT_CURSOR_HOME;
 8000798:	2302      	movs	r3, #2
 800079a:	73fb      	strb	r3, [r7, #15]

                    if (lcdWriteByte((uint8_t)0x00, &lcdData) == false) {
 800079c:	f107 030f 	add.w	r3, r7, #15
 80007a0:	4619      	mov	r1, r3
 80007a2:	2000      	movs	r0, #0
 80007a4:	f000 f8f8 	bl	8000998 <lcdWriteByte>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d101      	bne.n	80007b2 <lcdCommand+0xbe>
                        return false;
 80007ae:	2300      	movs	r3, #0
 80007b0:	e094      	b.n	80008dc <lcdCommand+0x1e8>
                    } else {
                        vTaskDelay(2);
 80007b2:	2002      	movs	r0, #2
 80007b4:	f006 ffce 	bl	8007754 <vTaskDelay>
                        return true;
 80007b8:	2301      	movs	r3, #1
 80007ba:	e08f      	b.n	80008dc <lcdCommand+0x1e8>
                    }

                case LCD_CURSOR_DIR_RIGHT:
                    lcdParams.entryBits |= LCD_BIT_CURSOR_DIR_RIGHT;
 80007bc:	4b49      	ldr	r3, [pc, #292]	; (80008e4 <lcdCommand+0x1f0>)
 80007be:	7a5b      	ldrb	r3, [r3, #9]
 80007c0:	f043 0302 	orr.w	r3, r3, #2
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	4b47      	ldr	r3, [pc, #284]	; (80008e4 <lcdCommand+0x1f0>)
 80007c8:	725a      	strb	r2, [r3, #9]
                    break;
 80007ca:	e00e      	b.n	80007ea <lcdCommand+0xf6>

                case LCD_CURSOR_DIR_LEFT:
                    lcdParams.entryBits |= LCD_BIT_CURSOR_DIR_LEFT;
 80007cc:	4b45      	ldr	r3, [pc, #276]	; (80008e4 <lcdCommand+0x1f0>)
 80007ce:	7a5a      	ldrb	r2, [r3, #9]
 80007d0:	4b44      	ldr	r3, [pc, #272]	; (80008e4 <lcdCommand+0x1f0>)
 80007d2:	725a      	strb	r2, [r3, #9]
                    break;
 80007d4:	e009      	b.n	80007ea <lcdCommand+0xf6>

                case LCD_DISPLAY_SHIFT:
                    lcdParams.entryBits |= LCD_BIT_DISPLAY_SHIFT;
 80007d6:	4b43      	ldr	r3, [pc, #268]	; (80008e4 <lcdCommand+0x1f0>)
 80007d8:	7a5b      	ldrb	r3, [r3, #9]
 80007da:	f043 0301 	orr.w	r3, r3, #1
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	4b40      	ldr	r3, [pc, #256]	; (80008e4 <lcdCommand+0x1f0>)
 80007e2:	725a      	strb	r2, [r3, #9]
                    break;
 80007e4:	e001      	b.n	80007ea <lcdCommand+0xf6>

                default:
                    return false;
 80007e6:	2300      	movs	r3, #0
 80007e8:	e078      	b.n	80008dc <lcdCommand+0x1e8>
            }

            break;
 80007ea:	e049      	b.n	8000880 <lcdCommand+0x18c>

        case LCD_PARAM_UNSET:
            switch (command) {
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	3b01      	subs	r3, #1
 80007f0:	2b07      	cmp	r3, #7
 80007f2:	d840      	bhi.n	8000876 <lcdCommand+0x182>
 80007f4:	a201      	add	r2, pc, #4	; (adr r2, 80007fc <lcdCommand+0x108>)
 80007f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007fa:	bf00      	nop
 80007fc:	0800081d 	.word	0x0800081d
 8000800:	08000877 	.word	0x08000877
 8000804:	0800082d 	.word	0x0800082d
 8000808:	0800083d 	.word	0x0800083d
 800080c:	08000877 	.word	0x08000877
 8000810:	0800085d 	.word	0x0800085d
 8000814:	0800084d 	.word	0x0800084d
 8000818:	08000867 	.word	0x08000867
                case LCD_DISPLAY:
                    lcdParams.modeBits &= ~LCD_BIT_DISPLAY_ON;
 800081c:	4b31      	ldr	r3, [pc, #196]	; (80008e4 <lcdCommand+0x1f0>)
 800081e:	7a1b      	ldrb	r3, [r3, #8]
 8000820:	f023 0304 	bic.w	r3, r3, #4
 8000824:	b2da      	uxtb	r2, r3
 8000826:	4b2f      	ldr	r3, [pc, #188]	; (80008e4 <lcdCommand+0x1f0>)
 8000828:	721a      	strb	r2, [r3, #8]
                    break;
 800082a:	e026      	b.n	800087a <lcdCommand+0x186>

                case LCD_CURSOR:
                    lcdParams.modeBits &= ~LCD_BIT_CURSOR_ON;
 800082c:	4b2d      	ldr	r3, [pc, #180]	; (80008e4 <lcdCommand+0x1f0>)
 800082e:	7a1b      	ldrb	r3, [r3, #8]
 8000830:	f023 0302 	bic.w	r3, r3, #2
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4b2b      	ldr	r3, [pc, #172]	; (80008e4 <lcdCommand+0x1f0>)
 8000838:	721a      	strb	r2, [r3, #8]
                    break;
 800083a:	e01e      	b.n	800087a <lcdCommand+0x186>

                case LCD_CURSOR_BLINK:
                    lcdParams.modeBits &= ~LCD_BIT_BLINK_ON;
 800083c:	4b29      	ldr	r3, [pc, #164]	; (80008e4 <lcdCommand+0x1f0>)
 800083e:	7a1b      	ldrb	r3, [r3, #8]
 8000840:	f023 0301 	bic.w	r3, r3, #1
 8000844:	b2da      	uxtb	r2, r3
 8000846:	4b27      	ldr	r3, [pc, #156]	; (80008e4 <lcdCommand+0x1f0>)
 8000848:	721a      	strb	r2, [r3, #8]
                    break;
 800084a:	e016      	b.n	800087a <lcdCommand+0x186>

                case LCD_CURSOR_DIR_RIGHT:
                    lcdParams.entryBits &= ~LCD_BIT_CURSOR_DIR_RIGHT;
 800084c:	4b25      	ldr	r3, [pc, #148]	; (80008e4 <lcdCommand+0x1f0>)
 800084e:	7a5b      	ldrb	r3, [r3, #9]
 8000850:	f023 0302 	bic.w	r3, r3, #2
 8000854:	b2da      	uxtb	r2, r3
 8000856:	4b23      	ldr	r3, [pc, #140]	; (80008e4 <lcdCommand+0x1f0>)
 8000858:	725a      	strb	r2, [r3, #9]
                    break;
 800085a:	e00e      	b.n	800087a <lcdCommand+0x186>

                case LCD_CURSOR_DIR_LEFT:
                    lcdParams.entryBits &= ~LCD_BIT_CURSOR_DIR_LEFT;
 800085c:	4b21      	ldr	r3, [pc, #132]	; (80008e4 <lcdCommand+0x1f0>)
 800085e:	7a5a      	ldrb	r2, [r3, #9]
 8000860:	4b20      	ldr	r3, [pc, #128]	; (80008e4 <lcdCommand+0x1f0>)
 8000862:	725a      	strb	r2, [r3, #9]
                    break;
 8000864:	e009      	b.n	800087a <lcdCommand+0x186>

                case LCD_DISPLAY_SHIFT:
                    lcdParams.entryBits &= ~LCD_BIT_DISPLAY_SHIFT;
 8000866:	4b1f      	ldr	r3, [pc, #124]	; (80008e4 <lcdCommand+0x1f0>)
 8000868:	7a5b      	ldrb	r3, [r3, #9]
 800086a:	f023 0301 	bic.w	r3, r3, #1
 800086e:	b2da      	uxtb	r2, r3
 8000870:	4b1c      	ldr	r3, [pc, #112]	; (80008e4 <lcdCommand+0x1f0>)
 8000872:	725a      	strb	r2, [r3, #9]
                    break;
 8000874:	e001      	b.n	800087a <lcdCommand+0x186>

                default:
                    return false;
 8000876:	2300      	movs	r3, #0
 8000878:	e030      	b.n	80008dc <lcdCommand+0x1e8>
            }

            break;
 800087a:	e001      	b.n	8000880 <lcdCommand+0x18c>

        default:
            return false;
 800087c:	2300      	movs	r3, #0
 800087e:	e02d      	b.n	80008dc <lcdCommand+0x1e8>
    }

    /* Now lets send the command */
    switch (command) {
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	3b01      	subs	r3, #1
 8000884:	2b07      	cmp	r3, #7
 8000886:	d821      	bhi.n	80008cc <lcdCommand+0x1d8>
 8000888:	a201      	add	r2, pc, #4	; (adr r2, 8000890 <lcdCommand+0x19c>)
 800088a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088e:	bf00      	nop
 8000890:	080008b1 	.word	0x080008b1
 8000894:	080008cd 	.word	0x080008cd
 8000898:	080008b1 	.word	0x080008b1
 800089c:	080008b1 	.word	0x080008b1
 80008a0:	080008cd 	.word	0x080008cd
 80008a4:	080008bf 	.word	0x080008bf
 80008a8:	080008bf 	.word	0x080008bf
 80008ac:	080008bf 	.word	0x080008bf
        case LCD_DISPLAY:
        case LCD_CURSOR:
        case LCD_CURSOR_BLINK:
            lcdData = LCD_BIT_DISPLAY_CONTROL | lcdParams.modeBits;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	; (80008e4 <lcdCommand+0x1f0>)
 80008b2:	7a1b      	ldrb	r3, [r3, #8]
 80008b4:	f043 0308 	orr.w	r3, r3, #8
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	73fb      	strb	r3, [r7, #15]
            break;
 80008bc:	e007      	b.n	80008ce <lcdCommand+0x1da>

        case LCD_CURSOR_DIR_RIGHT:
        case LCD_CURSOR_DIR_LEFT:
        case LCD_DISPLAY_SHIFT:
            lcdData = LCD_BIT_ENTRY_MODE | lcdParams.entryBits;
 80008be:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <lcdCommand+0x1f0>)
 80008c0:	7a5b      	ldrb	r3, [r3, #9]
 80008c2:	f043 0304 	orr.w	r3, r3, #4
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	73fb      	strb	r3, [r7, #15]
            break;
 80008ca:	e000      	b.n	80008ce <lcdCommand+0x1da>

        default:
            break;
 80008cc:	bf00      	nop
    }

    return lcdWriteByte((uint8_t)0x00, &lcdData);
 80008ce:	f107 030f 	add.w	r3, r7, #15
 80008d2:	4619      	mov	r1, r3
 80008d4:	2000      	movs	r0, #0
 80008d6:	f000 f85f 	bl	8000998 <lcdWriteByte>
 80008da:	4603      	mov	r3, r0
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3710      	adds	r7, #16
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20000098 	.word	0x20000098

080008e8 <lcdSetCursorPosition>:
 * @brief  Set cursor position on the display
 * @param  column counting from 0
 * @param  line   counting from 0
 * @return        true if success
 */
bool lcdSetCursorPosition(uint8_t column, uint8_t line) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	460a      	mov	r2, r1
 80008f2:	71fb      	strb	r3, [r7, #7]
 80008f4:	4613      	mov	r3, r2
 80008f6:	71bb      	strb	r3, [r7, #6]
    // We will setup offsets for 4 lines maximum
    static const uint8_t lineOffsets[4] = { 0x00, 0x40, 0x14, 0x54 };

    if ( line >= lcdParams.lines ) {
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <lcdSetCursorPosition+0x50>)
 80008fa:	791b      	ldrb	r3, [r3, #4]
 80008fc:	79ba      	ldrb	r2, [r7, #6]
 80008fe:	429a      	cmp	r2, r3
 8000900:	d303      	bcc.n	800090a <lcdSetCursorPosition+0x22>
        line = lcdParams.lines - 1;
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <lcdSetCursorPosition+0x50>)
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	3b01      	subs	r3, #1
 8000908:	71bb      	strb	r3, [r7, #6]
    }

    uint8_t lcdCommand = LCD_BIT_SETDDRAMADDR | (column + lineOffsets[line]);
 800090a:	79bb      	ldrb	r3, [r7, #6]
 800090c:	4a0b      	ldr	r2, [pc, #44]	; (800093c <lcdSetCursorPosition+0x54>)
 800090e:	5cd2      	ldrb	r2, [r2, r3]
 8000910:	79fb      	ldrb	r3, [r7, #7]
 8000912:	4413      	add	r3, r2
 8000914:	b2db      	uxtb	r3, r3
 8000916:	b25b      	sxtb	r3, r3
 8000918:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800091c:	b25b      	sxtb	r3, r3
 800091e:	b2db      	uxtb	r3, r3
 8000920:	73fb      	strb	r3, [r7, #15]

    return lcdWriteByte(0x00, &lcdCommand);
 8000922:	f107 030f 	add.w	r3, r7, #15
 8000926:	4619      	mov	r1, r3
 8000928:	2000      	movs	r0, #0
 800092a:	f000 f835 	bl	8000998 <lcdWriteByte>
 800092e:	4603      	mov	r3, r0
}
 8000930:	4618      	mov	r0, r3
 8000932:	3710      	adds	r7, #16
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	20000098 	.word	0x20000098
 800093c:	08009984 	.word	0x08009984

08000940 <lcdPrintStr>:
 * @brief  Print string from cursor position
 * @param  data   Pointer to string
 * @param  length Number of symbols to print
 * @return        true if success
 */
bool lcdPrintStr(uint8_t * data, uint8_t length) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	70fb      	strb	r3, [r7, #3]
    for (uint8_t i = 0; i < length; ++i) {
 800094c:	2300      	movs	r3, #0
 800094e:	73fb      	strb	r3, [r7, #15]
 8000950:	e019      	b.n	8000986 <lcdPrintStr+0x46>
    	if(0 == data[i])
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	4413      	add	r3, r2
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d104      	bne.n	8000968 <lcdPrintStr+0x28>
    		data[i] = 0x20;	// 0x20 - space bar in ASCII
 800095e:	7bfb      	ldrb	r3, [r7, #15]
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	4413      	add	r3, r2
 8000964:	2220      	movs	r2, #32
 8000966:	701a      	strb	r2, [r3, #0]

        if (lcdWriteByte(LCD_BIT_RS, &data[i]) == false) {
 8000968:	7bfb      	ldrb	r3, [r7, #15]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	4413      	add	r3, r2
 800096e:	4619      	mov	r1, r3
 8000970:	2001      	movs	r0, #1
 8000972:	f000 f811 	bl	8000998 <lcdWriteByte>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d101      	bne.n	8000980 <lcdPrintStr+0x40>
            return false;
 800097c:	2300      	movs	r3, #0
 800097e:	e007      	b.n	8000990 <lcdPrintStr+0x50>
    for (uint8_t i = 0; i < length; ++i) {
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	3301      	adds	r3, #1
 8000984:	73fb      	strb	r3, [r7, #15]
 8000986:	7bfa      	ldrb	r2, [r7, #15]
 8000988:	78fb      	ldrb	r3, [r7, #3]
 800098a:	429a      	cmp	r2, r3
 800098c:	d3e1      	bcc.n	8000952 <lcdPrintStr+0x12>
        }
    }

    return true;
 800098e:	2301      	movs	r3, #1
}
 8000990:	4618      	mov	r0, r3
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <lcdWriteByte>:
 * @brief  Local function to send data to display
 * @param  rsRwBits State of RS and R/W bits
 * @param  data     Pointer to byte to send
 * @return          true if success
 */
static bool lcdWriteByte(uint8_t rsRwBits, uint8_t * data) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	6039      	str	r1, [r7, #0]
 80009a2:	71fb      	strb	r3, [r7, #7]

    /* Higher 4 bits*/
    lcdCommandBuffer[0] = rsRwBits | LCD_BIT_E | lcdParams.backlight | (*data & 0xF0);  // Send data and set strobe
 80009a4:	4b33      	ldr	r3, [pc, #204]	; (8000a74 <lcdWriteByte+0xdc>)
 80009a6:	79da      	ldrb	r2, [r3, #7]
 80009a8:	79fb      	ldrb	r3, [r7, #7]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	f023 030f 	bic.w	r3, r3, #15
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	4313      	orrs	r3, r2
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4b2d      	ldr	r3, [pc, #180]	; (8000a78 <lcdWriteByte+0xe0>)
 80009c4:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];                                          // Strobe turned on
 80009c6:	4b2c      	ldr	r3, [pc, #176]	; (8000a78 <lcdWriteByte+0xe0>)
 80009c8:	781a      	ldrb	r2, [r3, #0]
 80009ca:	4b2b      	ldr	r3, [pc, #172]	; (8000a78 <lcdWriteByte+0xe0>)
 80009cc:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = rsRwBits | lcdParams.backlight | (*data & 0xF0);              // Turning strobe off
 80009ce:	4b29      	ldr	r3, [pc, #164]	; (8000a74 <lcdWriteByte+0xdc>)
 80009d0:	79da      	ldrb	r2, [r3, #7]
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	b25a      	sxtb	r2, r3
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	b25b      	sxtb	r3, r3
 80009e0:	f023 030f 	bic.w	r3, r3, #15
 80009e4:	b25b      	sxtb	r3, r3
 80009e6:	4313      	orrs	r3, r2
 80009e8:	b25b      	sxtb	r3, r3
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	4b22      	ldr	r3, [pc, #136]	; (8000a78 <lcdWriteByte+0xe0>)
 80009ee:	709a      	strb	r2, [r3, #2]

    /* Lower 4 bits*/
    lcdCommandBuffer[3] = rsRwBits | LCD_BIT_E | lcdParams.backlight | ((*data << 4) & 0xF0);  // Send data and set strobe
 80009f0:	4b20      	ldr	r3, [pc, #128]	; (8000a74 <lcdWriteByte+0xdc>)
 80009f2:	79da      	ldrb	r2, [r3, #7]
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	011b      	lsls	r3, r3, #4
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4313      	orrs	r3, r2
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	f043 0304 	orr.w	r3, r3, #4
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	4b1a      	ldr	r3, [pc, #104]	; (8000a78 <lcdWriteByte+0xe0>)
 8000a0e:	70da      	strb	r2, [r3, #3]
    lcdCommandBuffer[4] = lcdCommandBuffer[3];                                                 // Strobe turned on
 8000a10:	4b19      	ldr	r3, [pc, #100]	; (8000a78 <lcdWriteByte+0xe0>)
 8000a12:	78da      	ldrb	r2, [r3, #3]
 8000a14:	4b18      	ldr	r3, [pc, #96]	; (8000a78 <lcdWriteByte+0xe0>)
 8000a16:	711a      	strb	r2, [r3, #4]
    lcdCommandBuffer[5] = rsRwBits | lcdParams.backlight | ((*data << 4) & 0xF0);              // Turning strobe off
 8000a18:	4b16      	ldr	r3, [pc, #88]	; (8000a74 <lcdWriteByte+0xdc>)
 8000a1a:	79da      	ldrb	r2, [r3, #7]
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	b25a      	sxtb	r2, r3
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	011b      	lsls	r3, r3, #4
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <lcdWriteByte+0xe0>)
 8000a34:	715a      	strb	r2, [r3, #5]


    if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 6) != HAL_OK) {
 8000a36:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <lcdWriteByte+0xdc>)
 8000a38:	6818      	ldr	r0, [r3, #0]
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <lcdWriteByte+0xdc>)
 8000a3c:	799b      	ldrb	r3, [r3, #6]
 8000a3e:	b299      	uxth	r1, r3
 8000a40:	2306      	movs	r3, #6
 8000a42:	4a0d      	ldr	r2, [pc, #52]	; (8000a78 <lcdWriteByte+0xe0>)
 8000a44:	f001 fb46 	bl	80020d4 <HAL_I2C_Master_Transmit_DMA>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d004      	beq.n	8000a58 <lcdWriteByte+0xc0>
        return false;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e00b      	b.n	8000a6a <lcdWriteByte+0xd2>
    }

    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
        vTaskDelay(1);
 8000a52:	2001      	movs	r0, #1
 8000a54:	f006 fe7e 	bl	8007754 <vTaskDelay>
    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8000a58:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <lcdWriteByte+0xdc>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f001 fd0c 	bl	800247a <HAL_I2C_GetState>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b20      	cmp	r3, #32
 8000a66:	d1f4      	bne.n	8000a52 <lcdWriteByte+0xba>
    }

    return true;
 8000a68:	2301      	movs	r3, #1
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000098 	.word	0x20000098
 8000a78:	20000090 	.word	0x20000090

08000a7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a80:	f000 fd5a 	bl	8001538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a84:	f000 f83a 	bl	8000afc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a88:	f000 f984 	bl	8000d94 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a8c:	f000 f950 	bl	8000d30 <MX_DMA_Init>
  MX_I2C1_Init();
 8000a90:	f000 f8ae 	bl	8000bf0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000a94:	f000 f91c 	bl	8000cd0 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8000a98:	f000 f8ea 	bl	8000c70 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a9c:	f005 fdb4 	bl	8006608 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_1000ms */
  Task_1000msHandle = osThreadNew(myTask_1000ms, NULL, &Task_1000ms_attributes);
 8000aa0:	4a0d      	ldr	r2, [pc, #52]	; (8000ad8 <main+0x5c>)
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	480d      	ldr	r0, [pc, #52]	; (8000adc <main+0x60>)
 8000aa6:	f005 fe19 	bl	80066dc <osThreadNew>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <main+0x64>)
 8000aae:	601a      	str	r2, [r3, #0]

  /* creation of Task_500ms */
  Task_500msHandle = osThreadNew(myTask_500ms, NULL, &Task_500ms_attributes);
 8000ab0:	4a0c      	ldr	r2, [pc, #48]	; (8000ae4 <main+0x68>)
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	480c      	ldr	r0, [pc, #48]	; (8000ae8 <main+0x6c>)
 8000ab6:	f005 fe11 	bl	80066dc <osThreadNew>
 8000aba:	4602      	mov	r2, r0
 8000abc:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <main+0x70>)
 8000abe:	601a      	str	r2, [r3, #0]

  /* creation of Task_100ms */
  Task_100msHandle = osThreadNew(myTask_100ms, NULL, &Task_100ms_attributes);
 8000ac0:	4a0b      	ldr	r2, [pc, #44]	; (8000af0 <main+0x74>)
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	480b      	ldr	r0, [pc, #44]	; (8000af4 <main+0x78>)
 8000ac6:	f005 fe09 	bl	80066dc <osThreadNew>
 8000aca:	4602      	mov	r2, r0
 8000acc:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <main+0x7c>)
 8000ace:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000ad0:	f005 fdce 	bl	8006670 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <main+0x58>
 8000ad6:	bf00      	nop
 8000ad8:	08009988 	.word	0x08009988
 8000adc:	08000ea1 	.word	0x08000ea1
 8000ae0:	20001b70 	.word	0x20001b70
 8000ae4:	080099ac 	.word	0x080099ac
 8000ae8:	08000f51 	.word	0x08000f51
 8000aec:	20001a24 	.word	0x20001a24
 8000af0:	080099d0 	.word	0x080099d0
 8000af4:	08000f81 	.word	0x08000f81
 8000af8:	20001a20 	.word	0x20001a20

08000afc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b0b8      	sub	sp, #224	; 0xe0
 8000b00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b02:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b06:	2244      	movs	r2, #68	; 0x44
 8000b08:	2100      	movs	r1, #0
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f008 fae3 	bl	80090d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b10:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b20:	463b      	mov	r3, r7
 8000b22:	2288      	movs	r2, #136	; 0x88
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f008 fad5 	bl	80090d6 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b3a:	2310      	movs	r3, #16
 8000b3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b40:	2302      	movs	r3, #2
 8000b42:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b46:	2302      	movs	r3, #2
 8000b48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b52:	230a      	movs	r3, #10
 8000b54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b58:	2307      	movs	r3, #7
 8000b5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b64:	2302      	movs	r3, #2
 8000b66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f002 ff62 	bl	8003a38 <HAL_RCC_OscConfig>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b7a:	f000 fa49 	bl	8001010 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b7e:	230f      	movs	r3, #15
 8000b80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b84:	2303      	movs	r3, #3
 8000b86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b96:	2300      	movs	r3, #0
 8000b98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b9c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000ba0:	2104      	movs	r1, #4
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f003 fb2e 	bl	8004204 <HAL_RCC_ClockConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000bae:	f000 fa2f 	bl	8001010 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART4
 8000bb2:	234a      	movs	r3, #74	; 0x4a
 8000bb4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bc2:	463b      	mov	r3, r7
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f003 fd53 	bl	8004670 <HAL_RCCEx_PeriphCLKConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000bd0:	f000 fa1e 	bl	8001010 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bd4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bd8:	f002 fed8 	bl	800398c <HAL_PWREx_ControlVoltageScaling>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000be2:	f000 fa15 	bl	8001010 <Error_Handler>
  }
}
 8000be6:	bf00      	nop
 8000be8:	37e0      	adds	r7, #224	; 0xe0
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000bf6:	4a1c      	ldr	r2, [pc, #112]	; (8000c68 <MX_I2C1_Init+0x78>)
 8000bf8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000bfc:	4a1b      	ldr	r2, [pc, #108]	; (8000c6c <MX_I2C1_Init+0x7c>)
 8000bfe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c00:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c06:	4b17      	ldr	r3, [pc, #92]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c0c:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c12:	4b14      	ldr	r3, [pc, #80]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c18:	4b12      	ldr	r3, [pc, #72]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c1e:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c24:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c2a:	480e      	ldr	r0, [pc, #56]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c2c:	f001 f9c3 	bl	8001fb6 <HAL_I2C_Init>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c36:	f000 f9eb 	bl	8001010 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	4809      	ldr	r0, [pc, #36]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c3e:	f002 fdff 	bl	8003840 <HAL_I2CEx_ConfigAnalogFilter>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000c48:	f000 f9e2 	bl	8001010 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4805      	ldr	r0, [pc, #20]	; (8000c64 <MX_I2C1_Init+0x74>)
 8000c50:	f002 fe41 	bl	80038d6 <HAL_I2CEx_ConfigDigitalFilter>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c5a:	f000 f9d9 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	200019d4 	.word	0x200019d4
 8000c68:	40005400 	.word	0x40005400
 8000c6c:	10909cec 	.word	0x10909cec

08000c70 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000c74:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000c76:	4a15      	ldr	r2, [pc, #84]	; (8000ccc <MX_UART4_Init+0x5c>)
 8000c78:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8000c7a:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000c7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000c80:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c82:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c88:	4b0f      	ldr	r3, [pc, #60]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c94:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000c96:	220c      	movs	r2, #12
 8000c98:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c9a:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca6:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000cb2:	4805      	ldr	r0, [pc, #20]	; (8000cc8 <MX_UART4_Init+0x58>)
 8000cb4:	f004 fbec 	bl	8005490 <HAL_UART_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000cbe:	f000 f9a7 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20001a70 	.word	0x20001a70
 8000ccc:	40004c00 	.word	0x40004c00

08000cd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cd6:	4a15      	ldr	r2, [pc, #84]	; (8000d2c <MX_USART2_UART_Init+0x5c>)
 8000cd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cda:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ce0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ce2:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cee:	4b0e      	ldr	r3, [pc, #56]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d00:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d06:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d12:	4805      	ldr	r0, [pc, #20]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d14:	f004 fbbc 	bl	8005490 <HAL_UART_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d1e:	f000 f977 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20001af0 	.word	0x20001af0
 8000d2c:	40004400 	.word	0x40004400

08000d30 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d36:	4b16      	ldr	r3, [pc, #88]	; (8000d90 <MX_DMA_Init+0x60>)
 8000d38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d3a:	4a15      	ldr	r2, [pc, #84]	; (8000d90 <MX_DMA_Init+0x60>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6493      	str	r3, [r2, #72]	; 0x48
 8000d42:	4b13      	ldr	r3, [pc, #76]	; (8000d90 <MX_DMA_Init+0x60>)
 8000d44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d4e:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <MX_DMA_Init+0x60>)
 8000d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d52:	4a0f      	ldr	r2, [pc, #60]	; (8000d90 <MX_DMA_Init+0x60>)
 8000d54:	f043 0302 	orr.w	r3, r3, #2
 8000d58:	6493      	str	r3, [r2, #72]	; 0x48
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	; (8000d90 <MX_DMA_Init+0x60>)
 8000d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	603b      	str	r3, [r7, #0]
 8000d64:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2105      	movs	r1, #5
 8000d6a:	2010      	movs	r0, #16
 8000d6c:	f000 fcda 	bl	8001724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000d70:	2010      	movs	r0, #16
 8000d72:	f000 fcf3 	bl	800175c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 5, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2105      	movs	r1, #5
 8000d7a:	2044      	movs	r0, #68	; 0x44
 8000d7c:	f000 fcd2 	bl	8001724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8000d80:	2044      	movs	r0, #68	; 0x44
 8000d82:	f000 fceb 	bl	800175c <HAL_NVIC_EnableIRQ>

}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000

08000d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	; 0x28
 8000d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
 8000da8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000daa:	4b2b      	ldr	r3, [pc, #172]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dae:	4a2a      	ldr	r2, [pc, #168]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db6:	4b28      	ldr	r3, [pc, #160]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	613b      	str	r3, [r7, #16]
 8000dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dc2:	4b25      	ldr	r3, [pc, #148]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc6:	4a24      	ldr	r2, [pc, #144]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dce:	4b22      	ldr	r3, [pc, #136]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4b1f      	ldr	r3, [pc, #124]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dde:	4a1e      	ldr	r2, [pc, #120]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000de6:	4b1c      	ldr	r3, [pc, #112]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df2:	4b19      	ldr	r3, [pc, #100]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df6:	4a18      	ldr	r2, [pc, #96]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000df8:	f043 0302 	orr.w	r3, r3, #2
 8000dfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dfe:	4b16      	ldr	r3, [pc, #88]	; (8000e58 <MX_GPIO_Init+0xc4>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e02:	f003 0302 	and.w	r3, r3, #2
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2120      	movs	r1, #32
 8000e0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e12:	f001 f89f 	bl	8001f54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e1c:	4b0f      	ldr	r3, [pc, #60]	; (8000e5c <MX_GPIO_Init+0xc8>)
 8000e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	480d      	ldr	r0, [pc, #52]	; (8000e60 <MX_GPIO_Init+0xcc>)
 8000e2c:	f000 feea 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e30:	2320      	movs	r3, #32
 8000e32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e34:	2301      	movs	r3, #1
 8000e36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	4619      	mov	r1, r3
 8000e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4a:	f000 fedb 	bl	8001c04 <HAL_GPIO_Init>

}
 8000e4e:	bf00      	nop
 8000e50:	3728      	adds	r7, #40	; 0x28
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	10210000 	.word	0x10210000
 8000e60:	48000800 	.word	0x48000800

08000e64 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	if(&huart4 == huart)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a09      	ldr	r2, [pc, #36]	; (8000e94 <HAL_UART_RxCpltCallback+0x30>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d10a      	bne.n	8000e8a <HAL_UART_RxCpltCallback+0x26>
	{

		HAL_UART_Transmit(&huart2, &BUFOR, 1, 10);
 8000e74:	230a      	movs	r3, #10
 8000e76:	2201      	movs	r2, #1
 8000e78:	4907      	ldr	r1, [pc, #28]	; (8000e98 <HAL_UART_RxCpltCallback+0x34>)
 8000e7a:	4808      	ldr	r0, [pc, #32]	; (8000e9c <HAL_UART_RxCpltCallback+0x38>)
 8000e7c:	f004 fb56 	bl	800552c <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart4, &BUFOR, 1);
 8000e80:	2201      	movs	r2, #1
 8000e82:	4905      	ldr	r1, [pc, #20]	; (8000e98 <HAL_UART_RxCpltCallback+0x34>)
 8000e84:	4803      	ldr	r0, [pc, #12]	; (8000e94 <HAL_UART_RxCpltCallback+0x30>)
 8000e86:	f004 fbe5 	bl	8005654 <HAL_UART_Receive_IT>
	}
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20001a70 	.word	0x20001a70
 8000e98:	200000a4 	.word	0x200000a4
 8000e9c:	20001af0 	.word	0x20001af0

08000ea0 <myTask_1000ms>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_myTask_1000ms */
void myTask_1000ms(void *argument)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b088      	sub	sp, #32
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 1000;
 8000ea8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eac:	61fb      	str	r3, [r7, #28]

	static uint32_t counter = 0;
	uint8_t message[14] = {0};
 8000eae:	f107 0308 	add.w	r3, r7, #8
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	819a      	strh	r2, [r3, #12]

	vTaskDelay(10);
 8000ebc:	200a      	movs	r0, #10
 8000ebe:	f006 fc49 	bl	8007754 <vTaskDelay>

	lcdInit(&hi2c1, (uint8_t)0x27, (uint8_t)4, (uint8_t)20);
 8000ec2:	2314      	movs	r3, #20
 8000ec4:	2204      	movs	r2, #4
 8000ec6:	2127      	movs	r1, #39	; 0x27
 8000ec8:	481a      	ldr	r0, [pc, #104]	; (8000f34 <myTask_1000ms+0x94>)
 8000eca:	f7ff fb61 	bl	8000590 <lcdInit>

	// Print text and home position 0,0
	lcdPrintStr((uint8_t*)"Hello,", 6);
 8000ece:	2106      	movs	r1, #6
 8000ed0:	4819      	ldr	r0, [pc, #100]	; (8000f38 <myTask_1000ms+0x98>)
 8000ed2:	f7ff fd35 	bl	8000940 <lcdPrintStr>

	// Set cursor at zero position of line 3
	lcdSetCursorPosition(0, 1);
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f7ff fd05 	bl	80008e8 <lcdSetCursorPosition>

	// Print text at cursor position
	lcdPrintStr((uint8_t*)"World!", 6);
 8000ede:	2106      	movs	r1, #6
 8000ee0:	4816      	ldr	r0, [pc, #88]	; (8000f3c <myTask_1000ms+0x9c>)
 8000ee2:	f7ff fd2d 	bl	8000940 <lcdPrintStr>

	  HAL_UART_Receive_IT(&huart4, &BUFOR, 1);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	4915      	ldr	r1, [pc, #84]	; (8000f40 <myTask_1000ms+0xa0>)
 8000eea:	4816      	ldr	r0, [pc, #88]	; (8000f44 <myTask_1000ms+0xa4>)
 8000eec:	f004 fbb2 	bl	8005654 <HAL_UART_Receive_IT>

	xLastWakeTime = xTaskGetTickCount ();
 8000ef0:	f006 fd66 	bl	80079c0 <xTaskGetTickCount>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	61bb      	str	r3, [r7, #24]
  /* Infinite loop */
  for(;;)
  {
	  ++counter;
 8000ef8:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <myTask_1000ms+0xa8>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	3301      	adds	r3, #1
 8000efe:	4a12      	ldr	r2, [pc, #72]	; (8000f48 <myTask_1000ms+0xa8>)
 8000f00:	6013      	str	r3, [r2, #0]

//	  sprintf((char*)message, "%" PRIu32 "eh!", counter);
	  snprintf((char*)message, 13,"Task1: %" PRIu32, counter);
 8000f02:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <myTask_1000ms+0xa8>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f107 0008 	add.w	r0, r7, #8
 8000f0a:	4a10      	ldr	r2, [pc, #64]	; (8000f4c <myTask_1000ms+0xac>)
 8000f0c:	210d      	movs	r1, #13
 8000f0e:	f008 f8eb 	bl	80090e8 <sniprintf>
//	  itoa((int)counter, (char*)message, 10);
	  lcdSetCursorPosition(0, 0);
 8000f12:	2100      	movs	r1, #0
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff fce7 	bl	80008e8 <lcdSetCursorPosition>
	  lcdPrintStr(message, 13);
 8000f1a:	f107 0308 	add.w	r3, r7, #8
 8000f1e:	210d      	movs	r1, #13
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fd0d 	bl	8000940 <lcdPrintStr>

//	  HAL_UART_Transmit(&huart2, message, 13, 10);

	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8000f26:	f107 0318 	add.w	r3, r7, #24
 8000f2a:	69f9      	ldr	r1, [r7, #28]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f006 fb97 	bl	8007660 <vTaskDelayUntil>
	  ++counter;
 8000f32:	e7e1      	b.n	8000ef8 <myTask_1000ms+0x58>
 8000f34:	200019d4 	.word	0x200019d4
 8000f38:	08009944 	.word	0x08009944
 8000f3c:	0800994c 	.word	0x0800994c
 8000f40:	200000a4 	.word	0x200000a4
 8000f44:	20001a70 	.word	0x20001a70
 8000f48:	200000a8 	.word	0x200000a8
 8000f4c:	08009954 	.word	0x08009954

08000f50 <myTask_500ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_myTask_500ms */
void myTask_500ms(void *argument)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN myTask_500ms */

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 500;
 8000f58:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f5c:	60fb      	str	r3, [r7, #12]


	xLastWakeTime = xTaskGetTickCount ();
 8000f5e:	f006 fd2f 	bl	80079c0 <xTaskGetTickCount>
 8000f62:	4603      	mov	r3, r0
 8000f64:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f66:	2120      	movs	r1, #32
 8000f68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f6c:	f001 f80a 	bl	8001f84 <HAL_GPIO_TogglePin>

	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8000f70:	f107 0308 	add.w	r3, r7, #8
 8000f74:	68f9      	ldr	r1, [r7, #12]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f006 fb72 	bl	8007660 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f7c:	e7f3      	b.n	8000f66 <myTask_500ms+0x16>
	...

08000f80 <myTask_100ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_myTask_100ms */
void myTask_100ms(void *argument)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN myTask_100ms */

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 100;
 8000f88:	2364      	movs	r3, #100	; 0x64
 8000f8a:	61fb      	str	r3, [r7, #28]

	static uint32_t counter = 0;
	uint8_t message[14] = {0};
 8000f8c:	f107 0308 	add.w	r3, r7, #8
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	819a      	strh	r2, [r3, #12]
	vTaskDelay(1);
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f006 fbda 	bl	8007754 <vTaskDelay>

	xLastWakeTime = xTaskGetTickCount ();
 8000fa0:	f006 fd0e 	bl	80079c0 <xTaskGetTickCount>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	61bb      	str	r3, [r7, #24]
  /* Infinite loop */
  for(;;)
  {
	  ++counter;
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <myTask_100ms+0x64>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	3301      	adds	r3, #1
 8000fae:	4a0d      	ldr	r2, [pc, #52]	; (8000fe4 <myTask_100ms+0x64>)
 8000fb0:	6013      	str	r3, [r2, #0]

//	  sprintf((char*)message, "%" PRIu32 "eh!", counter);
	  snprintf((char*)message, 13, "Task2: %" PRIu32, counter);
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <myTask_100ms+0x64>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f107 0008 	add.w	r0, r7, #8
 8000fba:	4a0b      	ldr	r2, [pc, #44]	; (8000fe8 <myTask_100ms+0x68>)
 8000fbc:	210d      	movs	r1, #13
 8000fbe:	f008 f893 	bl	80090e8 <sniprintf>
//	  itoa((int)counter, (char*)message, 10);
	  lcdSetCursorPosition(0, 1);
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f7ff fc8f 	bl	80008e8 <lcdSetCursorPosition>
	  lcdPrintStr(message, 13);
 8000fca:	f107 0308 	add.w	r3, r7, #8
 8000fce:	210d      	movs	r1, #13
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fcb5 	bl	8000940 <lcdPrintStr>

	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	69f9      	ldr	r1, [r7, #28]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f006 fb3f 	bl	8007660 <vTaskDelayUntil>
	  ++counter;
 8000fe2:	e7e1      	b.n	8000fa8 <myTask_100ms+0x28>
 8000fe4:	200000ac 	.word	0x200000ac
 8000fe8:	08009960 	.word	0x08009960

08000fec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a04      	ldr	r2, [pc, #16]	; (800100c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d101      	bne.n	8001002 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ffe:	f000 fabb 	bl	8001578 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40001000 	.word	0x40001000

08001010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
	...

08001020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <HAL_MspInit+0x4c>)
 8001028:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800102a:	4a10      	ldr	r2, [pc, #64]	; (800106c <HAL_MspInit+0x4c>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6613      	str	r3, [r2, #96]	; 0x60
 8001032:	4b0e      	ldr	r3, [pc, #56]	; (800106c <HAL_MspInit+0x4c>)
 8001034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800103e:	4b0b      	ldr	r3, [pc, #44]	; (800106c <HAL_MspInit+0x4c>)
 8001040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001042:	4a0a      	ldr	r2, [pc, #40]	; (800106c <HAL_MspInit+0x4c>)
 8001044:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001048:	6593      	str	r3, [r2, #88]	; 0x58
 800104a:	4b08      	ldr	r3, [pc, #32]	; (800106c <HAL_MspInit+0x4c>)
 800104c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	210f      	movs	r1, #15
 800105a:	f06f 0001 	mvn.w	r0, #1
 800105e:	f000 fb61 	bl	8001724 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000

08001070 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	; 0x28
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
 8001086:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a49      	ldr	r2, [pc, #292]	; (80011b4 <HAL_I2C_MspInit+0x144>)
 800108e:	4293      	cmp	r3, r2
 8001090:	f040 808b 	bne.w	80011aa <HAL_I2C_MspInit+0x13a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001094:	4b48      	ldr	r3, [pc, #288]	; (80011b8 <HAL_I2C_MspInit+0x148>)
 8001096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001098:	4a47      	ldr	r2, [pc, #284]	; (80011b8 <HAL_I2C_MspInit+0x148>)
 800109a:	f043 0302 	orr.w	r3, r3, #2
 800109e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a0:	4b45      	ldr	r3, [pc, #276]	; (80011b8 <HAL_I2C_MspInit+0x148>)
 80010a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a4:	f003 0302 	and.w	r3, r3, #2
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010ac:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b2:	2312      	movs	r3, #18
 80010b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b6:	2301      	movs	r3, #1
 80010b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ba:	2303      	movs	r3, #3
 80010bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010be:	2304      	movs	r3, #4
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	4619      	mov	r1, r3
 80010c8:	483c      	ldr	r0, [pc, #240]	; (80011bc <HAL_I2C_MspInit+0x14c>)
 80010ca:	f000 fd9b 	bl	8001c04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010ce:	4b3a      	ldr	r3, [pc, #232]	; (80011b8 <HAL_I2C_MspInit+0x148>)
 80010d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d2:	4a39      	ldr	r2, [pc, #228]	; (80011b8 <HAL_I2C_MspInit+0x148>)
 80010d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010d8:	6593      	str	r3, [r2, #88]	; 0x58
 80010da:	4b37      	ldr	r3, [pc, #220]	; (80011b8 <HAL_I2C_MspInit+0x148>)
 80010dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
  
    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80010e6:	4b36      	ldr	r3, [pc, #216]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 80010e8:	4a36      	ldr	r2, [pc, #216]	; (80011c4 <HAL_I2C_MspInit+0x154>)
 80010ea:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 80010ec:	4b34      	ldr	r3, [pc, #208]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 80010ee:	2203      	movs	r2, #3
 80010f0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010f2:	4b33      	ldr	r3, [pc, #204]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 80010f4:	2210      	movs	r2, #16
 80010f6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f8:	4b31      	ldr	r3, [pc, #196]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010fe:	4b30      	ldr	r3, [pc, #192]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 8001100:	2280      	movs	r2, #128	; 0x80
 8001102:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001104:	4b2e      	ldr	r3, [pc, #184]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 8001106:	2200      	movs	r2, #0
 8001108:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800110a:	4b2d      	ldr	r3, [pc, #180]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001110:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 8001112:	2200      	movs	r2, #0
 8001114:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001116:	4b2a      	ldr	r3, [pc, #168]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 8001118:	2200      	movs	r2, #0
 800111a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800111c:	4828      	ldr	r0, [pc, #160]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 800111e:	f000 fb2b 	bl	8001778 <HAL_DMA_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <HAL_I2C_MspInit+0xbc>
    {
      Error_Handler();
 8001128:	f7ff ff72 	bl	8001010 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a24      	ldr	r2, [pc, #144]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 8001130:	639a      	str	r2, [r3, #56]	; 0x38
 8001132:	4a23      	ldr	r2, [pc, #140]	; (80011c0 <HAL_I2C_MspInit+0x150>)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA2_Channel6;
 8001138:	4b23      	ldr	r3, [pc, #140]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 800113a:	4a24      	ldr	r2, [pc, #144]	; (80011cc <HAL_I2C_MspInit+0x15c>)
 800113c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_5;
 800113e:	4b22      	ldr	r3, [pc, #136]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001140:	2205      	movs	r2, #5
 8001142:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001144:	4b20      	ldr	r3, [pc, #128]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800114a:	4b1f      	ldr	r3, [pc, #124]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 800114c:	2200      	movs	r2, #0
 800114e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001150:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001152:	2280      	movs	r2, #128	; 0x80
 8001154:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001156:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001158:	2200      	movs	r2, #0
 800115a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800115c:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 800115e:	2200      	movs	r2, #0
 8001160:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001162:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001164:	2200      	movs	r2, #0
 8001166:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001168:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 800116a:	2200      	movs	r2, #0
 800116c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800116e:	4816      	ldr	r0, [pc, #88]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001170:	f000 fb02 	bl	8001778 <HAL_DMA_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 800117a:	f7ff ff49 	bl	8001010 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a11      	ldr	r2, [pc, #68]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001182:	63da      	str	r2, [r3, #60]	; 0x3c
 8001184:	4a10      	ldr	r2, [pc, #64]	; (80011c8 <HAL_I2C_MspInit+0x158>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2105      	movs	r1, #5
 800118e:	201f      	movs	r0, #31
 8001190:	f000 fac8 	bl	8001724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001194:	201f      	movs	r0, #31
 8001196:	f000 fae1 	bl	800175c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2105      	movs	r1, #5
 800119e:	2020      	movs	r0, #32
 80011a0:	f000 fac0 	bl	8001724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80011a4:	2020      	movs	r0, #32
 80011a6:	f000 fad9 	bl	800175c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40005400 	.word	0x40005400
 80011b8:	40021000 	.word	0x40021000
 80011bc:	48000400 	.word	0x48000400
 80011c0:	2000198c 	.word	0x2000198c
 80011c4:	4002006c 	.word	0x4002006c
 80011c8:	20001a28 	.word	0x20001a28
 80011cc:	4002046c 	.word	0x4002046c

080011d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08c      	sub	sp, #48	; 0x30
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a33      	ldr	r2, [pc, #204]	; (80012bc <HAL_UART_MspInit+0xec>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d131      	bne.n	8001256 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80011f2:	4b33      	ldr	r3, [pc, #204]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 80011f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f6:	4a32      	ldr	r2, [pc, #200]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 80011f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011fc:	6593      	str	r3, [r2, #88]	; 0x58
 80011fe:	4b30      	ldr	r3, [pc, #192]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001202:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001206:	61bb      	str	r3, [r7, #24]
 8001208:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	4b2d      	ldr	r3, [pc, #180]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	4a2c      	ldr	r2, [pc, #176]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	617b      	str	r3, [r7, #20]
 8001220:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration    
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001222:	2303      	movs	r3, #3
 8001224:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122e:	2303      	movs	r3, #3
 8001230:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001232:	2308      	movs	r3, #8
 8001234:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	4619      	mov	r1, r3
 800123c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001240:	f000 fce0 	bl	8001c04 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001244:	2200      	movs	r2, #0
 8001246:	2105      	movs	r1, #5
 8001248:	2034      	movs	r0, #52	; 0x34
 800124a:	f000 fa6b 	bl	8001724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800124e:	2034      	movs	r0, #52	; 0x34
 8001250:	f000 fa84 	bl	800175c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001254:	e02d      	b.n	80012b2 <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART2)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a1a      	ldr	r2, [pc, #104]	; (80012c4 <HAL_UART_MspInit+0xf4>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d128      	bne.n	80012b2 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001260:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 8001262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001264:	4a16      	ldr	r2, [pc, #88]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 8001266:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800126a:	6593      	str	r3, [r2, #88]	; 0x58
 800126c:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 800126e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001278:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 800127a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127c:	4a10      	ldr	r2, [pc, #64]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001284:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <HAL_UART_MspInit+0xf0>)
 8001286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001290:	230c      	movs	r3, #12
 8001292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001294:	2302      	movs	r3, #2
 8001296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a0:	2307      	movs	r3, #7
 80012a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	4619      	mov	r1, r3
 80012aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ae:	f000 fca9 	bl	8001c04 <HAL_GPIO_Init>
}
 80012b2:	bf00      	nop
 80012b4:	3730      	adds	r7, #48	; 0x30
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40004c00 	.word	0x40004c00
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40004400 	.word	0x40004400

080012c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08c      	sub	sp, #48	; 0x30
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80012d8:	2200      	movs	r2, #0
 80012da:	6879      	ldr	r1, [r7, #4]
 80012dc:	2036      	movs	r0, #54	; 0x36
 80012de:	f000 fa21 	bl	8001724 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80012e2:	2036      	movs	r0, #54	; 0x36
 80012e4:	f000 fa3a 	bl	800175c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012e8:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <HAL_InitTick+0x9c>)
 80012ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ec:	4a1d      	ldr	r2, [pc, #116]	; (8001364 <HAL_InitTick+0x9c>)
 80012ee:	f043 0310 	orr.w	r3, r3, #16
 80012f2:	6593      	str	r3, [r2, #88]	; 0x58
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <HAL_InitTick+0x9c>)
 80012f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f8:	f003 0310 	and.w	r3, r3, #16
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001300:	f107 0210 	add.w	r2, r7, #16
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	4611      	mov	r1, r2
 800130a:	4618      	mov	r0, r3
 800130c:	f003 f91e 	bl	800454c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001310:	f003 f8f0 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 8001314:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001318:	4a13      	ldr	r2, [pc, #76]	; (8001368 <HAL_InitTick+0xa0>)
 800131a:	fba2 2303 	umull	r2, r3, r2, r3
 800131e:	0c9b      	lsrs	r3, r3, #18
 8001320:	3b01      	subs	r3, #1
 8001322:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001324:	4b11      	ldr	r3, [pc, #68]	; (800136c <HAL_InitTick+0xa4>)
 8001326:	4a12      	ldr	r2, [pc, #72]	; (8001370 <HAL_InitTick+0xa8>)
 8001328:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <HAL_InitTick+0xa4>)
 800132c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001330:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001332:	4a0e      	ldr	r2, [pc, #56]	; (800136c <HAL_InitTick+0xa4>)
 8001334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001336:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001338:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_InitTick+0xa4>)
 800133a:	2200      	movs	r2, #0
 800133c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <HAL_InitTick+0xa4>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001344:	4809      	ldr	r0, [pc, #36]	; (800136c <HAL_InitTick+0xa4>)
 8001346:	f003 fe43 	bl	8004fd0 <HAL_TIM_Base_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d104      	bne.n	800135a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001350:	4806      	ldr	r0, [pc, #24]	; (800136c <HAL_InitTick+0xa4>)
 8001352:	f003 fe73 	bl	800503c <HAL_TIM_Base_Start_IT>
 8001356:	4603      	mov	r3, r0
 8001358:	e000      	b.n	800135c <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
}
 800135c:	4618      	mov	r0, r3
 800135e:	3730      	adds	r7, #48	; 0x30
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40021000 	.word	0x40021000
 8001368:	431bde83 	.word	0x431bde83
 800136c:	20001b74 	.word	0x20001b74
 8001370:	40001000 	.word	0x40001000

08001374 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001386:	e7fe      	b.n	8001386 <HardFault_Handler+0x4>

08001388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800138c:	e7fe      	b.n	800138c <MemManage_Handler+0x4>

0800138e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001392:	e7fe      	b.n	8001392 <BusFault_Handler+0x4>

08001394 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001398:	e7fe      	b.n	8001398 <UsageFault_Handler+0x4>

0800139a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80013ac:	4802      	ldr	r0, [pc, #8]	; (80013b8 <DMA1_Channel6_IRQHandler+0x10>)
 80013ae:	f000 fb3c 	bl	8001a2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	2000198c 	.word	0x2000198c

080013bc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80013c0:	4802      	ldr	r0, [pc, #8]	; (80013cc <I2C1_EV_IRQHandler+0x10>)
 80013c2:	f000 ff77 	bl	80022b4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200019d4 	.word	0x200019d4

080013d0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80013d4:	4802      	ldr	r0, [pc, #8]	; (80013e0 <I2C1_ER_IRQHandler+0x10>)
 80013d6:	f000 ff87 	bl	80022e8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200019d4 	.word	0x200019d4

080013e4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80013e8:	4802      	ldr	r0, [pc, #8]	; (80013f4 <UART4_IRQHandler+0x10>)
 80013ea:	f004 f9d5 	bl	8005798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20001a70 	.word	0x20001a70

080013f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013fc:	4802      	ldr	r0, [pc, #8]	; (8001408 <TIM6_DAC_IRQHandler+0x10>)
 80013fe:	f003 fe47 	bl	8005090 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20001b74 	.word	0x20001b74

0800140c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001410:	4802      	ldr	r0, [pc, #8]	; (800141c <DMA2_Channel6_IRQHandler+0x10>)
 8001412:	f000 fb0a 	bl	8001a2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20001a28 	.word	0x20001a28

08001420 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <_sbrk+0x50>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d102      	bne.n	8001436 <_sbrk+0x16>
		heap_end = &end;
 8001430:	4b0f      	ldr	r3, [pc, #60]	; (8001470 <_sbrk+0x50>)
 8001432:	4a10      	ldr	r2, [pc, #64]	; (8001474 <_sbrk+0x54>)
 8001434:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001436:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <_sbrk+0x50>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800143c:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <_sbrk+0x50>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4413      	add	r3, r2
 8001444:	466a      	mov	r2, sp
 8001446:	4293      	cmp	r3, r2
 8001448:	d907      	bls.n	800145a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800144a:	f007 fe0f 	bl	800906c <__errno>
 800144e:	4602      	mov	r2, r0
 8001450:	230c      	movs	r3, #12
 8001452:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001454:	f04f 33ff 	mov.w	r3, #4294967295
 8001458:	e006      	b.n	8001468 <_sbrk+0x48>
	}

	heap_end += incr;
 800145a:	4b05      	ldr	r3, [pc, #20]	; (8001470 <_sbrk+0x50>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	4a03      	ldr	r2, [pc, #12]	; (8001470 <_sbrk+0x50>)
 8001464:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001466:	68fb      	ldr	r3, [r7, #12]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	200000b0 	.word	0x200000b0
 8001474:	20001c00 	.word	0x20001c00

08001478 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800147c:	4b17      	ldr	r3, [pc, #92]	; (80014dc <SystemInit+0x64>)
 800147e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001482:	4a16      	ldr	r2, [pc, #88]	; (80014dc <SystemInit+0x64>)
 8001484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800148c:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <SystemInit+0x68>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a13      	ldr	r2, [pc, #76]	; (80014e0 <SystemInit+0x68>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <SystemInit+0x68>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800149e:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <SystemInit+0x68>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a0f      	ldr	r2, [pc, #60]	; (80014e0 <SystemInit+0x68>)
 80014a4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80014a8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80014ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80014ae:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <SystemInit+0x68>)
 80014b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014b4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014b6:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <SystemInit+0x68>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a09      	ldr	r2, [pc, #36]	; (80014e0 <SystemInit+0x68>)
 80014bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014c0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80014c2:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <SystemInit+0x68>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014c8:	4b04      	ldr	r3, [pc, #16]	; (80014dc <SystemInit+0x64>)
 80014ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014ce:	609a      	str	r2, [r3, #8]
#endif
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000ed00 	.word	0xe000ed00
 80014e0:	40021000 	.word	0x40021000

080014e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800151c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80014e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80014ea:	e003      	b.n	80014f4 <LoopCopyDataInit>

080014ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80014ec:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80014ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80014f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80014f2:	3104      	adds	r1, #4

080014f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80014f4:	480b      	ldr	r0, [pc, #44]	; (8001524 <LoopForever+0xa>)
	ldr	r3, =_edata
 80014f6:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <LoopForever+0xe>)
	adds	r2, r0, r1
 80014f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80014fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80014fc:	d3f6      	bcc.n	80014ec <CopyDataInit>
	ldr	r2, =_sbss
 80014fe:	4a0b      	ldr	r2, [pc, #44]	; (800152c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001500:	e002      	b.n	8001508 <LoopFillZerobss>

08001502 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001502:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001504:	f842 3b04 	str.w	r3, [r2], #4

08001508 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <LoopForever+0x16>)
	cmp	r2, r3
 800150a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800150c:	d3f9      	bcc.n	8001502 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800150e:	f7ff ffb3 	bl	8001478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001512:	f007 fdb1 	bl	8009078 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001516:	f7ff fab1 	bl	8000a7c <main>

0800151a <LoopForever>:

LoopForever:
    b LoopForever
 800151a:	e7fe      	b.n	800151a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800151c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001520:	08009a80 	.word	0x08009a80
	ldr	r0, =_sdata
 8001524:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001528:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 800152c:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001530:	20001bfc 	.word	0x20001bfc

08001534 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001534:	e7fe      	b.n	8001534 <ADC1_2_IRQHandler>
	...

08001538 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800153e:	2300      	movs	r3, #0
 8001540:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <HAL_Init+0x3c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a0b      	ldr	r2, [pc, #44]	; (8001574 <HAL_Init+0x3c>)
 8001548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800154c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800154e:	2003      	movs	r0, #3
 8001550:	f000 f8dd 	bl	800170e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001554:	2000      	movs	r0, #0
 8001556:	f7ff feb7 	bl	80012c8 <HAL_InitTick>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d002      	beq.n	8001566 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	71fb      	strb	r3, [r7, #7]
 8001564:	e001      	b.n	800156a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001566:	f7ff fd5b 	bl	8001020 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800156a:	79fb      	ldrb	r3, [r7, #7]
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40022000 	.word	0x40022000

08001578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <HAL_IncTick+0x1c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <HAL_IncTick+0x20>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4413      	add	r3, r2
 8001586:	4a03      	ldr	r2, [pc, #12]	; (8001594 <HAL_IncTick+0x1c>)
 8001588:	6013      	str	r3, [r2, #0]
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	20001bb4 	.word	0x20001bb4
 8001598:	20000008 	.word	0x20000008

0800159c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return uwTick;
 80015a0:	4b03      	ldr	r3, [pc, #12]	; (80015b0 <HAL_GetTick+0x14>)
 80015a2:	681b      	ldr	r3, [r3, #0]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	20001bb4 	.word	0x20001bb4

080015b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c4:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015d0:	4013      	ands	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015e6:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	60d3      	str	r3, [r2, #12]
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001600:	4b04      	ldr	r3, [pc, #16]	; (8001614 <__NVIC_GetPriorityGrouping+0x18>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	0a1b      	lsrs	r3, r3, #8
 8001606:	f003 0307 	and.w	r3, r3, #7
}
 800160a:	4618      	mov	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	e000ed00 	.word	0xe000ed00

08001618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	2b00      	cmp	r3, #0
 8001628:	db0b      	blt.n	8001642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	f003 021f 	and.w	r2, r3, #31
 8001630:	4907      	ldr	r1, [pc, #28]	; (8001650 <__NVIC_EnableIRQ+0x38>)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	2001      	movs	r0, #1
 800163a:	fa00 f202 	lsl.w	r2, r0, r2
 800163e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	e000e100 	.word	0xe000e100

08001654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	6039      	str	r1, [r7, #0]
 800165e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001664:	2b00      	cmp	r3, #0
 8001666:	db0a      	blt.n	800167e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	b2da      	uxtb	r2, r3
 800166c:	490c      	ldr	r1, [pc, #48]	; (80016a0 <__NVIC_SetPriority+0x4c>)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	0112      	lsls	r2, r2, #4
 8001674:	b2d2      	uxtb	r2, r2
 8001676:	440b      	add	r3, r1
 8001678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800167c:	e00a      	b.n	8001694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	b2da      	uxtb	r2, r3
 8001682:	4908      	ldr	r1, [pc, #32]	; (80016a4 <__NVIC_SetPriority+0x50>)
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	f003 030f 	and.w	r3, r3, #15
 800168a:	3b04      	subs	r3, #4
 800168c:	0112      	lsls	r2, r2, #4
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	440b      	add	r3, r1
 8001692:	761a      	strb	r2, [r3, #24]
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000e100 	.word	0xe000e100
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b089      	sub	sp, #36	; 0x24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	f1c3 0307 	rsb	r3, r3, #7
 80016c2:	2b04      	cmp	r3, #4
 80016c4:	bf28      	it	cs
 80016c6:	2304      	movcs	r3, #4
 80016c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	3304      	adds	r3, #4
 80016ce:	2b06      	cmp	r3, #6
 80016d0:	d902      	bls.n	80016d8 <NVIC_EncodePriority+0x30>
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3b03      	subs	r3, #3
 80016d6:	e000      	b.n	80016da <NVIC_EncodePriority+0x32>
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	f04f 32ff 	mov.w	r2, #4294967295
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43da      	mvns	r2, r3
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	401a      	ands	r2, r3
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f0:	f04f 31ff 	mov.w	r1, #4294967295
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	fa01 f303 	lsl.w	r3, r1, r3
 80016fa:	43d9      	mvns	r1, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001700:	4313      	orrs	r3, r2
         );
}
 8001702:	4618      	mov	r0, r3
 8001704:	3724      	adds	r7, #36	; 0x24
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f7ff ff4c 	bl	80015b4 <__NVIC_SetPriorityGrouping>
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
 8001730:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001736:	f7ff ff61 	bl	80015fc <__NVIC_GetPriorityGrouping>
 800173a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	68b9      	ldr	r1, [r7, #8]
 8001740:	6978      	ldr	r0, [r7, #20]
 8001742:	f7ff ffb1 	bl	80016a8 <NVIC_EncodePriority>
 8001746:	4602      	mov	r2, r0
 8001748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174c:	4611      	mov	r1, r2
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff ff80 	bl	8001654 <__NVIC_SetPriority>
}
 8001754:	bf00      	nop
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff54 	bl	8001618 <__NVIC_EnableIRQ>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d101      	bne.n	800178a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e098      	b.n	80018bc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	4b4d      	ldr	r3, [pc, #308]	; (80018c8 <HAL_DMA_Init+0x150>)
 8001792:	429a      	cmp	r2, r3
 8001794:	d80f      	bhi.n	80017b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	4b4b      	ldr	r3, [pc, #300]	; (80018cc <HAL_DMA_Init+0x154>)
 800179e:	4413      	add	r3, r2
 80017a0:	4a4b      	ldr	r2, [pc, #300]	; (80018d0 <HAL_DMA_Init+0x158>)
 80017a2:	fba2 2303 	umull	r2, r3, r2, r3
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	009a      	lsls	r2, r3, #2
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a48      	ldr	r2, [pc, #288]	; (80018d4 <HAL_DMA_Init+0x15c>)
 80017b2:	641a      	str	r2, [r3, #64]	; 0x40
 80017b4:	e00e      	b.n	80017d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	461a      	mov	r2, r3
 80017bc:	4b46      	ldr	r3, [pc, #280]	; (80018d8 <HAL_DMA_Init+0x160>)
 80017be:	4413      	add	r3, r2
 80017c0:	4a43      	ldr	r2, [pc, #268]	; (80018d0 <HAL_DMA_Init+0x158>)
 80017c2:	fba2 2303 	umull	r2, r3, r2, r3
 80017c6:	091b      	lsrs	r3, r3, #4
 80017c8:	009a      	lsls	r2, r3, #2
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a42      	ldr	r2, [pc, #264]	; (80018dc <HAL_DMA_Init+0x164>)
 80017d2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2202      	movs	r2, #2
 80017d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80017ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80017f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	691b      	ldr	r3, [r3, #16]
 80017fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001804:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001810:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a1b      	ldr	r3, [r3, #32]
 8001816:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	4313      	orrs	r3, r2
 800181c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800182e:	d039      	beq.n	80018a4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001834:	4a27      	ldr	r2, [pc, #156]	; (80018d4 <HAL_DMA_Init+0x15c>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d11a      	bne.n	8001870 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800183a:	4b29      	ldr	r3, [pc, #164]	; (80018e0 <HAL_DMA_Init+0x168>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001842:	f003 031c 	and.w	r3, r3, #28
 8001846:	210f      	movs	r1, #15
 8001848:	fa01 f303 	lsl.w	r3, r1, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	4924      	ldr	r1, [pc, #144]	; (80018e0 <HAL_DMA_Init+0x168>)
 8001850:	4013      	ands	r3, r2
 8001852:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001854:	4b22      	ldr	r3, [pc, #136]	; (80018e0 <HAL_DMA_Init+0x168>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6859      	ldr	r1, [r3, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001860:	f003 031c 	and.w	r3, r3, #28
 8001864:	fa01 f303 	lsl.w	r3, r1, r3
 8001868:	491d      	ldr	r1, [pc, #116]	; (80018e0 <HAL_DMA_Init+0x168>)
 800186a:	4313      	orrs	r3, r2
 800186c:	600b      	str	r3, [r1, #0]
 800186e:	e019      	b.n	80018a4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001870:	4b1c      	ldr	r3, [pc, #112]	; (80018e4 <HAL_DMA_Init+0x16c>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001878:	f003 031c 	and.w	r3, r3, #28
 800187c:	210f      	movs	r1, #15
 800187e:	fa01 f303 	lsl.w	r3, r1, r3
 8001882:	43db      	mvns	r3, r3
 8001884:	4917      	ldr	r1, [pc, #92]	; (80018e4 <HAL_DMA_Init+0x16c>)
 8001886:	4013      	ands	r3, r2
 8001888:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800188a:	4b16      	ldr	r3, [pc, #88]	; (80018e4 <HAL_DMA_Init+0x16c>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6859      	ldr	r1, [r3, #4]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	f003 031c 	and.w	r3, r3, #28
 800189a:	fa01 f303 	lsl.w	r3, r1, r3
 800189e:	4911      	ldr	r1, [pc, #68]	; (80018e4 <HAL_DMA_Init+0x16c>)
 80018a0:	4313      	orrs	r3, r2
 80018a2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	40020407 	.word	0x40020407
 80018cc:	bffdfff8 	.word	0xbffdfff8
 80018d0:	cccccccd 	.word	0xcccccccd
 80018d4:	40020000 	.word	0x40020000
 80018d8:	bffdfbf8 	.word	0xbffdfbf8
 80018dc:	40020400 	.word	0x40020400
 80018e0:	400200a8 	.word	0x400200a8
 80018e4:	400204a8 	.word	0x400204a8

080018e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
 80018f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001900:	2b01      	cmp	r3, #1
 8001902:	d101      	bne.n	8001908 <HAL_DMA_Start_IT+0x20>
 8001904:	2302      	movs	r3, #2
 8001906:	e04b      	b.n	80019a0 <HAL_DMA_Start_IT+0xb8>
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2b01      	cmp	r3, #1
 800191a:	d13a      	bne.n	8001992 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2202      	movs	r2, #2
 8001920:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2200      	movs	r2, #0
 8001928:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f022 0201 	bic.w	r2, r2, #1
 8001938:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	68b9      	ldr	r1, [r7, #8]
 8001940:	68f8      	ldr	r0, [r7, #12]
 8001942:	f000 f92f 	bl	8001ba4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	2b00      	cmp	r3, #0
 800194c:	d008      	beq.n	8001960 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f042 020e 	orr.w	r2, r2, #14
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	e00f      	b.n	8001980 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 0204 	bic.w	r2, r2, #4
 800196e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f042 020a 	orr.w	r2, r2, #10
 800197e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0201 	orr.w	r2, r2, #1
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	e005      	b.n	800199e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800199a:	2302      	movs	r3, #2
 800199c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800199e:	7dfb      	ldrb	r3, [r7, #23]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019b0:	2300      	movs	r3, #0
 80019b2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d005      	beq.n	80019cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2204      	movs	r2, #4
 80019c4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	73fb      	strb	r3, [r7, #15]
 80019ca:	e029      	b.n	8001a20 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 020e 	bic.w	r2, r2, #14
 80019da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f022 0201 	bic.w	r2, r2, #1
 80019ea:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f0:	f003 021c 	and.w	r2, r3, #28
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f8:	2101      	movs	r1, #1
 80019fa:	fa01 f202 	lsl.w	r2, r1, r2
 80019fe:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	4798      	blx	r3
    }
  }
  return status;
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b084      	sub	sp, #16
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	f003 031c 	and.w	r3, r3, #28
 8001a4a:	2204      	movs	r2, #4
 8001a4c:	409a      	lsls	r2, r3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	4013      	ands	r3, r2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d026      	beq.n	8001aa4 <HAL_DMA_IRQHandler+0x7a>
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d021      	beq.n	8001aa4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0320 	and.w	r3, r3, #32
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d107      	bne.n	8001a7e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f022 0204 	bic.w	r2, r2, #4
 8001a7c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a82:	f003 021c 	and.w	r2, r3, #28
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	2104      	movs	r1, #4
 8001a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a90:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d071      	beq.n	8001b7e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001aa2:	e06c      	b.n	8001b7e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa8:	f003 031c 	and.w	r3, r3, #28
 8001aac:	2202      	movs	r2, #2
 8001aae:	409a      	lsls	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d02e      	beq.n	8001b16 <HAL_DMA_IRQHandler+0xec>
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d029      	beq.n	8001b16 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0320 	and.w	r3, r3, #32
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d10b      	bne.n	8001ae8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 020a 	bic.w	r2, r2, #10
 8001ade:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aec:	f003 021c 	and.w	r2, r3, #28
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	2102      	movs	r1, #2
 8001af6:	fa01 f202 	lsl.w	r2, r1, r2
 8001afa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d038      	beq.n	8001b7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001b14:	e033      	b.n	8001b7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1a:	f003 031c 	and.w	r3, r3, #28
 8001b1e:	2208      	movs	r2, #8
 8001b20:	409a      	lsls	r2, r3
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	4013      	ands	r3, r2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d02a      	beq.n	8001b80 <HAL_DMA_IRQHandler+0x156>
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d025      	beq.n	8001b80 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f022 020e 	bic.w	r2, r2, #14
 8001b42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b48:	f003 021c 	and.w	r2, r3, #28
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b50:	2101      	movs	r1, #1
 8001b52:	fa01 f202 	lsl.w	r2, r1, r2
 8001b56:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2201      	movs	r2, #1
 8001b62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d004      	beq.n	8001b80 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b7e:	bf00      	nop
 8001b80:	bf00      	nop
}
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b96:	b2db      	uxtb	r3, r3
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
 8001bb0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f003 021c 	and.w	r2, r3, #28
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	2b10      	cmp	r3, #16
 8001bd4:	d108      	bne.n	8001be8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001be6:	e007      	b.n	8001bf8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	68ba      	ldr	r2, [r7, #8]
 8001bee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	60da      	str	r2, [r3, #12]
}
 8001bf8:	bf00      	nop
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c12:	e17f      	b.n	8001f14 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2101      	movs	r1, #1
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c20:	4013      	ands	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 8171 	beq.w	8001f0e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d00b      	beq.n	8001c4c <HAL_GPIO_Init+0x48>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d007      	beq.n	8001c4c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c40:	2b11      	cmp	r3, #17
 8001c42:	d003      	beq.n	8001c4c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b12      	cmp	r3, #18
 8001c4a:	d130      	bne.n	8001cae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	2203      	movs	r2, #3
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	4013      	ands	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	68da      	ldr	r2, [r3, #12]
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c82:	2201      	movs	r2, #1
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	091b      	lsrs	r3, r3, #4
 8001c98:	f003 0201 	and.w	r2, r3, #1
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b03      	cmp	r3, #3
 8001cb8:	d118      	bne.n	8001cec <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	08db      	lsrs	r3, r3, #3
 8001cd6:	f003 0201 	and.w	r2, r3, #1
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	2203      	movs	r2, #3
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	4013      	ands	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d003      	beq.n	8001d2c <HAL_GPIO_Init+0x128>
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b12      	cmp	r3, #18
 8001d2a:	d123      	bne.n	8001d74 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	08da      	lsrs	r2, r3, #3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3208      	adds	r2, #8
 8001d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	220f      	movs	r2, #15
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	691a      	ldr	r2, [r3, #16]
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3208      	adds	r2, #8
 8001d6e:	6939      	ldr	r1, [r7, #16]
 8001d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	2203      	movs	r2, #3
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0203 	and.w	r2, r3, #3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f000 80ac 	beq.w	8001f0e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	4b5e      	ldr	r3, [pc, #376]	; (8001f30 <HAL_GPIO_Init+0x32c>)
 8001db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dba:	4a5d      	ldr	r2, [pc, #372]	; (8001f30 <HAL_GPIO_Init+0x32c>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6613      	str	r3, [r2, #96]	; 0x60
 8001dc2:	4b5b      	ldr	r3, [pc, #364]	; (8001f30 <HAL_GPIO_Init+0x32c>)
 8001dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001dce:	4a59      	ldr	r2, [pc, #356]	; (8001f34 <HAL_GPIO_Init+0x330>)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	089b      	lsrs	r3, r3, #2
 8001dd4:	3302      	adds	r3, #2
 8001dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dda:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	220f      	movs	r2, #15
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4013      	ands	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001df8:	d025      	beq.n	8001e46 <HAL_GPIO_Init+0x242>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a4e      	ldr	r2, [pc, #312]	; (8001f38 <HAL_GPIO_Init+0x334>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d01f      	beq.n	8001e42 <HAL_GPIO_Init+0x23e>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a4d      	ldr	r2, [pc, #308]	; (8001f3c <HAL_GPIO_Init+0x338>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d019      	beq.n	8001e3e <HAL_GPIO_Init+0x23a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a4c      	ldr	r2, [pc, #304]	; (8001f40 <HAL_GPIO_Init+0x33c>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d013      	beq.n	8001e3a <HAL_GPIO_Init+0x236>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a4b      	ldr	r2, [pc, #300]	; (8001f44 <HAL_GPIO_Init+0x340>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d00d      	beq.n	8001e36 <HAL_GPIO_Init+0x232>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a4a      	ldr	r2, [pc, #296]	; (8001f48 <HAL_GPIO_Init+0x344>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d007      	beq.n	8001e32 <HAL_GPIO_Init+0x22e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a49      	ldr	r2, [pc, #292]	; (8001f4c <HAL_GPIO_Init+0x348>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d101      	bne.n	8001e2e <HAL_GPIO_Init+0x22a>
 8001e2a:	2306      	movs	r3, #6
 8001e2c:	e00c      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e2e:	2307      	movs	r3, #7
 8001e30:	e00a      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e32:	2305      	movs	r3, #5
 8001e34:	e008      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e36:	2304      	movs	r3, #4
 8001e38:	e006      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e004      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e3e:	2302      	movs	r3, #2
 8001e40:	e002      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e42:	2301      	movs	r3, #1
 8001e44:	e000      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e46:	2300      	movs	r3, #0
 8001e48:	697a      	ldr	r2, [r7, #20]
 8001e4a:	f002 0203 	and.w	r2, r2, #3
 8001e4e:	0092      	lsls	r2, r2, #2
 8001e50:	4093      	lsls	r3, r2
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e58:	4936      	ldr	r1, [pc, #216]	; (8001f34 <HAL_GPIO_Init+0x330>)
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	089b      	lsrs	r3, r3, #2
 8001e5e:	3302      	adds	r3, #2
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e66:	4b3a      	ldr	r3, [pc, #232]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4013      	ands	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e8a:	4a31      	ldr	r2, [pc, #196]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001e90:	4b2f      	ldr	r3, [pc, #188]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001eb4:	4a26      	ldr	r2, [pc, #152]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001eba:	4b25      	ldr	r3, [pc, #148]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ede:	4a1c      	ldr	r2, [pc, #112]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ee4:	4b1a      	ldr	r3, [pc, #104]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d003      	beq.n	8001f08 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f08:	4a11      	ldr	r2, [pc, #68]	; (8001f50 <HAL_GPIO_Init+0x34c>)
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	3301      	adds	r3, #1
 8001f12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f47f ae78 	bne.w	8001c14 <HAL_GPIO_Init+0x10>
  }
}
 8001f24:	bf00      	nop
 8001f26:	371c      	adds	r7, #28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40010000 	.word	0x40010000
 8001f38:	48000400 	.word	0x48000400
 8001f3c:	48000800 	.word	0x48000800
 8001f40:	48000c00 	.word	0x48000c00
 8001f44:	48001000 	.word	0x48001000
 8001f48:	48001400 	.word	0x48001400
 8001f4c:	48001800 	.word	0x48001800
 8001f50:	40010400 	.word	0x40010400

08001f54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	807b      	strh	r3, [r7, #2]
 8001f60:	4613      	mov	r3, r2
 8001f62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f64:	787b      	ldrb	r3, [r7, #1]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f6a:	887a      	ldrh	r2, [r7, #2]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f70:	e002      	b.n	8001f78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f72:	887a      	ldrh	r2, [r7, #2]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	695a      	ldr	r2, [r3, #20]
 8001f94:	887b      	ldrh	r3, [r7, #2]
 8001f96:	4013      	ands	r3, r2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f9c:	887a      	ldrh	r2, [r7, #2]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001fa2:	e002      	b.n	8001faa <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fa4:	887a      	ldrh	r2, [r7, #2]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	619a      	str	r2, [r3, #24]
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b082      	sub	sp, #8
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d101      	bne.n	8001fc8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e081      	b.n	80020cc <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d106      	bne.n	8001fe2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff f847 	bl	8001070 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2224      	movs	r2, #36	; 0x24
 8001fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f022 0201 	bic.w	r2, r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002006:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002016:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d107      	bne.n	8002030 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	e006      	b.n	800203e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800203c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d104      	bne.n	8002050 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800204e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800205e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002062:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68da      	ldr	r2, [r3, #12]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002072:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691a      	ldr	r2, [r3, #16]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	695b      	ldr	r3, [r3, #20]
 800207c:	ea42 0103 	orr.w	r1, r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	021a      	lsls	r2, r3, #8
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	69d9      	ldr	r1, [r3, #28]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a1a      	ldr	r2, [r3, #32]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	430a      	orrs	r2, r1
 800209c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f042 0201 	orr.w	r2, r2, #1
 80020ac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2220      	movs	r2, #32
 80020b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b088      	sub	sp, #32
 80020d8:	af02      	add	r7, sp, #8
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	607a      	str	r2, [r7, #4]
 80020de:	461a      	mov	r2, r3
 80020e0:	460b      	mov	r3, r1
 80020e2:	817b      	strh	r3, [r7, #10]
 80020e4:	4613      	mov	r3, r2
 80020e6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b20      	cmp	r3, #32
 80020f2:	f040 80cd 	bne.w	8002290 <HAL_I2C_Master_Transmit_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002104:	d101      	bne.n	800210a <HAL_I2C_Master_Transmit_DMA+0x36>
    {
      return HAL_BUSY;
 8002106:	2302      	movs	r3, #2
 8002108:	e0c3      	b.n	8002292 <HAL_I2C_Master_Transmit_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002110:	2b01      	cmp	r3, #1
 8002112:	d101      	bne.n	8002118 <HAL_I2C_Master_Transmit_DMA+0x44>
 8002114:	2302      	movs	r3, #2
 8002116:	e0bc      	b.n	8002292 <HAL_I2C_Master_Transmit_DMA+0x1be>
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2221      	movs	r2, #33	; 0x21
 8002124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2210      	movs	r2, #16
 800212c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	893a      	ldrh	r2, [r7, #8]
 8002140:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	4a55      	ldr	r2, [pc, #340]	; (800229c <HAL_I2C_Master_Transmit_DMA+0x1c8>)
 8002146:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4a55      	ldr	r2, [pc, #340]	; (80022a0 <HAL_I2C_Master_Transmit_DMA+0x1cc>)
 800214c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002152:	b29b      	uxth	r3, r3
 8002154:	2bff      	cmp	r3, #255	; 0xff
 8002156:	d906      	bls.n	8002166 <HAL_I2C_Master_Transmit_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	22ff      	movs	r2, #255	; 0xff
 800215c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800215e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002162:	617b      	str	r3, [r7, #20]
 8002164:	e007      	b.n	8002176 <HAL_I2C_Master_Transmit_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800216a:	b29a      	uxth	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002170:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002174:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217a:	2b00      	cmp	r3, #0
 800217c:	d070      	beq.n	8002260 <HAL_I2C_Master_Transmit_DMA+0x18c>
    {
      if (hi2c->hdmatx != NULL)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002182:	2b00      	cmp	r3, #0
 8002184:	d020      	beq.n	80021c8 <HAL_I2C_Master_Transmit_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218a:	4a46      	ldr	r2, [pc, #280]	; (80022a4 <HAL_I2C_Master_Transmit_DMA+0x1d0>)
 800218c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002192:	4a45      	ldr	r2, [pc, #276]	; (80022a8 <HAL_I2C_Master_Transmit_DMA+0x1d4>)
 8002194:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219a:	2200      	movs	r2, #0
 800219c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021a2:	2200      	movs	r2, #0
 80021a4:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	3328      	adds	r3, #40	; 0x28
 80021b2:	461a      	mov	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b8:	f7ff fb96 	bl	80018e8 <HAL_DMA_Start_IT>
 80021bc:	4603      	mov	r3, r0
 80021be:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80021c0:	7cfb      	ldrb	r3, [r7, #19]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d138      	bne.n	8002238 <HAL_I2C_Master_Transmit_DMA+0x164>
 80021c6:	e013      	b.n	80021f0 <HAL_I2C_Master_Transmit_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2220      	movs	r2, #32
 80021cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021dc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e050      	b.n	8002292 <HAL_I2C_Master_Transmit_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	8979      	ldrh	r1, [r7, #10]
 80021f8:	4b2c      	ldr	r3, [pc, #176]	; (80022ac <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	68f8      	ldr	r0, [r7, #12]
 8002200:	f001 fa2e 	bl	8003660 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002208:	b29a      	uxth	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	b29a      	uxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800221e:	2110      	movs	r1, #16
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f001 fa4b 	bl	80036bc <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	e029      	b.n	800228c <HAL_I2C_Master_Transmit_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2220      	movs	r2, #32
 800223c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2200      	movs	r2, #0
 8002244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224c:	f043 0210 	orr.w	r2, r3, #16
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e018      	b.n	8002292 <HAL_I2C_Master_Transmit_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <HAL_I2C_Master_Transmit_DMA+0x1dc>)
 8002264:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800226a:	b2da      	uxtb	r2, r3
 800226c:	8979      	ldrh	r1, [r7, #10]
 800226e:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f001 f9f2 	bl	8003660 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002284:	2101      	movs	r1, #1
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f001 fa18 	bl	80036bc <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	e000      	b.n	8002292 <HAL_I2C_Master_Transmit_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8002290:	2302      	movs	r3, #2
  }
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	ffff0000 	.word	0xffff0000
 80022a0:	080028ef 	.word	0x080028ef
 80022a4:	0800355f 	.word	0x0800355f
 80022a8:	080035f5 	.word	0x080035f5
 80022ac:	80002000 	.word	0x80002000
 80022b0:	08002497 	.word	0x08002497

080022b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d005      	beq.n	80022e0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	68f9      	ldr	r1, [r7, #12]
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	4798      	blx	r3
  }
}
 80022e0:	bf00      	nop
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	0a1b      	lsrs	r3, r3, #8
 8002304:	f003 0301 	and.w	r3, r3, #1
 8002308:	2b00      	cmp	r3, #0
 800230a:	d010      	beq.n	800232e <HAL_I2C_ER_IRQHandler+0x46>
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	09db      	lsrs	r3, r3, #7
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00a      	beq.n	800232e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231c:	f043 0201 	orr.w	r2, r3, #1
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f44f 7280 	mov.w	r2, #256	; 0x100
 800232c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	0a9b      	lsrs	r3, r3, #10
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b00      	cmp	r3, #0
 8002338:	d010      	beq.n	800235c <HAL_I2C_ER_IRQHandler+0x74>
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	09db      	lsrs	r3, r3, #7
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00a      	beq.n	800235c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234a:	f043 0208 	orr.w	r2, r3, #8
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800235a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	0a5b      	lsrs	r3, r3, #9
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d010      	beq.n	800238a <HAL_I2C_ER_IRQHandler+0xa2>
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	09db      	lsrs	r3, r3, #7
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00a      	beq.n	800238a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002378:	f043 0202 	orr.w	r2, r3, #2
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002388:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 030b 	and.w	r3, r3, #11
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800239a:	68f9      	ldr	r1, [r7, #12]
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 ffc3 	bl	8003328 <I2C_ITError>
  }
}
 80023a2:	bf00      	nop
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b083      	sub	sp, #12
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
 8002402:	460b      	mov	r3, r1
 8002404:	70fb      	strb	r3, [r7, #3]
 8002406:	4613      	mov	r3, r2
 8002408:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800246e:	bf00      	nop
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800247a:	b480      	push	{r7}
 800247c:	b083      	sub	sp, #12
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002488:	b2db      	uxtb	r3, r3
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b088      	sub	sp, #32
 800249a:	af02      	add	r7, sp, #8
 800249c:	60f8      	str	r0, [r7, #12]
 800249e:	60b9      	str	r1, [r7, #8]
 80024a0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <I2C_Master_ISR_IT+0x1e>
 80024b0:	2302      	movs	r3, #2
 80024b2:	e115      	b.n	80026e0 <I2C_Master_ISR_IT+0x24a>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	091b      	lsrs	r3, r3, #4
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d013      	beq.n	80024f0 <I2C_Master_ISR_IT+0x5a>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	091b      	lsrs	r3, r3, #4
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d00d      	beq.n	80024f0 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2210      	movs	r2, #16
 80024da:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e0:	f043 0204 	orr.w	r2, r3, #4
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f001 f814 	bl	8003516 <I2C_Flush_TXDR>
 80024ee:	e0e2      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	089b      	lsrs	r3, r3, #2
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d023      	beq.n	8002544 <I2C_Master_ISR_IT+0xae>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	089b      	lsrs	r3, r3, #2
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	2b00      	cmp	r3, #0
 8002506:	d01d      	beq.n	8002544 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	f023 0304 	bic.w	r3, r3, #4
 800250e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252c:	3b01      	subs	r3, #1
 800252e:	b29a      	uxth	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002538:	b29b      	uxth	r3, r3
 800253a:	3b01      	subs	r3, #1
 800253c:	b29a      	uxth	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002542:	e0b8      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	085b      	lsrs	r3, r3, #1
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	2b00      	cmp	r3, #0
 800254e:	d01e      	beq.n	800258e <I2C_Master_ISR_IT+0xf8>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	085b      	lsrs	r3, r3, #1
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b00      	cmp	r3, #0
 800255a:	d018      	beq.n	800258e <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002560:	781a      	ldrb	r2, [r3, #0]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	1c5a      	adds	r2, r3, #1
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002576:	3b01      	subs	r3, #1
 8002578:	b29a      	uxth	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002582:	b29b      	uxth	r3, r3
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800258c:	e093      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	09db      	lsrs	r3, r3, #7
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d05e      	beq.n	8002658 <I2C_Master_ISR_IT+0x1c2>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	099b      	lsrs	r3, r3, #6
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d058      	beq.n	8002658 <I2C_Master_ISR_IT+0x1c2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d041      	beq.n	8002634 <I2C_Master_ISR_IT+0x19e>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d13d      	bne.n	8002634 <I2C_Master_ISR_IT+0x19e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	b29b      	uxth	r3, r3
 80025c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025c4:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	2bff      	cmp	r3, #255	; 0xff
 80025ce:	d90e      	bls.n	80025ee <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	22ff      	movs	r2, #255	; 0xff
 80025d4:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025da:	b2da      	uxtb	r2, r3
 80025dc:	8a79      	ldrh	r1, [r7, #18]
 80025de:	2300      	movs	r3, #0
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f001 f83a 	bl	8003660 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025ec:	e033      	b.n	8002656 <I2C_Master_ISR_IT+0x1c0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002600:	d00c      	beq.n	800261c <I2C_Master_ISR_IT+0x186>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002606:	b2da      	uxtb	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800260c:	8a79      	ldrh	r1, [r7, #18]
 800260e:	2300      	movs	r3, #0
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	4603      	mov	r3, r0
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f001 f823 	bl	8003660 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800261a:	e01c      	b.n	8002656 <I2C_Master_ISR_IT+0x1c0>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002620:	b2da      	uxtb	r2, r3
 8002622:	8a79      	ldrh	r1, [r7, #18]
 8002624:	2300      	movs	r3, #0
 8002626:	9300      	str	r3, [sp, #0]
 8002628:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f001 f817 	bl	8003660 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002632:	e010      	b.n	8002656 <I2C_Master_ISR_IT+0x1c0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800263e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002642:	d003      	beq.n	800264c <I2C_Master_ISR_IT+0x1b6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 fba9 	bl	8002d9c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800264a:	e034      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800264c:	2140      	movs	r1, #64	; 0x40
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 fe6a 	bl	8003328 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002654:	e02f      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
 8002656:	e02e      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	099b      	lsrs	r3, r3, #6
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	2b00      	cmp	r3, #0
 8002662:	d028      	beq.n	80026b6 <I2C_Master_ISR_IT+0x220>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	099b      	lsrs	r3, r3, #6
 8002668:	f003 0301 	and.w	r3, r3, #1
 800266c:	2b00      	cmp	r3, #0
 800266e:	d022      	beq.n	80026b6 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002674:	b29b      	uxth	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d119      	bne.n	80026ae <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002684:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002688:	d015      	beq.n	80026b6 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002692:	d108      	bne.n	80026a6 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026a2:	605a      	str	r2, [r3, #4]
 80026a4:	e007      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 fb78 	bl	8002d9c <I2C_ITMasterSeqCplt>
 80026ac:	e003      	b.n	80026b6 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80026ae:	2140      	movs	r1, #64	; 0x40
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 fe39 	bl	8003328 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	095b      	lsrs	r3, r3, #5
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d009      	beq.n	80026d6 <I2C_Master_ISR_IT+0x240>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	095b      	lsrs	r3, r3, #5
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <I2C_Master_ISR_IT+0x240>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80026ce:	6979      	ldr	r1, [r7, #20]
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	f000 fbff 	bl	8002ed4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <I2C_Slave_ISR_IT+0x24>
 8002708:	2302      	movs	r3, #2
 800270a:	e0ec      	b.n	80028e6 <I2C_Slave_ISR_IT+0x1fe>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d009      	beq.n	8002734 <I2C_Slave_ISR_IT+0x4c>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800272c:	6939      	ldr	r1, [r7, #16]
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 fc9a 	bl	8003068 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	2b00      	cmp	r3, #0
 800273e:	d04d      	beq.n	80027dc <I2C_Slave_ISR_IT+0xf4>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b00      	cmp	r3, #0
 800274a:	d047      	beq.n	80027dc <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002750:	b29b      	uxth	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d128      	bne.n	80027a8 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b28      	cmp	r3, #40	; 0x28
 8002760:	d108      	bne.n	8002774 <I2C_Slave_ISR_IT+0x8c>
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002768:	d104      	bne.n	8002774 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800276a:	6939      	ldr	r1, [r7, #16]
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 fd85 	bl	800327c <I2C_ITListenCplt>
 8002772:	e032      	b.n	80027da <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b29      	cmp	r3, #41	; 0x29
 800277e:	d10e      	bne.n	800279e <I2C_Slave_ISR_IT+0xb6>
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002786:	d00a      	beq.n	800279e <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2210      	movs	r2, #16
 800278e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002790:	68f8      	ldr	r0, [r7, #12]
 8002792:	f000 fec0 	bl	8003516 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 fb3d 	bl	8002e16 <I2C_ITSlaveSeqCplt>
 800279c:	e01d      	b.n	80027da <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2210      	movs	r2, #16
 80027a4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80027a6:	e096      	b.n	80028d6 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2210      	movs	r2, #16
 80027ae:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b4:	f043 0204 	orr.w	r2, r3, #4
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d004      	beq.n	80027cc <I2C_Slave_ISR_IT+0xe4>
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027c8:	f040 8085 	bne.w	80028d6 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d0:	4619      	mov	r1, r3
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f000 fda8 	bl	8003328 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80027d8:	e07d      	b.n	80028d6 <I2C_Slave_ISR_IT+0x1ee>
 80027da:	e07c      	b.n	80028d6 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	089b      	lsrs	r3, r3, #2
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d030      	beq.n	800284a <I2C_Slave_ISR_IT+0x162>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	089b      	lsrs	r3, r3, #2
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d02a      	beq.n	800284a <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d018      	beq.n	8002830 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	b2d2      	uxtb	r2, r2
 800280a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002810:	1c5a      	adds	r2, r3, #1
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800281a:	3b01      	subs	r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002826:	b29b      	uxth	r3, r3
 8002828:	3b01      	subs	r3, #1
 800282a:	b29a      	uxth	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002834:	b29b      	uxth	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d14f      	bne.n	80028da <I2C_Slave_ISR_IT+0x1f2>
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002840:	d04b      	beq.n	80028da <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 fae7 	bl	8002e16 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002848:	e047      	b.n	80028da <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	08db      	lsrs	r3, r3, #3
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00a      	beq.n	800286c <I2C_Slave_ISR_IT+0x184>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	08db      	lsrs	r3, r3, #3
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b00      	cmp	r3, #0
 8002860:	d004      	beq.n	800286c <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002862:	6939      	ldr	r1, [r7, #16]
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f000 fa15 	bl	8002c94 <I2C_ITAddrCplt>
 800286a:	e037      	b.n	80028dc <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	085b      	lsrs	r3, r3, #1
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b00      	cmp	r3, #0
 8002876:	d031      	beq.n	80028dc <I2C_Slave_ISR_IT+0x1f4>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	085b      	lsrs	r3, r3, #1
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b00      	cmp	r3, #0
 8002882:	d02b      	beq.n	80028dc <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002888:	b29b      	uxth	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d018      	beq.n	80028c0 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002892:	781a      	ldrb	r2, [r3, #0]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	3b01      	subs	r3, #1
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b6:	3b01      	subs	r3, #1
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	851a      	strh	r2, [r3, #40]	; 0x28
 80028be:	e00d      	b.n	80028dc <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028c6:	d002      	beq.n	80028ce <I2C_Slave_ISR_IT+0x1e6>
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 faa1 	bl	8002e16 <I2C_ITSlaveSeqCplt>
 80028d4:	e002      	b.n	80028dc <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80028d6:	bf00      	nop
 80028d8:	e000      	b.n	80028dc <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80028da:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3718      	adds	r7, #24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b088      	sub	sp, #32
 80028f2:	af02      	add	r7, sp, #8
 80028f4:	60f8      	str	r0, [r7, #12]
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <I2C_Master_ISR_DMA+0x1a>
 8002904:	2302      	movs	r3, #2
 8002906:	e0e1      	b.n	8002acc <I2C_Master_ISR_DMA+0x1de>
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	091b      	lsrs	r3, r3, #4
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b00      	cmp	r3, #0
 800291a:	d017      	beq.n	800294c <I2C_Master_ISR_DMA+0x5e>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	091b      	lsrs	r3, r3, #4
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b00      	cmp	r3, #0
 8002926:	d011      	beq.n	800294c <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2210      	movs	r2, #16
 800292e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002934:	f043 0204 	orr.w	r2, r3, #4
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800293c:	2120      	movs	r1, #32
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f000 febc 	bl	80036bc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f000 fde6 	bl	8003516 <I2C_Flush_TXDR>
 800294a:	e0ba      	b.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	09db      	lsrs	r3, r3, #7
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d072      	beq.n	8002a3e <I2C_Master_ISR_DMA+0x150>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	099b      	lsrs	r3, r3, #6
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b00      	cmp	r3, #0
 8002962:	d06c      	beq.n	8002a3e <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002972:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002978:	b29b      	uxth	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d04e      	beq.n	8002a1c <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	b29b      	uxth	r3, r3
 8002986:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800298a:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002990:	b29b      	uxth	r3, r3
 8002992:	2bff      	cmp	r3, #255	; 0xff
 8002994:	d906      	bls.n	80029a4 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	22ff      	movs	r2, #255	; 0xff
 800299a:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800299c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	e010      	b.n	80029c6 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029b6:	d003      	beq.n	80029c0 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	e002      	b.n	80029c6 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80029c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029c4:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ca:	b2da      	uxtb	r2, r3
 80029cc:	8a79      	ldrh	r1, [r7, #18]
 80029ce:	2300      	movs	r3, #0
 80029d0:	9300      	str	r3, [sp, #0]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 fe43 	bl	8003660 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029de:	b29a      	uxth	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b22      	cmp	r3, #34	; 0x22
 80029f6:	d108      	bne.n	8002a0a <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a06:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002a08:	e05b      	b.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a18:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002a1a:	e052      	b.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a26:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a2a:	d003      	beq.n	8002a34 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f9b5 	bl	8002d9c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002a32:	e046      	b.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002a34:	2140      	movs	r1, #64	; 0x40
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f000 fc76 	bl	8003328 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002a3c:	e041      	b.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	099b      	lsrs	r3, r3, #6
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d029      	beq.n	8002a9e <I2C_Master_ISR_DMA+0x1b0>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d023      	beq.n	8002a9e <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d119      	bne.n	8002a94 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a6e:	d027      	beq.n	8002ac0 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a74:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a78:	d108      	bne.n	8002a8c <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a88:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002a8a:	e019      	b.n	8002ac0 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f000 f985 	bl	8002d9c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002a92:	e015      	b.n	8002ac0 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002a94:	2140      	movs	r1, #64	; 0x40
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f000 fc46 	bl	8003328 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002a9c:	e010      	b.n	8002ac0 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	095b      	lsrs	r3, r3, #5
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00b      	beq.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d005      	beq.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002ab6:	68b9      	ldr	r1, [r7, #8]
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f000 fa0b 	bl	8002ed4 <I2C_ITMasterCplt>
 8002abe:	e000      	b.n	8002ac2 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8002ac0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <I2C_Slave_ISR_DMA+0x24>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e0c9      	b.n	8002c8c <I2C_Slave_ISR_DMA+0x1b8>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d009      	beq.n	8002b20 <I2C_Slave_ISR_DMA+0x4c>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002b18:	68b9      	ldr	r1, [r7, #8]
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 faa4 	bl	8003068 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	091b      	lsrs	r3, r3, #4
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 809a 	beq.w	8002c62 <I2C_Slave_ISR_DMA+0x18e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 8093 	beq.w	8002c62 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	0b9b      	lsrs	r3, r3, #14
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d105      	bne.n	8002b54 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	0bdb      	lsrs	r3, r3, #15
 8002b4c:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d07f      	beq.n	8002c54 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00d      	beq.n	8002b78 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	0bdb      	lsrs	r3, r3, #15
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d007      	beq.n	8002b78 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8002b74:	2301      	movs	r3, #1
 8002b76:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00d      	beq.n	8002b9c <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	0b9b      	lsrs	r3, r3, #14
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d007      	beq.n	8002b9c <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d128      	bne.n	8002bf4 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b28      	cmp	r3, #40	; 0x28
 8002bac:	d108      	bne.n	8002bc0 <I2C_Slave_ISR_DMA+0xec>
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bb4:	d104      	bne.n	8002bc0 <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002bb6:	68b9      	ldr	r1, [r7, #8]
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 fb5f 	bl	800327c <I2C_ITListenCplt>
 8002bbe:	e048      	b.n	8002c52 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b29      	cmp	r3, #41	; 0x29
 8002bca:	d10e      	bne.n	8002bea <I2C_Slave_ISR_DMA+0x116>
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002bd2:	d00a      	beq.n	8002bea <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2210      	movs	r2, #16
 8002bda:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 fc9a 	bl	8003516 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f000 f917 	bl	8002e16 <I2C_ITSlaveSeqCplt>
 8002be8:	e033      	b.n	8002c52 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2210      	movs	r2, #16
 8002bf0:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002bf2:	e034      	b.n	8002c5e <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2210      	movs	r2, #16
 8002bfa:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c00:	f043 0204 	orr.w	r2, r3, #4
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c0e:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <I2C_Slave_ISR_DMA+0x14a>
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c1c:	d11f      	bne.n	8002c5e <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002c1e:	7dfb      	ldrb	r3, [r7, #23]
 8002c20:	2b21      	cmp	r3, #33	; 0x21
 8002c22:	d002      	beq.n	8002c2a <I2C_Slave_ISR_DMA+0x156>
 8002c24:	7dfb      	ldrb	r3, [r7, #23]
 8002c26:	2b29      	cmp	r3, #41	; 0x29
 8002c28:	d103      	bne.n	8002c32 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2221      	movs	r2, #33	; 0x21
 8002c2e:	631a      	str	r2, [r3, #48]	; 0x30
 8002c30:	e008      	b.n	8002c44 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002c32:	7dfb      	ldrb	r3, [r7, #23]
 8002c34:	2b22      	cmp	r3, #34	; 0x22
 8002c36:	d002      	beq.n	8002c3e <I2C_Slave_ISR_DMA+0x16a>
 8002c38:	7dfb      	ldrb	r3, [r7, #23]
 8002c3a:	2b2a      	cmp	r3, #42	; 0x2a
 8002c3c:	d102      	bne.n	8002c44 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2222      	movs	r2, #34	; 0x22
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c48:	4619      	mov	r1, r3
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 fb6c 	bl	8003328 <I2C_ITError>
      if (treatdmanack == 1U)
 8002c50:	e005      	b.n	8002c5e <I2C_Slave_ISR_DMA+0x18a>
 8002c52:	e004      	b.n	8002c5e <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2210      	movs	r2, #16
 8002c5a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c5c:	e011      	b.n	8002c82 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8002c5e:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c60:	e00f      	b.n	8002c82 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	08db      	lsrs	r3, r3, #3
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d009      	beq.n	8002c82 <I2C_Slave_ISR_DMA+0x1ae>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	08db      	lsrs	r3, r3, #3
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002c7a:	68b9      	ldr	r1, [r7, #8]
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 f809 	bl	8002c94 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3720      	adds	r7, #32
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002caa:	2b28      	cmp	r3, #40	; 0x28
 8002cac:	d16a      	bne.n	8002d84 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	0c1b      	lsrs	r3, r3, #16
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	0c1b      	lsrs	r3, r3, #16
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002ccc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cda:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002ce8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d138      	bne.n	8002d64 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8002cf2:	897b      	ldrh	r3, [r7, #10]
 8002cf4:	09db      	lsrs	r3, r3, #7
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	89bb      	ldrh	r3, [r7, #12]
 8002cfa:	4053      	eors	r3, r2
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	f003 0306 	and.w	r3, r3, #6
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d11c      	bne.n	8002d40 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002d06:	897b      	ldrh	r3, [r7, #10]
 8002d08:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d13b      	bne.n	8002d94 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2208      	movs	r2, #8
 8002d28:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d32:	89ba      	ldrh	r2, [r7, #12]
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
 8002d36:	4619      	mov	r1, r3
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7ff fb5e 	bl	80023fa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002d3e:	e029      	b.n	8002d94 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002d40:	893b      	ldrh	r3, [r7, #8]
 8002d42:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 fd1b 	bl	8003784 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d56:	89ba      	ldrh	r2, [r7, #12]
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff fb4c 	bl	80023fa <HAL_I2C_AddrCallback>
}
 8002d62:	e017      	b.n	8002d94 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 fd0b 	bl	8003784 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d76:	89ba      	ldrh	r2, [r7, #12]
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f7ff fb3c 	bl	80023fa <HAL_I2C_AddrCallback>
}
 8002d82:	e007      	b.n	8002d94 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2208      	movs	r2, #8
 8002d8a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002d94:	bf00      	nop
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b21      	cmp	r3, #33	; 0x21
 8002db6:	d115      	bne.n	8002de4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2211      	movs	r2, #17
 8002dc4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002dcc:	2101      	movs	r1, #1
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 fcd8 	bl	8003784 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff fae4 	bl	80023aa <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002de2:	e014      	b.n	8002e0e <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2220      	movs	r2, #32
 8002de8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2212      	movs	r2, #18
 8002df0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002df8:	2102      	movs	r1, #2
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 fcc2 	bl	8003784 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f7ff fad8 	bl	80023be <HAL_I2C_MasterRxCpltCallback>
}
 8002e0e:	bf00      	nop
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b084      	sub	sp, #16
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	0b9b      	lsrs	r3, r3, #14
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d008      	beq.n	8002e4c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	e00d      	b.n	8002e68 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	0bdb      	lsrs	r3, r3, #15
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d007      	beq.n	8002e68 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e66:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b29      	cmp	r3, #41	; 0x29
 8002e72:	d112      	bne.n	8002e9a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2228      	movs	r2, #40	; 0x28
 8002e78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2221      	movs	r2, #33	; 0x21
 8002e80:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e82:	2101      	movs	r1, #1
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f000 fc7d 	bl	8003784 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff fa9d 	bl	80023d2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002e98:	e017      	b.n	8002eca <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b2a      	cmp	r3, #42	; 0x2a
 8002ea4:	d111      	bne.n	8002eca <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2228      	movs	r2, #40	; 0x28
 8002eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2222      	movs	r2, #34	; 0x22
 8002eb2:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002eb4:	2102      	movs	r1, #2
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 fc64 	bl	8003784 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f7ff fa8e 	bl	80023e6 <HAL_I2C_SlaveRxCpltCallback>
}
 8002eca:	bf00      	nop
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
	...

08002ed4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b21      	cmp	r3, #33	; 0x21
 8002ef4:	d107      	bne.n	8002f06 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 fc43 	bl	8003784 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2211      	movs	r2, #17
 8002f02:	631a      	str	r2, [r3, #48]	; 0x30
 8002f04:	e00c      	b.n	8002f20 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b22      	cmp	r3, #34	; 0x22
 8002f10:	d106      	bne.n	8002f20 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002f12:	2102      	movs	r1, #2
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 fc35 	bl	8003784 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2212      	movs	r2, #18
 8002f1e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	4b4d      	ldr	r3, [pc, #308]	; (8003060 <I2C_ITMasterCplt+0x18c>)
 8002f2c:	400b      	ands	r3, r1
 8002f2e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a4a      	ldr	r2, [pc, #296]	; (8003064 <I2C_ITMasterCplt+0x190>)
 8002f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d009      	beq.n	8002f5c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f54:	f043 0204 	orr.w	r2, r3, #4
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b60      	cmp	r3, #96	; 0x60
 8002f66:	d10b      	bne.n	8002f80 <I2C_ITMasterCplt+0xac>
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	089b      	lsrs	r3, r3, #2
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 fac8 	bl	8003516 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b60      	cmp	r3, #96	; 0x60
 8002f96:	d002      	beq.n	8002f9e <I2C_ITMasterCplt+0xca>
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d006      	beq.n	8002fac <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 f9bf 	bl	8003328 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002faa:	e054      	b.n	8003056 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b21      	cmp	r3, #33	; 0x21
 8002fb6:	d124      	bne.n	8003002 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b40      	cmp	r3, #64	; 0x40
 8002fd0:	d10b      	bne.n	8002fea <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f7ff fa21 	bl	800242a <HAL_I2C_MemTxCpltCallback>
}
 8002fe8:	e035      	b.n	8003056 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff f9d5 	bl	80023aa <HAL_I2C_MasterTxCpltCallback>
}
 8003000:	e029      	b.n	8003056 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b22      	cmp	r3, #34	; 0x22
 800300c:	d123      	bne.n	8003056 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2220      	movs	r2, #32
 8003012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b40      	cmp	r3, #64	; 0x40
 8003026:	d10b      	bne.n	8003040 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f7ff fa00 	bl	800243e <HAL_I2C_MemRxCpltCallback>
}
 800303e:	e00a      	b.n	8003056 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7ff f9b4 	bl	80023be <HAL_I2C_MasterRxCpltCallback>
}
 8003056:	bf00      	nop
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	fe00e800 	.word	0xfe00e800
 8003064:	ffff0000 	.word	0xffff0000

08003068 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003084:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2220      	movs	r2, #32
 800308c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800308e:	7bfb      	ldrb	r3, [r7, #15]
 8003090:	2b21      	cmp	r3, #33	; 0x21
 8003092:	d002      	beq.n	800309a <I2C_ITSlaveCplt+0x32>
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	2b29      	cmp	r3, #41	; 0x29
 8003098:	d108      	bne.n	80030ac <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800309a:	f248 0101 	movw	r1, #32769	; 0x8001
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 fb70 	bl	8003784 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2221      	movs	r2, #33	; 0x21
 80030a8:	631a      	str	r2, [r3, #48]	; 0x30
 80030aa:	e00d      	b.n	80030c8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	2b22      	cmp	r3, #34	; 0x22
 80030b0:	d002      	beq.n	80030b8 <I2C_ITSlaveCplt+0x50>
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	2b2a      	cmp	r3, #42	; 0x2a
 80030b6:	d107      	bne.n	80030c8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80030b8:	f248 0102 	movw	r1, #32770	; 0x8002
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 fb61 	bl	8003784 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2222      	movs	r2, #34	; 0x22
 80030c6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030d6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6859      	ldr	r1, [r3, #4]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	4b64      	ldr	r3, [pc, #400]	; (8003274 <I2C_ITSlaveCplt+0x20c>)
 80030e4:	400b      	ands	r3, r1
 80030e6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 fa14 	bl	8003516 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	0b9b      	lsrs	r3, r3, #14
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d013      	beq.n	8003122 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003108:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800310e:	2b00      	cmp	r3, #0
 8003110:	d020      	beq.n	8003154 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	b29a      	uxth	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003120:	e018      	b.n	8003154 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	0bdb      	lsrs	r3, r3, #15
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d012      	beq.n	8003154 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800313c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003142:	2b00      	cmp	r3, #0
 8003144:	d006      	beq.n	8003154 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	b29a      	uxth	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	089b      	lsrs	r3, r3, #2
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b00      	cmp	r3, #0
 800315e:	d020      	beq.n	80031a2 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f023 0304 	bic.w	r3, r3, #4
 8003166:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317a:	1c5a      	adds	r2, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00c      	beq.n	80031a2 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318c:	3b01      	subs	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003198:	b29b      	uxth	r3, r3
 800319a:	3b01      	subs	r3, #1
 800319c:	b29a      	uxth	r2, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d005      	beq.n	80031b8 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b0:	f043 0204 	orr.w	r2, r3, #4
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d010      	beq.n	80031f0 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d2:	4619      	mov	r1, r3
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f8a7 	bl	8003328 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b28      	cmp	r3, #40	; 0x28
 80031e4:	d141      	bne.n	800326a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80031e6:	6979      	ldr	r1, [r7, #20]
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f847 	bl	800327c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80031ee:	e03c      	b.n	800326a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031f8:	d014      	beq.n	8003224 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7ff fe0b 	bl	8002e16 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a1d      	ldr	r2, [pc, #116]	; (8003278 <I2C_ITSlaveCplt+0x210>)
 8003204:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2220      	movs	r2, #32
 800320a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff f8fa 	bl	8002416 <HAL_I2C_ListenCpltCallback>
}
 8003222:	e022      	b.n	800326a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b22      	cmp	r3, #34	; 0x22
 800322e:	d10e      	bne.n	800324e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2220      	movs	r2, #32
 8003234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7ff f8cd 	bl	80023e6 <HAL_I2C_SlaveRxCpltCallback>
}
 800324c:	e00d      	b.n	800326a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2220      	movs	r2, #32
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7ff f8b4 	bl	80023d2 <HAL_I2C_SlaveTxCpltCallback>
}
 800326a:	bf00      	nop
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	fe00e800 	.word	0xfe00e800
 8003278:	ffff0000 	.word	0xffff0000

0800327c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a26      	ldr	r2, [pc, #152]	; (8003324 <I2C_ITListenCplt+0xa8>)
 800328a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2220      	movs	r2, #32
 8003296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	089b      	lsrs	r3, r3, #2
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d022      	beq.n	80032fa <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	b2d2      	uxtb	r2, r2
 80032c0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d012      	beq.n	80032fa <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29a      	uxth	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f2:	f043 0204 	orr.w	r2, r3, #4
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80032fa:	f248 0103 	movw	r1, #32771	; 0x8003
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 fa40 	bl	8003784 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2210      	movs	r2, #16
 800330a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff f87e 	bl	8002416 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	ffff0000 	.word	0xffff0000

08003328 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003338:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a5d      	ldr	r2, [pc, #372]	; (80034bc <I2C_ITError+0x194>)
 8003346:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	431a      	orrs	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800335a:	7bfb      	ldrb	r3, [r7, #15]
 800335c:	2b28      	cmp	r3, #40	; 0x28
 800335e:	d005      	beq.n	800336c <I2C_ITError+0x44>
 8003360:	7bfb      	ldrb	r3, [r7, #15]
 8003362:	2b29      	cmp	r3, #41	; 0x29
 8003364:	d002      	beq.n	800336c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003366:	7bfb      	ldrb	r3, [r7, #15]
 8003368:	2b2a      	cmp	r3, #42	; 0x2a
 800336a:	d10b      	bne.n	8003384 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800336c:	2103      	movs	r1, #3
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 fa08 	bl	8003784 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2228      	movs	r2, #40	; 0x28
 8003378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a50      	ldr	r2, [pc, #320]	; (80034c0 <I2C_ITError+0x198>)
 8003380:	635a      	str	r2, [r3, #52]	; 0x34
 8003382:	e011      	b.n	80033a8 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003384:	f248 0103 	movw	r1, #32771	; 0x8003
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 f9fb 	bl	8003784 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b60      	cmp	r3, #96	; 0x60
 8003398:	d003      	beq.n	80033a2 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ac:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d039      	beq.n	800342a <I2C_ITError+0x102>
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	2b11      	cmp	r3, #17
 80033ba:	d002      	beq.n	80033c2 <I2C_ITError+0x9a>
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b21      	cmp	r3, #33	; 0x21
 80033c0:	d133      	bne.n	800342a <I2C_ITError+0x102>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033d0:	d107      	bne.n	80033e2 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80033e0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7fe fbce 	bl	8001b88 <HAL_DMA_GetState>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d017      	beq.n	8003422 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f6:	4a33      	ldr	r2, [pc, #204]	; (80034c4 <I2C_ITError+0x19c>)
 80033f8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003406:	4618      	mov	r0, r3
 8003408:	f7fe face 	bl	80019a8 <HAL_DMA_Abort_IT>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d04d      	beq.n	80034ae <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800341c:	4610      	mov	r0, r2
 800341e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003420:	e045      	b.n	80034ae <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f850 	bl	80034c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003428:	e041      	b.n	80034ae <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800342e:	2b00      	cmp	r3, #0
 8003430:	d039      	beq.n	80034a6 <I2C_ITError+0x17e>
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	2b12      	cmp	r3, #18
 8003436:	d002      	beq.n	800343e <I2C_ITError+0x116>
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b22      	cmp	r3, #34	; 0x22
 800343c:	d133      	bne.n	80034a6 <I2C_ITError+0x17e>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003448:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800344c:	d107      	bne.n	800345e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800345c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003462:	4618      	mov	r0, r3
 8003464:	f7fe fb90 	bl	8001b88 <HAL_DMA_GetState>
 8003468:	4603      	mov	r3, r0
 800346a:	2b01      	cmp	r3, #1
 800346c:	d017      	beq.n	800349e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003472:	4a14      	ldr	r2, [pc, #80]	; (80034c4 <I2C_ITError+0x19c>)
 8003474:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003482:	4618      	mov	r0, r3
 8003484:	f7fe fa90 	bl	80019a8 <HAL_DMA_Abort_IT>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d011      	beq.n	80034b2 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003498:	4610      	mov	r0, r2
 800349a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800349c:	e009      	b.n	80034b2 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f812 	bl	80034c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034a4:	e005      	b.n	80034b2 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 f80e 	bl	80034c8 <I2C_TreatErrorCallback>
  }
}
 80034ac:	e002      	b.n	80034b4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80034ae:	bf00      	nop
 80034b0:	e000      	b.n	80034b4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034b2:	bf00      	nop
}
 80034b4:	bf00      	nop
 80034b6:	3710      	adds	r7, #16
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	ffff0000 	.word	0xffff0000
 80034c0:	080026e9 	.word	0x080026e9
 80034c4:	08003623 	.word	0x08003623

080034c8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b60      	cmp	r3, #96	; 0x60
 80034da:	d10e      	bne.n	80034fa <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7fe ffb7 	bl	8002466 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80034f8:	e009      	b.n	800350e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7fe ffa2 	bl	8002452 <HAL_I2C_ErrorCallback>
}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003516:	b480      	push	{r7}
 8003518:	b083      	sub	sp, #12
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b02      	cmp	r3, #2
 800352a:	d103      	bne.n	8003534 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2200      	movs	r2, #0
 8003532:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b01      	cmp	r3, #1
 8003540:	d007      	beq.n	8003552 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	699a      	ldr	r2, [r3, #24]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f042 0201 	orr.w	r2, r2, #1
 8003550:	619a      	str	r2, [r3, #24]
  }
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b084      	sub	sp, #16
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800357a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003580:	b29b      	uxth	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d104      	bne.n	8003590 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003586:	2120      	movs	r1, #32
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f897 	bl	80036bc <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800358e:	e02d      	b.n	80035ec <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8003598:	441a      	add	r2, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	2bff      	cmp	r3, #255	; 0xff
 80035a6:	d903      	bls.n	80035b0 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	22ff      	movs	r2, #255	; 0xff
 80035ac:	851a      	strh	r2, [r3, #40]	; 0x28
 80035ae:	e004      	b.n	80035ba <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c2:	4619      	mov	r1, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	3328      	adds	r3, #40	; 0x28
 80035ca:	461a      	mov	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d0:	f7fe f98a 	bl	80018e8 <HAL_DMA_Start_IT>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d004      	beq.n	80035e4 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80035da:	2110      	movs	r1, #16
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f7ff fea3 	bl	8003328 <I2C_ITError>
}
 80035e2:	e003      	b.n	80035ec <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80035e4:	2140      	movs	r1, #64	; 0x40
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f868 	bl	80036bc <I2C_Enable_IRQ>
}
 80035ec:	bf00      	nop
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003610:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003612:	2110      	movs	r1, #16
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f7ff fe87 	bl	8003328 <I2C_ITError>
}
 800361a:	bf00      	nop
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b084      	sub	sp, #16
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363c:	2200      	movs	r2, #0
 800363e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364c:	2200      	movs	r2, #0
 800364e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f7ff ff39 	bl	80034c8 <I2C_TreatErrorCallback>
}
 8003656:	bf00      	nop
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	607b      	str	r3, [r7, #4]
 800366a:	460b      	mov	r3, r1
 800366c:	817b      	strh	r3, [r7, #10]
 800366e:	4613      	mov	r3, r2
 8003670:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	0d5b      	lsrs	r3, r3, #21
 800367c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003680:	4b0d      	ldr	r3, [pc, #52]	; (80036b8 <I2C_TransferConfig+0x58>)
 8003682:	430b      	orrs	r3, r1
 8003684:	43db      	mvns	r3, r3
 8003686:	ea02 0103 	and.w	r1, r2, r3
 800368a:	897b      	ldrh	r3, [r7, #10]
 800368c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003690:	7a7b      	ldrb	r3, [r7, #9]
 8003692:	041b      	lsls	r3, r3, #16
 8003694:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003698:	431a      	orrs	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	431a      	orrs	r2, r3
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	431a      	orrs	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80036aa:	bf00      	nop
 80036ac:	3714      	adds	r7, #20
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	03ff63ff 	.word	0x03ff63ff

080036bc <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	460b      	mov	r3, r1
 80036c6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80036c8:	2300      	movs	r3, #0
 80036ca:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d0:	4a2a      	ldr	r2, [pc, #168]	; (800377c <I2C_Enable_IRQ+0xc0>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d004      	beq.n	80036e0 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80036da:	4a29      	ldr	r2, [pc, #164]	; (8003780 <I2C_Enable_IRQ+0xc4>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d11d      	bne.n	800371c <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80036e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	da03      	bge.n	80036f0 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80036ee:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80036f0:	887b      	ldrh	r3, [r7, #2]
 80036f2:	2b10      	cmp	r3, #16
 80036f4:	d103      	bne.n	80036fe <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80036fc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80036fe:	887b      	ldrh	r3, [r7, #2]
 8003700:	2b20      	cmp	r3, #32
 8003702:	d103      	bne.n	800370c <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800370a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800370c:	887b      	ldrh	r3, [r7, #2]
 800370e:	2b40      	cmp	r3, #64	; 0x40
 8003710:	d125      	bne.n	800375e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003718:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800371a:	e020      	b.n	800375e <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800371c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003720:	2b00      	cmp	r3, #0
 8003722:	da03      	bge.n	800372c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800372a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800372c:	887b      	ldrh	r3, [r7, #2]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800373c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800373e:	887b      	ldrh	r3, [r7, #2]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800374e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003750:	887b      	ldrh	r3, [r7, #2]
 8003752:	2b20      	cmp	r3, #32
 8003754:	d103      	bne.n	800375e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f043 0320 	orr.w	r3, r3, #32
 800375c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6819      	ldr	r1, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	430a      	orrs	r2, r1
 800376c:	601a      	str	r2, [r3, #0]
}
 800376e:	bf00      	nop
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	080028ef 	.word	0x080028ef
 8003780:	08002ad5 	.word	0x08002ad5

08003784 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003790:	2300      	movs	r3, #0
 8003792:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003794:	887b      	ldrh	r3, [r7, #2]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00f      	beq.n	80037be <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80037a4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80037b2:	2b28      	cmp	r3, #40	; 0x28
 80037b4:	d003      	beq.n	80037be <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80037bc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80037be:	887b      	ldrh	r3, [r7, #2]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00f      	beq.n	80037e8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80037ce:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80037dc:	2b28      	cmp	r3, #40	; 0x28
 80037de:	d003      	beq.n	80037e8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80037e6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80037e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	da03      	bge.n	80037f8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80037f6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80037f8:	887b      	ldrh	r3, [r7, #2]
 80037fa:	2b10      	cmp	r3, #16
 80037fc:	d103      	bne.n	8003806 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003804:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003806:	887b      	ldrh	r3, [r7, #2]
 8003808:	2b20      	cmp	r3, #32
 800380a:	d103      	bne.n	8003814 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f043 0320 	orr.w	r3, r3, #32
 8003812:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003814:	887b      	ldrh	r3, [r7, #2]
 8003816:	2b40      	cmp	r3, #64	; 0x40
 8003818:	d103      	bne.n	8003822 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003820:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6819      	ldr	r1, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	43da      	mvns	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	400a      	ands	r2, r1
 8003832:	601a      	str	r2, [r3, #0]
}
 8003834:	bf00      	nop
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b20      	cmp	r3, #32
 8003854:	d138      	bne.n	80038c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003860:	2302      	movs	r3, #2
 8003862:	e032      	b.n	80038ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2224      	movs	r2, #36	; 0x24
 8003870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 0201 	bic.w	r2, r2, #1
 8003882:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003892:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6819      	ldr	r1, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0201 	orr.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2220      	movs	r2, #32
 80038b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	e000      	b.n	80038ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038c8:	2302      	movs	r3, #2
  }
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr

080038d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b085      	sub	sp, #20
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
 80038de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b20      	cmp	r3, #32
 80038ea:	d139      	bne.n	8003960 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d101      	bne.n	80038fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038f6:	2302      	movs	r3, #2
 80038f8:	e033      	b.n	8003962 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2224      	movs	r2, #36	; 0x24
 8003906:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0201 	bic.w	r2, r2, #1
 8003918:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003928:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	021b      	lsls	r3, r3, #8
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4313      	orrs	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f042 0201 	orr.w	r2, r2, #1
 800394a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800395c:	2300      	movs	r3, #0
 800395e:	e000      	b.n	8003962 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003960:	2302      	movs	r3, #2
  }
}
 8003962:	4618      	mov	r0, r3
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
	...

08003970 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003970:	b480      	push	{r7}
 8003972:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003974:	4b04      	ldr	r3, [pc, #16]	; (8003988 <HAL_PWREx_GetVoltageRange+0x18>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800397c:	4618      	mov	r0, r3
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	40007000 	.word	0x40007000

0800398c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800399a:	d130      	bne.n	80039fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800399c:	4b23      	ldr	r3, [pc, #140]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039a8:	d038      	beq.n	8003a1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039aa:	4b20      	ldr	r3, [pc, #128]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039b2:	4a1e      	ldr	r2, [pc, #120]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039ba:	4b1d      	ldr	r3, [pc, #116]	; (8003a30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2232      	movs	r2, #50	; 0x32
 80039c0:	fb02 f303 	mul.w	r3, r2, r3
 80039c4:	4a1b      	ldr	r2, [pc, #108]	; (8003a34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	0c9b      	lsrs	r3, r3, #18
 80039cc:	3301      	adds	r3, #1
 80039ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039d0:	e002      	b.n	80039d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3b01      	subs	r3, #1
 80039d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039d8:	4b14      	ldr	r3, [pc, #80]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039e4:	d102      	bne.n	80039ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1f2      	bne.n	80039d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039ec:	4b0f      	ldr	r3, [pc, #60]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f8:	d110      	bne.n	8003a1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e00f      	b.n	8003a1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80039fe:	4b0b      	ldr	r3, [pc, #44]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a0a:	d007      	beq.n	8003a1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a0c:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a14:	4a05      	ldr	r2, [pc, #20]	; (8003a2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3714      	adds	r7, #20
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	40007000 	.word	0x40007000
 8003a30:	20000000 	.word	0x20000000
 8003a34:	431bde83 	.word	0x431bde83

08003a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e3d4      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a4a:	4ba1      	ldr	r3, [pc, #644]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a54:	4b9e      	ldr	r3, [pc, #632]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f003 0303 	and.w	r3, r3, #3
 8003a5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 80e4 	beq.w	8003c34 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d007      	beq.n	8003a82 <HAL_RCC_OscConfig+0x4a>
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	2b0c      	cmp	r3, #12
 8003a76:	f040 808b 	bne.w	8003b90 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	f040 8087 	bne.w	8003b90 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a82:	4b93      	ldr	r3, [pc, #588]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d005      	beq.n	8003a9a <HAL_RCC_OscConfig+0x62>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e3ac      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a1a      	ldr	r2, [r3, #32]
 8003a9e:	4b8c      	ldr	r3, [pc, #560]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d004      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x7c>
 8003aaa:	4b89      	ldr	r3, [pc, #548]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ab2:	e005      	b.n	8003ac0 <HAL_RCC_OscConfig+0x88>
 8003ab4:	4b86      	ldr	r3, [pc, #536]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003aba:	091b      	lsrs	r3, r3, #4
 8003abc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d223      	bcs.n	8003b0c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f000 fd71 	bl	80045b0 <RCC_SetFlashLatencyFromMSIRange>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e38d      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ad8:	4b7d      	ldr	r3, [pc, #500]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a7c      	ldr	r2, [pc, #496]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003ade:	f043 0308 	orr.w	r3, r3, #8
 8003ae2:	6013      	str	r3, [r2, #0]
 8003ae4:	4b7a      	ldr	r3, [pc, #488]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	4977      	ldr	r1, [pc, #476]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003af6:	4b76      	ldr	r3, [pc, #472]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	021b      	lsls	r3, r3, #8
 8003b04:	4972      	ldr	r1, [pc, #456]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	604b      	str	r3, [r1, #4]
 8003b0a:	e025      	b.n	8003b58 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b0c:	4b70      	ldr	r3, [pc, #448]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a6f      	ldr	r2, [pc, #444]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b12:	f043 0308 	orr.w	r3, r3, #8
 8003b16:	6013      	str	r3, [r2, #0]
 8003b18:	4b6d      	ldr	r3, [pc, #436]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	496a      	ldr	r1, [pc, #424]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b2a:	4b69      	ldr	r3, [pc, #420]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	4965      	ldr	r1, [pc, #404]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d109      	bne.n	8003b58 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fd31 	bl	80045b0 <RCC_SetFlashLatencyFromMSIRange>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e34d      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b58:	f000 fc36 	bl	80043c8 <HAL_RCC_GetSysClockFreq>
 8003b5c:	4601      	mov	r1, r0
 8003b5e:	4b5c      	ldr	r3, [pc, #368]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	091b      	lsrs	r3, r3, #4
 8003b64:	f003 030f 	and.w	r3, r3, #15
 8003b68:	4a5a      	ldr	r2, [pc, #360]	; (8003cd4 <HAL_RCC_OscConfig+0x29c>)
 8003b6a:	5cd3      	ldrb	r3, [r2, r3]
 8003b6c:	f003 031f 	and.w	r3, r3, #31
 8003b70:	fa21 f303 	lsr.w	r3, r1, r3
 8003b74:	4a58      	ldr	r2, [pc, #352]	; (8003cd8 <HAL_RCC_OscConfig+0x2a0>)
 8003b76:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b78:	4b58      	ldr	r3, [pc, #352]	; (8003cdc <HAL_RCC_OscConfig+0x2a4>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7fd fba3 	bl	80012c8 <HAL_InitTick>
 8003b82:	4603      	mov	r3, r0
 8003b84:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b86:	7bfb      	ldrb	r3, [r7, #15]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d052      	beq.n	8003c32 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	e331      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d032      	beq.n	8003bfe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b98:	4b4d      	ldr	r3, [pc, #308]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a4c      	ldr	r2, [pc, #304]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ba4:	f7fd fcfa 	bl	800159c <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bac:	f7fd fcf6 	bl	800159c <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e31a      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bbe:	4b44      	ldr	r3, [pc, #272]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bca:	4b41      	ldr	r3, [pc, #260]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a40      	ldr	r2, [pc, #256]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003bd0:	f043 0308 	orr.w	r3, r3, #8
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	4b3e      	ldr	r3, [pc, #248]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	493b      	ldr	r1, [pc, #236]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003be8:	4b39      	ldr	r3, [pc, #228]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	021b      	lsls	r3, r3, #8
 8003bf6:	4936      	ldr	r1, [pc, #216]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	604b      	str	r3, [r1, #4]
 8003bfc:	e01a      	b.n	8003c34 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bfe:	4b34      	ldr	r3, [pc, #208]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a33      	ldr	r2, [pc, #204]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c04:	f023 0301 	bic.w	r3, r3, #1
 8003c08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c0a:	f7fd fcc7 	bl	800159c <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c12:	f7fd fcc3 	bl	800159c <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e2e7      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c24:	4b2a      	ldr	r3, [pc, #168]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1f0      	bne.n	8003c12 <HAL_RCC_OscConfig+0x1da>
 8003c30:	e000      	b.n	8003c34 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c32:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d074      	beq.n	8003d2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	2b08      	cmp	r3, #8
 8003c44:	d005      	beq.n	8003c52 <HAL_RCC_OscConfig+0x21a>
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	2b0c      	cmp	r3, #12
 8003c4a:	d10e      	bne.n	8003c6a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2b03      	cmp	r3, #3
 8003c50:	d10b      	bne.n	8003c6a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c52:	4b1f      	ldr	r3, [pc, #124]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d064      	beq.n	8003d28 <HAL_RCC_OscConfig+0x2f0>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d160      	bne.n	8003d28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e2c4      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c72:	d106      	bne.n	8003c82 <HAL_RCC_OscConfig+0x24a>
 8003c74:	4b16      	ldr	r3, [pc, #88]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a15      	ldr	r2, [pc, #84]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c7e:	6013      	str	r3, [r2, #0]
 8003c80:	e01d      	b.n	8003cbe <HAL_RCC_OscConfig+0x286>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c8a:	d10c      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x26e>
 8003c8c:	4b10      	ldr	r3, [pc, #64]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a0f      	ldr	r2, [pc, #60]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c96:	6013      	str	r3, [r2, #0]
 8003c98:	4b0d      	ldr	r3, [pc, #52]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a0c      	ldr	r2, [pc, #48]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003c9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ca2:	6013      	str	r3, [r2, #0]
 8003ca4:	e00b      	b.n	8003cbe <HAL_RCC_OscConfig+0x286>
 8003ca6:	4b0a      	ldr	r3, [pc, #40]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a09      	ldr	r2, [pc, #36]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003cac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cb0:	6013      	str	r3, [r2, #0]
 8003cb2:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a06      	ldr	r2, [pc, #24]	; (8003cd0 <HAL_RCC_OscConfig+0x298>)
 8003cb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cbc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d01c      	beq.n	8003d00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc6:	f7fd fc69 	bl	800159c <HAL_GetTick>
 8003cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ccc:	e011      	b.n	8003cf2 <HAL_RCC_OscConfig+0x2ba>
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	080099f4 	.word	0x080099f4
 8003cd8:	20000000 	.word	0x20000000
 8003cdc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ce0:	f7fd fc5c 	bl	800159c <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b64      	cmp	r3, #100	; 0x64
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e280      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cf2:	4baf      	ldr	r3, [pc, #700]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d0f0      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x2a8>
 8003cfe:	e014      	b.n	8003d2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d00:	f7fd fc4c 	bl	800159c <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d08:	f7fd fc48 	bl	800159c <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b64      	cmp	r3, #100	; 0x64
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e26c      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d1a:	4ba5      	ldr	r3, [pc, #660]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1f0      	bne.n	8003d08 <HAL_RCC_OscConfig+0x2d0>
 8003d26:	e000      	b.n	8003d2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d060      	beq.n	8003df8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	2b04      	cmp	r3, #4
 8003d3a:	d005      	beq.n	8003d48 <HAL_RCC_OscConfig+0x310>
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	2b0c      	cmp	r3, #12
 8003d40:	d119      	bne.n	8003d76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d116      	bne.n	8003d76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d48:	4b99      	ldr	r3, [pc, #612]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <HAL_RCC_OscConfig+0x328>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d101      	bne.n	8003d60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e249      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d60:	4b93      	ldr	r3, [pc, #588]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	061b      	lsls	r3, r3, #24
 8003d6e:	4990      	ldr	r1, [pc, #576]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d74:	e040      	b.n	8003df8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d023      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d7e:	4b8c      	ldr	r3, [pc, #560]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a8b      	ldr	r2, [pc, #556]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8a:	f7fd fc07 	bl	800159c <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d90:	e008      	b.n	8003da4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d92:	f7fd fc03 	bl	800159c <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e227      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003da4:	4b82      	ldr	r3, [pc, #520]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0f0      	beq.n	8003d92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003db0:	4b7f      	ldr	r3, [pc, #508]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	061b      	lsls	r3, r3, #24
 8003dbe:	497c      	ldr	r1, [pc, #496]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	604b      	str	r3, [r1, #4]
 8003dc4:	e018      	b.n	8003df8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dc6:	4b7a      	ldr	r3, [pc, #488]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a79      	ldr	r2, [pc, #484]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003dcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd2:	f7fd fbe3 	bl	800159c <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dd8:	e008      	b.n	8003dec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dda:	f7fd fbdf 	bl	800159c <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e203      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dec:	4b70      	ldr	r3, [pc, #448]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1f0      	bne.n	8003dda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d03c      	beq.n	8003e7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d01c      	beq.n	8003e46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e0c:	4b68      	ldr	r3, [pc, #416]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e12:	4a67      	ldr	r2, [pc, #412]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e14:	f043 0301 	orr.w	r3, r3, #1
 8003e18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1c:	f7fd fbbe 	bl	800159c <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e24:	f7fd fbba 	bl	800159c <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e1de      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e36:	4b5e      	ldr	r3, [pc, #376]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0ef      	beq.n	8003e24 <HAL_RCC_OscConfig+0x3ec>
 8003e44:	e01b      	b.n	8003e7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e46:	4b5a      	ldr	r3, [pc, #360]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e4c:	4a58      	ldr	r2, [pc, #352]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e4e:	f023 0301 	bic.w	r3, r3, #1
 8003e52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e56:	f7fd fba1 	bl	800159c <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e5e:	f7fd fb9d 	bl	800159c <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e1c1      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e70:	4b4f      	ldr	r3, [pc, #316]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1ef      	bne.n	8003e5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0304 	and.w	r3, r3, #4
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	f000 80a6 	beq.w	8003fd8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e90:	4b47      	ldr	r3, [pc, #284]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10d      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e9c:	4b44      	ldr	r3, [pc, #272]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea0:	4a43      	ldr	r2, [pc, #268]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003ea2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ea6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ea8:	4b41      	ldr	r3, [pc, #260]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb0:	60bb      	str	r3, [r7, #8]
 8003eb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eb8:	4b3e      	ldr	r3, [pc, #248]	; (8003fb4 <HAL_RCC_OscConfig+0x57c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d118      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ec4:	4b3b      	ldr	r3, [pc, #236]	; (8003fb4 <HAL_RCC_OscConfig+0x57c>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a3a      	ldr	r2, [pc, #232]	; (8003fb4 <HAL_RCC_OscConfig+0x57c>)
 8003eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ece:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ed0:	f7fd fb64 	bl	800159c <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ed8:	f7fd fb60 	bl	800159c <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e184      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eea:	4b32      	ldr	r3, [pc, #200]	; (8003fb4 <HAL_RCC_OscConfig+0x57c>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d108      	bne.n	8003f10 <HAL_RCC_OscConfig+0x4d8>
 8003efe:	4b2c      	ldr	r3, [pc, #176]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f04:	4a2a      	ldr	r2, [pc, #168]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f0e:	e024      	b.n	8003f5a <HAL_RCC_OscConfig+0x522>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	2b05      	cmp	r3, #5
 8003f16:	d110      	bne.n	8003f3a <HAL_RCC_OscConfig+0x502>
 8003f18:	4b25      	ldr	r3, [pc, #148]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f1e:	4a24      	ldr	r2, [pc, #144]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f20:	f043 0304 	orr.w	r3, r3, #4
 8003f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f28:	4b21      	ldr	r3, [pc, #132]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f2e:	4a20      	ldr	r2, [pc, #128]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f30:	f043 0301 	orr.w	r3, r3, #1
 8003f34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f38:	e00f      	b.n	8003f5a <HAL_RCC_OscConfig+0x522>
 8003f3a:	4b1d      	ldr	r3, [pc, #116]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f40:	4a1b      	ldr	r2, [pc, #108]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f42:	f023 0301 	bic.w	r3, r3, #1
 8003f46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f4a:	4b19      	ldr	r3, [pc, #100]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f50:	4a17      	ldr	r2, [pc, #92]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f52:	f023 0304 	bic.w	r3, r3, #4
 8003f56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d016      	beq.n	8003f90 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f62:	f7fd fb1b 	bl	800159c <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f68:	e00a      	b.n	8003f80 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6a:	f7fd fb17 	bl	800159c <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e139      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f80:	4b0b      	ldr	r3, [pc, #44]	; (8003fb0 <HAL_RCC_OscConfig+0x578>)
 8003f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0ed      	beq.n	8003f6a <HAL_RCC_OscConfig+0x532>
 8003f8e:	e01a      	b.n	8003fc6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fd fb04 	bl	800159c <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f96:	e00f      	b.n	8003fb8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f98:	f7fd fb00 	bl	800159c <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d906      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e122      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
 8003fae:	bf00      	nop
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fb8:	4b90      	ldr	r3, [pc, #576]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8003fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1e8      	bne.n	8003f98 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fc6:	7ffb      	ldrb	r3, [r7, #31]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d105      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fcc:	4b8b      	ldr	r3, [pc, #556]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8003fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd0:	4a8a      	ldr	r2, [pc, #552]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8003fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fd6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 8108 	beq.w	80041f2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	f040 80d0 	bne.w	800418c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003fec:	4b83      	ldr	r3, [pc, #524]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f003 0203 	and.w	r2, r3, #3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d130      	bne.n	8004062 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400a:	3b01      	subs	r3, #1
 800400c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d127      	bne.n	8004062 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800401c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800401e:	429a      	cmp	r2, r3
 8004020:	d11f      	bne.n	8004062 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800402c:	2a07      	cmp	r2, #7
 800402e:	bf14      	ite	ne
 8004030:	2201      	movne	r2, #1
 8004032:	2200      	moveq	r2, #0
 8004034:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004036:	4293      	cmp	r3, r2
 8004038:	d113      	bne.n	8004062 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004044:	085b      	lsrs	r3, r3, #1
 8004046:	3b01      	subs	r3, #1
 8004048:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800404a:	429a      	cmp	r2, r3
 800404c:	d109      	bne.n	8004062 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004058:	085b      	lsrs	r3, r3, #1
 800405a:	3b01      	subs	r3, #1
 800405c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800405e:	429a      	cmp	r2, r3
 8004060:	d06e      	beq.n	8004140 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	2b0c      	cmp	r3, #12
 8004066:	d069      	beq.n	800413c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004068:	4b64      	ldr	r3, [pc, #400]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d105      	bne.n	8004080 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004074:	4b61      	ldr	r3, [pc, #388]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0b7      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004084:	4b5d      	ldr	r3, [pc, #372]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a5c      	ldr	r2, [pc, #368]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 800408a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800408e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004090:	f7fd fa84 	bl	800159c <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004098:	f7fd fa80 	bl	800159c <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e0a4      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040aa:	4b54      	ldr	r3, [pc, #336]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040b6:	4b51      	ldr	r3, [pc, #324]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	4b51      	ldr	r3, [pc, #324]	; (8004200 <HAL_RCC_OscConfig+0x7c8>)
 80040bc:	4013      	ands	r3, r2
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040c6:	3a01      	subs	r2, #1
 80040c8:	0112      	lsls	r2, r2, #4
 80040ca:	4311      	orrs	r1, r2
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040d0:	0212      	lsls	r2, r2, #8
 80040d2:	4311      	orrs	r1, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040d8:	0852      	lsrs	r2, r2, #1
 80040da:	3a01      	subs	r2, #1
 80040dc:	0552      	lsls	r2, r2, #21
 80040de:	4311      	orrs	r1, r2
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040e4:	0852      	lsrs	r2, r2, #1
 80040e6:	3a01      	subs	r2, #1
 80040e8:	0652      	lsls	r2, r2, #25
 80040ea:	4311      	orrs	r1, r2
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040f0:	0912      	lsrs	r2, r2, #4
 80040f2:	0452      	lsls	r2, r2, #17
 80040f4:	430a      	orrs	r2, r1
 80040f6:	4941      	ldr	r1, [pc, #260]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80040fc:	4b3f      	ldr	r3, [pc, #252]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a3e      	ldr	r2, [pc, #248]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004102:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004106:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004108:	4b3c      	ldr	r3, [pc, #240]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a3b      	ldr	r2, [pc, #236]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 800410e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004112:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004114:	f7fd fa42 	bl	800159c <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411c:	f7fd fa3e 	bl	800159c <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e062      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800412e:	4b33      	ldr	r3, [pc, #204]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d0f0      	beq.n	800411c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800413a:	e05a      	b.n	80041f2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e059      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004140:	4b2e      	ldr	r3, [pc, #184]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d152      	bne.n	80041f2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800414c:	4b2b      	ldr	r3, [pc, #172]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a2a      	ldr	r2, [pc, #168]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004152:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004156:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004158:	4b28      	ldr	r3, [pc, #160]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	4a27      	ldr	r2, [pc, #156]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 800415e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004162:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004164:	f7fd fa1a 	bl	800159c <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800416c:	f7fd fa16 	bl	800159c <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e03a      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800417e:	4b1f      	ldr	r3, [pc, #124]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0x734>
 800418a:	e032      	b.n	80041f2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	2b0c      	cmp	r3, #12
 8004190:	d02d      	beq.n	80041ee <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004192:	4b1a      	ldr	r3, [pc, #104]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a19      	ldr	r2, [pc, #100]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 8004198:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800419c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800419e:	4b17      	ldr	r3, [pc, #92]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d105      	bne.n	80041b6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80041aa:	4b14      	ldr	r3, [pc, #80]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	4a13      	ldr	r2, [pc, #76]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80041b0:	f023 0303 	bic.w	r3, r3, #3
 80041b4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80041b6:	4b11      	ldr	r3, [pc, #68]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	4a10      	ldr	r2, [pc, #64]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80041bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80041c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c6:	f7fd f9e9 	bl	800159c <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ce:	f7fd f9e5 	bl	800159c <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e009      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041e0:	4b06      	ldr	r3, [pc, #24]	; (80041fc <HAL_RCC_OscConfig+0x7c4>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1f0      	bne.n	80041ce <HAL_RCC_OscConfig+0x796>
 80041ec:	e001      	b.n	80041f2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e000      	b.n	80041f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3720      	adds	r7, #32
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40021000 	.word	0x40021000
 8004200:	f99d808c 	.word	0xf99d808c

08004204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e0c8      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004218:	4b66      	ldr	r3, [pc, #408]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	429a      	cmp	r2, r3
 8004224:	d910      	bls.n	8004248 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004226:	4b63      	ldr	r3, [pc, #396]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f023 0207 	bic.w	r2, r3, #7
 800422e:	4961      	ldr	r1, [pc, #388]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	4313      	orrs	r3, r2
 8004234:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004236:	4b5f      	ldr	r3, [pc, #380]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	429a      	cmp	r2, r3
 8004242:	d001      	beq.n	8004248 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0b0      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	2b00      	cmp	r3, #0
 8004252:	d04c      	beq.n	80042ee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b03      	cmp	r3, #3
 800425a:	d107      	bne.n	800426c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800425c:	4b56      	ldr	r3, [pc, #344]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d121      	bne.n	80042ac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e09e      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	2b02      	cmp	r3, #2
 8004272:	d107      	bne.n	8004284 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004274:	4b50      	ldr	r3, [pc, #320]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d115      	bne.n	80042ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e092      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d107      	bne.n	800429c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800428c:	4b4a      	ldr	r3, [pc, #296]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d109      	bne.n	80042ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e086      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800429c:	4b46      	ldr	r3, [pc, #280]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e07e      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042ac:	4b42      	ldr	r3, [pc, #264]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f023 0203 	bic.w	r2, r3, #3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	493f      	ldr	r1, [pc, #252]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042be:	f7fd f96d 	bl	800159c <HAL_GetTick>
 80042c2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c4:	e00a      	b.n	80042dc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c6:	f7fd f969 	bl	800159c <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e066      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042dc:	4b36      	ldr	r3, [pc, #216]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 020c 	and.w	r2, r3, #12
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d1eb      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d008      	beq.n	800430c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042fa:	4b2f      	ldr	r3, [pc, #188]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	492c      	ldr	r1, [pc, #176]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 8004308:	4313      	orrs	r3, r2
 800430a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800430c:	4b29      	ldr	r3, [pc, #164]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d210      	bcs.n	800433c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431a:	4b26      	ldr	r3, [pc, #152]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f023 0207 	bic.w	r2, r3, #7
 8004322:	4924      	ldr	r1, [pc, #144]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	4313      	orrs	r3, r2
 8004328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800432a:	4b22      	ldr	r3, [pc, #136]	; (80043b4 <HAL_RCC_ClockConfig+0x1b0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d001      	beq.n	800433c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e036      	b.n	80043aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	d008      	beq.n	800435a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004348:	4b1b      	ldr	r3, [pc, #108]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4918      	ldr	r1, [pc, #96]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 8004356:	4313      	orrs	r3, r2
 8004358:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b00      	cmp	r3, #0
 8004364:	d009      	beq.n	800437a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004366:	4b14      	ldr	r3, [pc, #80]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	4910      	ldr	r1, [pc, #64]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 8004376:	4313      	orrs	r3, r2
 8004378:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800437a:	f000 f825 	bl	80043c8 <HAL_RCC_GetSysClockFreq>
 800437e:	4601      	mov	r1, r0
 8004380:	4b0d      	ldr	r3, [pc, #52]	; (80043b8 <HAL_RCC_ClockConfig+0x1b4>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	091b      	lsrs	r3, r3, #4
 8004386:	f003 030f 	and.w	r3, r3, #15
 800438a:	4a0c      	ldr	r2, [pc, #48]	; (80043bc <HAL_RCC_ClockConfig+0x1b8>)
 800438c:	5cd3      	ldrb	r3, [r2, r3]
 800438e:	f003 031f 	and.w	r3, r3, #31
 8004392:	fa21 f303 	lsr.w	r3, r1, r3
 8004396:	4a0a      	ldr	r2, [pc, #40]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800439a:	4b0a      	ldr	r3, [pc, #40]	; (80043c4 <HAL_RCC_ClockConfig+0x1c0>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fc ff92 	bl	80012c8 <HAL_InitTick>
 80043a4:	4603      	mov	r3, r0
 80043a6:	72fb      	strb	r3, [r7, #11]

  return status;
 80043a8:	7afb      	ldrb	r3, [r7, #11]
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40022000 	.word	0x40022000
 80043b8:	40021000 	.word	0x40021000
 80043bc:	080099f4 	.word	0x080099f4
 80043c0:	20000000 	.word	0x20000000
 80043c4:	20000004 	.word	0x20000004

080043c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b089      	sub	sp, #36	; 0x24
 80043cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043ce:	2300      	movs	r3, #0
 80043d0:	61fb      	str	r3, [r7, #28]
 80043d2:	2300      	movs	r3, #0
 80043d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043d6:	4b3d      	ldr	r3, [pc, #244]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043e0:	4b3a      	ldr	r3, [pc, #232]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f003 0303 	and.w	r3, r3, #3
 80043e8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <HAL_RCC_GetSysClockFreq+0x34>
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	2b0c      	cmp	r3, #12
 80043f4:	d121      	bne.n	800443a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d11e      	bne.n	800443a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043fc:	4b33      	ldr	r3, [pc, #204]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0308 	and.w	r3, r3, #8
 8004404:	2b00      	cmp	r3, #0
 8004406:	d107      	bne.n	8004418 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004408:	4b30      	ldr	r3, [pc, #192]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 800440a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800440e:	0a1b      	lsrs	r3, r3, #8
 8004410:	f003 030f 	and.w	r3, r3, #15
 8004414:	61fb      	str	r3, [r7, #28]
 8004416:	e005      	b.n	8004424 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004418:	4b2c      	ldr	r3, [pc, #176]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	091b      	lsrs	r3, r3, #4
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004424:	4a2a      	ldr	r2, [pc, #168]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800442c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10d      	bne.n	8004450 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004438:	e00a      	b.n	8004450 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	2b04      	cmp	r3, #4
 800443e:	d102      	bne.n	8004446 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004440:	4b24      	ldr	r3, [pc, #144]	; (80044d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004442:	61bb      	str	r3, [r7, #24]
 8004444:	e004      	b.n	8004450 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	2b08      	cmp	r3, #8
 800444a:	d101      	bne.n	8004450 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800444c:	4b22      	ldr	r3, [pc, #136]	; (80044d8 <HAL_RCC_GetSysClockFreq+0x110>)
 800444e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	2b0c      	cmp	r3, #12
 8004454:	d133      	bne.n	80044be <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004456:	4b1d      	ldr	r3, [pc, #116]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	2b02      	cmp	r3, #2
 8004464:	d002      	beq.n	800446c <HAL_RCC_GetSysClockFreq+0xa4>
 8004466:	2b03      	cmp	r3, #3
 8004468:	d003      	beq.n	8004472 <HAL_RCC_GetSysClockFreq+0xaa>
 800446a:	e005      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800446c:	4b19      	ldr	r3, [pc, #100]	; (80044d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800446e:	617b      	str	r3, [r7, #20]
      break;
 8004470:	e005      	b.n	800447e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004472:	4b19      	ldr	r3, [pc, #100]	; (80044d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004474:	617b      	str	r3, [r7, #20]
      break;
 8004476:	e002      	b.n	800447e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	617b      	str	r3, [r7, #20]
      break;
 800447c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800447e:	4b13      	ldr	r3, [pc, #76]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	091b      	lsrs	r3, r3, #4
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	3301      	adds	r3, #1
 800448a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800448c:	4b0f      	ldr	r3, [pc, #60]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	0a1b      	lsrs	r3, r3, #8
 8004492:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	fb02 f203 	mul.w	r2, r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044a4:	4b09      	ldr	r3, [pc, #36]	; (80044cc <HAL_RCC_GetSysClockFreq+0x104>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	0e5b      	lsrs	r3, r3, #25
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	3301      	adds	r3, #1
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044bc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80044be:	69bb      	ldr	r3, [r7, #24]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3724      	adds	r7, #36	; 0x24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	40021000 	.word	0x40021000
 80044d0:	08009a0c 	.word	0x08009a0c
 80044d4:	00f42400 	.word	0x00f42400
 80044d8:	007a1200 	.word	0x007a1200

080044dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e0:	4b03      	ldr	r3, [pc, #12]	; (80044f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044e2:	681b      	ldr	r3, [r3, #0]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	20000000 	.word	0x20000000

080044f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044f8:	f7ff fff0 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 80044fc:	4601      	mov	r1, r0
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0a1b      	lsrs	r3, r3, #8
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	4a04      	ldr	r2, [pc, #16]	; (800451c <HAL_RCC_GetPCLK1Freq+0x28>)
 800450a:	5cd3      	ldrb	r3, [r2, r3]
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004514:	4618      	mov	r0, r3
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40021000 	.word	0x40021000
 800451c:	08009a04 	.word	0x08009a04

08004520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004524:	f7ff ffda 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 8004528:	4601      	mov	r1, r0
 800452a:	4b06      	ldr	r3, [pc, #24]	; (8004544 <HAL_RCC_GetPCLK2Freq+0x24>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	0adb      	lsrs	r3, r3, #11
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	4a04      	ldr	r2, [pc, #16]	; (8004548 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004536:	5cd3      	ldrb	r3, [r2, r3]
 8004538:	f003 031f 	and.w	r3, r3, #31
 800453c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004540:	4618      	mov	r0, r3
 8004542:	bd80      	pop	{r7, pc}
 8004544:	40021000 	.word	0x40021000
 8004548:	08009a04 	.word	0x08009a04

0800454c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	220f      	movs	r2, #15
 800455a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800455c:	4b12      	ldr	r3, [pc, #72]	; (80045a8 <HAL_RCC_GetClockConfig+0x5c>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 0203 	and.w	r2, r3, #3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004568:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <HAL_RCC_GetClockConfig+0x5c>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004574:	4b0c      	ldr	r3, [pc, #48]	; (80045a8 <HAL_RCC_GetClockConfig+0x5c>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004580:	4b09      	ldr	r3, [pc, #36]	; (80045a8 <HAL_RCC_GetClockConfig+0x5c>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	08db      	lsrs	r3, r3, #3
 8004586:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800458e:	4b07      	ldr	r3, [pc, #28]	; (80045ac <HAL_RCC_GetClockConfig+0x60>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0207 	and.w	r2, r3, #7
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	601a      	str	r2, [r3, #0]
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	40021000 	.word	0x40021000
 80045ac:	40022000 	.word	0x40022000

080045b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80045b8:	2300      	movs	r3, #0
 80045ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80045bc:	4b2a      	ldr	r3, [pc, #168]	; (8004668 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d003      	beq.n	80045d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80045c8:	f7ff f9d2 	bl	8003970 <HAL_PWREx_GetVoltageRange>
 80045cc:	6178      	str	r0, [r7, #20]
 80045ce:	e014      	b.n	80045fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80045d0:	4b25      	ldr	r3, [pc, #148]	; (8004668 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d4:	4a24      	ldr	r2, [pc, #144]	; (8004668 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045da:	6593      	str	r3, [r2, #88]	; 0x58
 80045dc:	4b22      	ldr	r3, [pc, #136]	; (8004668 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045e4:	60fb      	str	r3, [r7, #12]
 80045e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045e8:	f7ff f9c2 	bl	8003970 <HAL_PWREx_GetVoltageRange>
 80045ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045ee:	4b1e      	ldr	r3, [pc, #120]	; (8004668 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f2:	4a1d      	ldr	r2, [pc, #116]	; (8004668 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004600:	d10b      	bne.n	800461a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b80      	cmp	r3, #128	; 0x80
 8004606:	d919      	bls.n	800463c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2ba0      	cmp	r3, #160	; 0xa0
 800460c:	d902      	bls.n	8004614 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800460e:	2302      	movs	r3, #2
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	e013      	b.n	800463c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004614:	2301      	movs	r3, #1
 8004616:	613b      	str	r3, [r7, #16]
 8004618:	e010      	b.n	800463c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2b80      	cmp	r3, #128	; 0x80
 800461e:	d902      	bls.n	8004626 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004620:	2303      	movs	r3, #3
 8004622:	613b      	str	r3, [r7, #16]
 8004624:	e00a      	b.n	800463c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b80      	cmp	r3, #128	; 0x80
 800462a:	d102      	bne.n	8004632 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800462c:	2302      	movs	r3, #2
 800462e:	613b      	str	r3, [r7, #16]
 8004630:	e004      	b.n	800463c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b70      	cmp	r3, #112	; 0x70
 8004636:	d101      	bne.n	800463c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004638:	2301      	movs	r3, #1
 800463a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800463c:	4b0b      	ldr	r3, [pc, #44]	; (800466c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f023 0207 	bic.w	r2, r3, #7
 8004644:	4909      	ldr	r1, [pc, #36]	; (800466c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	4313      	orrs	r3, r2
 800464a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800464c:	4b07      	ldr	r3, [pc, #28]	; (800466c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0307 	and.w	r3, r3, #7
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	429a      	cmp	r2, r3
 8004658:	d001      	beq.n	800465e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e000      	b.n	8004660 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40021000 	.word	0x40021000
 800466c:	40022000 	.word	0x40022000

08004670 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004678:	2300      	movs	r3, #0
 800467a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800467c:	2300      	movs	r3, #0
 800467e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004688:	2b00      	cmp	r3, #0
 800468a:	d03f      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004690:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004694:	d01c      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8004696:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800469a:	d802      	bhi.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00e      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80046a0:	e01f      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80046a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046a6:	d003      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80046a8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046ac:	d01c      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80046ae:	e018      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046b0:	4b85      	ldr	r3, [pc, #532]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	4a84      	ldr	r2, [pc, #528]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046bc:	e015      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	3304      	adds	r3, #4
 80046c2:	2100      	movs	r1, #0
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 fab9 	bl	8004c3c <RCCEx_PLLSAI1_Config>
 80046ca:	4603      	mov	r3, r0
 80046cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046ce:	e00c      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3320      	adds	r3, #32
 80046d4:	2100      	movs	r1, #0
 80046d6:	4618      	mov	r0, r3
 80046d8:	f000 fba0 	bl	8004e1c <RCCEx_PLLSAI2_Config>
 80046dc:	4603      	mov	r3, r0
 80046de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046e0:	e003      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	74fb      	strb	r3, [r7, #19]
      break;
 80046e6:	e000      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80046e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046ea:	7cfb      	ldrb	r3, [r7, #19]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10b      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046f0:	4b75      	ldr	r3, [pc, #468]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046fe:	4972      	ldr	r1, [pc, #456]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004700:	4313      	orrs	r3, r2
 8004702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004706:	e001      	b.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004708:	7cfb      	ldrb	r3, [r7, #19]
 800470a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d03f      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800471c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004720:	d01c      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004722:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004726:	d802      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00e      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800472c:	e01f      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800472e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004732:	d003      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004734:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004738:	d01c      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800473a:	e018      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800473c:	4b62      	ldr	r3, [pc, #392]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	4a61      	ldr	r2, [pc, #388]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004746:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004748:	e015      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	3304      	adds	r3, #4
 800474e:	2100      	movs	r1, #0
 8004750:	4618      	mov	r0, r3
 8004752:	f000 fa73 	bl	8004c3c <RCCEx_PLLSAI1_Config>
 8004756:	4603      	mov	r3, r0
 8004758:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800475a:	e00c      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	3320      	adds	r3, #32
 8004760:	2100      	movs	r1, #0
 8004762:	4618      	mov	r0, r3
 8004764:	f000 fb5a 	bl	8004e1c <RCCEx_PLLSAI2_Config>
 8004768:	4603      	mov	r3, r0
 800476a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800476c:	e003      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	74fb      	strb	r3, [r7, #19]
      break;
 8004772:	e000      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004774:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004776:	7cfb      	ldrb	r3, [r7, #19]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10b      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800477c:	4b52      	ldr	r3, [pc, #328]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800477e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004782:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800478a:	494f      	ldr	r1, [pc, #316]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004792:	e001      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004794:	7cfb      	ldrb	r3, [r7, #19]
 8004796:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 80a0 	beq.w	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047a6:	2300      	movs	r3, #0
 80047a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047aa:	4b47      	ldr	r3, [pc, #284]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80047b6:	2301      	movs	r3, #1
 80047b8:	e000      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80047ba:	2300      	movs	r3, #0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00d      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047c0:	4b41      	ldr	r3, [pc, #260]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c4:	4a40      	ldr	r2, [pc, #256]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047ca:	6593      	str	r3, [r2, #88]	; 0x58
 80047cc:	4b3e      	ldr	r3, [pc, #248]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047d4:	60bb      	str	r3, [r7, #8]
 80047d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047d8:	2301      	movs	r3, #1
 80047da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047dc:	4b3b      	ldr	r3, [pc, #236]	; (80048cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a3a      	ldr	r2, [pc, #232]	; (80048cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047e8:	f7fc fed8 	bl	800159c <HAL_GetTick>
 80047ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047ee:	e009      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047f0:	f7fc fed4 	bl	800159c <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d902      	bls.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	74fb      	strb	r3, [r7, #19]
        break;
 8004802:	e005      	b.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004804:	4b31      	ldr	r3, [pc, #196]	; (80048cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0ef      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004810:	7cfb      	ldrb	r3, [r7, #19]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d15c      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004816:	4b2c      	ldr	r3, [pc, #176]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004818:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800481c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004820:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d01f      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800482e:	697a      	ldr	r2, [r7, #20]
 8004830:	429a      	cmp	r2, r3
 8004832:	d019      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004834:	4b24      	ldr	r3, [pc, #144]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800483a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800483e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004840:	4b21      	ldr	r3, [pc, #132]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004842:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004846:	4a20      	ldr	r2, [pc, #128]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800484c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004850:	4b1d      	ldr	r3, [pc, #116]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004856:	4a1c      	ldr	r2, [pc, #112]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004858:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800485c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004860:	4a19      	ldr	r2, [pc, #100]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d016      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004872:	f7fc fe93 	bl	800159c <HAL_GetTick>
 8004876:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004878:	e00b      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800487a:	f7fc fe8f 	bl	800159c <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	f241 3288 	movw	r2, #5000	; 0x1388
 8004888:	4293      	cmp	r3, r2
 800488a:	d902      	bls.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	74fb      	strb	r3, [r7, #19]
            break;
 8004890:	e006      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004892:	4b0d      	ldr	r3, [pc, #52]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d0ec      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80048a0:	7cfb      	ldrb	r3, [r7, #19]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10c      	bne.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048a6:	4b08      	ldr	r3, [pc, #32]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048b6:	4904      	ldr	r1, [pc, #16]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80048be:	e009      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048c0:	7cfb      	ldrb	r3, [r7, #19]
 80048c2:	74bb      	strb	r3, [r7, #18]
 80048c4:	e006      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80048c6:	bf00      	nop
 80048c8:	40021000 	.word	0x40021000
 80048cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d0:	7cfb      	ldrb	r3, [r7, #19]
 80048d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048d4:	7c7b      	ldrb	r3, [r7, #17]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d105      	bne.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048da:	4b9e      	ldr	r3, [pc, #632]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048de:	4a9d      	ldr	r2, [pc, #628]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00a      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048f2:	4b98      	ldr	r3, [pc, #608]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f8:	f023 0203 	bic.w	r2, r3, #3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004900:	4994      	ldr	r1, [pc, #592]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004902:	4313      	orrs	r3, r2
 8004904:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00a      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004914:	4b8f      	ldr	r3, [pc, #572]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491a:	f023 020c 	bic.w	r2, r3, #12
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004922:	498c      	ldr	r1, [pc, #560]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0304 	and.w	r3, r3, #4
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00a      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004936:	4b87      	ldr	r3, [pc, #540]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800493c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004944:	4983      	ldr	r1, [pc, #524]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004946:	4313      	orrs	r3, r2
 8004948:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0308 	and.w	r3, r3, #8
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00a      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004958:	4b7e      	ldr	r3, [pc, #504]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800495a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800495e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004966:	497b      	ldr	r1, [pc, #492]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004968:	4313      	orrs	r3, r2
 800496a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0310 	and.w	r3, r3, #16
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800497a:	4b76      	ldr	r3, [pc, #472]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800497c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004980:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004988:	4972      	ldr	r1, [pc, #456]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00a      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800499c:	4b6d      	ldr	r3, [pc, #436]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800499e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049aa:	496a      	ldr	r1, [pc, #424]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049be:	4b65      	ldr	r3, [pc, #404]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049cc:	4961      	ldr	r1, [pc, #388]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049e0:	4b5c      	ldr	r3, [pc, #368]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ee:	4959      	ldr	r1, [pc, #356]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a02:	4b54      	ldr	r3, [pc, #336]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a08:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a10:	4950      	ldr	r1, [pc, #320]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a24:	4b4b      	ldr	r3, [pc, #300]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a32:	4948      	ldr	r1, [pc, #288]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a46:	4b43      	ldr	r3, [pc, #268]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a54:	493f      	ldr	r1, [pc, #252]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d028      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a68:	4b3a      	ldr	r3, [pc, #232]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a76:	4937      	ldr	r1, [pc, #220]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a86:	d106      	bne.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a88:	4b32      	ldr	r3, [pc, #200]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	4a31      	ldr	r2, [pc, #196]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a92:	60d3      	str	r3, [r2, #12]
 8004a94:	e011      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a9e:	d10c      	bne.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	3304      	adds	r3, #4
 8004aa4:	2101      	movs	r1, #1
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 f8c8 	bl	8004c3c <RCCEx_PLLSAI1_Config>
 8004aac:	4603      	mov	r3, r0
 8004aae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004ab0:	7cfb      	ldrb	r3, [r7, #19]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004ab6:	7cfb      	ldrb	r3, [r7, #19]
 8004ab8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d028      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ac6:	4b23      	ldr	r3, [pc, #140]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004acc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad4:	491f      	ldr	r1, [pc, #124]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ae4:	d106      	bne.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ae6:	4b1b      	ldr	r3, [pc, #108]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	4a1a      	ldr	r2, [pc, #104]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004aec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004af0:	60d3      	str	r3, [r2, #12]
 8004af2:	e011      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004afc:	d10c      	bne.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	3304      	adds	r3, #4
 8004b02:	2101      	movs	r1, #1
 8004b04:	4618      	mov	r0, r3
 8004b06:	f000 f899 	bl	8004c3c <RCCEx_PLLSAI1_Config>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b0e:	7cfb      	ldrb	r3, [r7, #19]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004b14:	7cfb      	ldrb	r3, [r7, #19]
 8004b16:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d02b      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b24:	4b0b      	ldr	r3, [pc, #44]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b32:	4908      	ldr	r1, [pc, #32]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b34:	4313      	orrs	r3, r2
 8004b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b42:	d109      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b44:	4b03      	ldr	r3, [pc, #12]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	4a02      	ldr	r2, [pc, #8]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b4e:	60d3      	str	r3, [r2, #12]
 8004b50:	e014      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004b52:	bf00      	nop
 8004b54:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b60:	d10c      	bne.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	3304      	adds	r3, #4
 8004b66:	2101      	movs	r1, #1
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f000 f867 	bl	8004c3c <RCCEx_PLLSAI1_Config>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b72:	7cfb      	ldrb	r3, [r7, #19]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004b78:	7cfb      	ldrb	r3, [r7, #19]
 8004b7a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d02f      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b88:	4b2b      	ldr	r3, [pc, #172]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b96:	4928      	ldr	r1, [pc, #160]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ba2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ba6:	d10d      	bne.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3304      	adds	r3, #4
 8004bac:	2102      	movs	r1, #2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 f844 	bl	8004c3c <RCCEx_PLLSAI1_Config>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bb8:	7cfb      	ldrb	r3, [r7, #19]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d014      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004bbe:	7cfb      	ldrb	r3, [r7, #19]
 8004bc0:	74bb      	strb	r3, [r7, #18]
 8004bc2:	e011      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004bcc:	d10c      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	3320      	adds	r3, #32
 8004bd2:	2102      	movs	r1, #2
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f000 f921 	bl	8004e1c <RCCEx_PLLSAI2_Config>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bde:	7cfb      	ldrb	r3, [r7, #19]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004be4:	7cfb      	ldrb	r3, [r7, #19]
 8004be6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00a      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004bf4:	4b10      	ldr	r3, [pc, #64]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bfa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c02:	490d      	ldr	r1, [pc, #52]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00b      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c16:	4b08      	ldr	r3, [pc, #32]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c1c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c26:	4904      	ldr	r1, [pc, #16]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c2e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3718      	adds	r7, #24
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	40021000 	.word	0x40021000

08004c3c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c46:	2300      	movs	r3, #0
 8004c48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c4a:	4b73      	ldr	r3, [pc, #460]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f003 0303 	and.w	r3, r3, #3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d018      	beq.n	8004c88 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c56:	4b70      	ldr	r3, [pc, #448]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	f003 0203 	and.w	r2, r3, #3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d10d      	bne.n	8004c82 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
       ||
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d009      	beq.n	8004c82 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004c6e:	4b6a      	ldr	r3, [pc, #424]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	091b      	lsrs	r3, r3, #4
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	1c5a      	adds	r2, r3, #1
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
       ||
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d044      	beq.n	8004d0c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	73fb      	strb	r3, [r7, #15]
 8004c86:	e041      	b.n	8004d0c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d00c      	beq.n	8004caa <RCCEx_PLLSAI1_Config+0x6e>
 8004c90:	2b03      	cmp	r3, #3
 8004c92:	d013      	beq.n	8004cbc <RCCEx_PLLSAI1_Config+0x80>
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d120      	bne.n	8004cda <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c98:	4b5f      	ldr	r3, [pc, #380]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d11d      	bne.n	8004ce0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ca8:	e01a      	b.n	8004ce0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004caa:	4b5b      	ldr	r3, [pc, #364]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d116      	bne.n	8004ce4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cba:	e013      	b.n	8004ce4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cbc:	4b56      	ldr	r3, [pc, #344]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10f      	bne.n	8004ce8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cc8:	4b53      	ldr	r3, [pc, #332]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d109      	bne.n	8004ce8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cd8:	e006      	b.n	8004ce8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	73fb      	strb	r3, [r7, #15]
      break;
 8004cde:	e004      	b.n	8004cea <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004ce0:	bf00      	nop
 8004ce2:	e002      	b.n	8004cea <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004ce4:	bf00      	nop
 8004ce6:	e000      	b.n	8004cea <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004ce8:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10d      	bne.n	8004d0c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cf0:	4b49      	ldr	r3, [pc, #292]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6819      	ldr	r1, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	3b01      	subs	r3, #1
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	430b      	orrs	r3, r1
 8004d06:	4944      	ldr	r1, [pc, #272]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d0c:	7bfb      	ldrb	r3, [r7, #15]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d17d      	bne.n	8004e0e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d12:	4b41      	ldr	r3, [pc, #260]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a40      	ldr	r2, [pc, #256]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d18:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d1e:	f7fc fc3d 	bl	800159c <HAL_GetTick>
 8004d22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d24:	e009      	b.n	8004d3a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d26:	f7fc fc39 	bl	800159c <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d902      	bls.n	8004d3a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	73fb      	strb	r3, [r7, #15]
        break;
 8004d38:	e005      	b.n	8004d46 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d3a:	4b37      	ldr	r3, [pc, #220]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1ef      	bne.n	8004d26 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004d46:	7bfb      	ldrb	r3, [r7, #15]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d160      	bne.n	8004e0e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d111      	bne.n	8004d76 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d52:	4b31      	ldr	r3, [pc, #196]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004d5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6892      	ldr	r2, [r2, #8]
 8004d62:	0211      	lsls	r1, r2, #8
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	68d2      	ldr	r2, [r2, #12]
 8004d68:	0912      	lsrs	r2, r2, #4
 8004d6a:	0452      	lsls	r2, r2, #17
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	492a      	ldr	r1, [pc, #168]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	610b      	str	r3, [r1, #16]
 8004d74:	e027      	b.n	8004dc6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d112      	bne.n	8004da2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d7c:	4b26      	ldr	r3, [pc, #152]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004d84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6892      	ldr	r2, [r2, #8]
 8004d8c:	0211      	lsls	r1, r2, #8
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6912      	ldr	r2, [r2, #16]
 8004d92:	0852      	lsrs	r2, r2, #1
 8004d94:	3a01      	subs	r2, #1
 8004d96:	0552      	lsls	r2, r2, #21
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	491f      	ldr	r1, [pc, #124]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	610b      	str	r3, [r1, #16]
 8004da0:	e011      	b.n	8004dc6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004da2:	4b1d      	ldr	r3, [pc, #116]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004daa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	6892      	ldr	r2, [r2, #8]
 8004db2:	0211      	lsls	r1, r2, #8
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6952      	ldr	r2, [r2, #20]
 8004db8:	0852      	lsrs	r2, r2, #1
 8004dba:	3a01      	subs	r2, #1
 8004dbc:	0652      	lsls	r2, r2, #25
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	4915      	ldr	r1, [pc, #84]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004dc6:	4b14      	ldr	r3, [pc, #80]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a13      	ldr	r2, [pc, #76]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004dcc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004dd0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd2:	f7fc fbe3 	bl	800159c <HAL_GetTick>
 8004dd6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dd8:	e009      	b.n	8004dee <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dda:	f7fc fbdf 	bl	800159c <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d902      	bls.n	8004dee <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	73fb      	strb	r3, [r7, #15]
          break;
 8004dec:	e005      	b.n	8004dfa <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dee:	4b0a      	ldr	r3, [pc, #40]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d0ef      	beq.n	8004dda <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004dfa:	7bfb      	ldrb	r3, [r7, #15]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d106      	bne.n	8004e0e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e00:	4b05      	ldr	r3, [pc, #20]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e02:	691a      	ldr	r2, [r3, #16]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	4903      	ldr	r1, [pc, #12]	; (8004e18 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3710      	adds	r7, #16
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40021000 	.word	0x40021000

08004e1c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e26:	2300      	movs	r3, #0
 8004e28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e2a:	4b68      	ldr	r3, [pc, #416]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	f003 0303 	and.w	r3, r3, #3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d018      	beq.n	8004e68 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e36:	4b65      	ldr	r3, [pc, #404]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f003 0203 	and.w	r2, r3, #3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d10d      	bne.n	8004e62 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
       ||
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d009      	beq.n	8004e62 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e4e:	4b5f      	ldr	r3, [pc, #380]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	091b      	lsrs	r3, r3, #4
 8004e54:	f003 0307 	and.w	r3, r3, #7
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
       ||
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d044      	beq.n	8004eec <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	73fb      	strb	r3, [r7, #15]
 8004e66:	e041      	b.n	8004eec <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d00c      	beq.n	8004e8a <RCCEx_PLLSAI2_Config+0x6e>
 8004e70:	2b03      	cmp	r3, #3
 8004e72:	d013      	beq.n	8004e9c <RCCEx_PLLSAI2_Config+0x80>
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d120      	bne.n	8004eba <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e78:	4b54      	ldr	r3, [pc, #336]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d11d      	bne.n	8004ec0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e88:	e01a      	b.n	8004ec0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e8a:	4b50      	ldr	r3, [pc, #320]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d116      	bne.n	8004ec4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e9a:	e013      	b.n	8004ec4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e9c:	4b4b      	ldr	r3, [pc, #300]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10f      	bne.n	8004ec8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ea8:	4b48      	ldr	r3, [pc, #288]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d109      	bne.n	8004ec8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004eb8:	e006      	b.n	8004ec8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8004ebe:	e004      	b.n	8004eca <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004ec0:	bf00      	nop
 8004ec2:	e002      	b.n	8004eca <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004ec4:	bf00      	nop
 8004ec6:	e000      	b.n	8004eca <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004ec8:	bf00      	nop
    }

    if(status == HAL_OK)
 8004eca:	7bfb      	ldrb	r3, [r7, #15]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10d      	bne.n	8004eec <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ed0:	4b3e      	ldr	r3, [pc, #248]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6819      	ldr	r1, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	430b      	orrs	r3, r1
 8004ee6:	4939      	ldr	r1, [pc, #228]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004eec:	7bfb      	ldrb	r3, [r7, #15]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d167      	bne.n	8004fc2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ef2:	4b36      	ldr	r3, [pc, #216]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a35      	ldr	r2, [pc, #212]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ef8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004efc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004efe:	f7fc fb4d 	bl	800159c <HAL_GetTick>
 8004f02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f04:	e009      	b.n	8004f1a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f06:	f7fc fb49 	bl	800159c <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d902      	bls.n	8004f1a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	73fb      	strb	r3, [r7, #15]
        break;
 8004f18:	e005      	b.n	8004f26 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f1a:	4b2c      	ldr	r3, [pc, #176]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1ef      	bne.n	8004f06 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d14a      	bne.n	8004fc2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d111      	bne.n	8004f56 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f32:	4b26      	ldr	r3, [pc, #152]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6892      	ldr	r2, [r2, #8]
 8004f42:	0211      	lsls	r1, r2, #8
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	68d2      	ldr	r2, [r2, #12]
 8004f48:	0912      	lsrs	r2, r2, #4
 8004f4a:	0452      	lsls	r2, r2, #17
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	491f      	ldr	r1, [pc, #124]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	614b      	str	r3, [r1, #20]
 8004f54:	e011      	b.n	8004f7a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f56:	4b1d      	ldr	r3, [pc, #116]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004f5e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	6892      	ldr	r2, [r2, #8]
 8004f66:	0211      	lsls	r1, r2, #8
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6912      	ldr	r2, [r2, #16]
 8004f6c:	0852      	lsrs	r2, r2, #1
 8004f6e:	3a01      	subs	r2, #1
 8004f70:	0652      	lsls	r2, r2, #25
 8004f72:	430a      	orrs	r2, r1
 8004f74:	4915      	ldr	r1, [pc, #84]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f7a:	4b14      	ldr	r3, [pc, #80]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f84:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f86:	f7fc fb09 	bl	800159c <HAL_GetTick>
 8004f8a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f8c:	e009      	b.n	8004fa2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f8e:	f7fc fb05 	bl	800159c <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d902      	bls.n	8004fa2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	73fb      	strb	r3, [r7, #15]
          break;
 8004fa0:	e005      	b.n	8004fae <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fa2:	4b0a      	ldr	r3, [pc, #40]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0ef      	beq.n	8004f8e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004fae:	7bfb      	ldrb	r3, [r7, #15]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d106      	bne.n	8004fc2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004fb4:	4b05      	ldr	r3, [pc, #20]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004fb6:	695a      	ldr	r2, [r3, #20]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	4903      	ldr	r1, [pc, #12]	; (8004fcc <RCCEx_PLLSAI2_Config+0x1b0>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40021000 	.word	0x40021000

08004fd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e01d      	b.n	800501e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d106      	bne.n	8004ffc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f815 	bl	8005026 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2202      	movs	r2, #2
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	3304      	adds	r3, #4
 800500c:	4619      	mov	r1, r3
 800500e:	4610      	mov	r0, r2
 8005010:	f000 f986 	bl	8005320 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005026:	b480      	push	{r7}
 8005028:	b083      	sub	sp, #12
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800502e:	bf00      	nop
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
	...

0800503c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f042 0201 	orr.w	r2, r2, #1
 8005052:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	4b0c      	ldr	r3, [pc, #48]	; (800508c <HAL_TIM_Base_Start_IT+0x50>)
 800505c:	4013      	ands	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2b06      	cmp	r3, #6
 8005064:	d00b      	beq.n	800507e <HAL_TIM_Base_Start_IT+0x42>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800506c:	d007      	beq.n	800507e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f042 0201 	orr.w	r2, r2, #1
 800507c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3714      	adds	r7, #20
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr
 800508c:	00010007 	.word	0x00010007

08005090 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d122      	bne.n	80050ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d11b      	bne.n	80050ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0202 	mvn.w	r2, #2
 80050bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f905 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 80050d8:	e005      	b.n	80050e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f8f7 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 f908 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d122      	bne.n	8005140 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	f003 0304 	and.w	r3, r3, #4
 8005104:	2b04      	cmp	r3, #4
 8005106:	d11b      	bne.n	8005140 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f06f 0204 	mvn.w	r2, #4
 8005110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2202      	movs	r2, #2
 8005116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005122:	2b00      	cmp	r3, #0
 8005124:	d003      	beq.n	800512e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f8db 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 800512c:	e005      	b.n	800513a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f8cd 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 f8de 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b08      	cmp	r3, #8
 800514c:	d122      	bne.n	8005194 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	f003 0308 	and.w	r3, r3, #8
 8005158:	2b08      	cmp	r3, #8
 800515a:	d11b      	bne.n	8005194 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f06f 0208 	mvn.w	r2, #8
 8005164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2204      	movs	r2, #4
 800516a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f8b1 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 8005180:	e005      	b.n	800518e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 f8a3 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 f8b4 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	f003 0310 	and.w	r3, r3, #16
 800519e:	2b10      	cmp	r3, #16
 80051a0:	d122      	bne.n	80051e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	2b10      	cmp	r3, #16
 80051ae:	d11b      	bne.n	80051e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f06f 0210 	mvn.w	r2, #16
 80051b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2208      	movs	r2, #8
 80051be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f887 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 80051d4:	e005      	b.n	80051e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 f879 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 f88a 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d10e      	bne.n	8005214 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	2b01      	cmp	r3, #1
 8005202:	d107      	bne.n	8005214 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f06f 0201 	mvn.w	r2, #1
 800520c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f7fb feec 	bl	8000fec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800521e:	2b80      	cmp	r3, #128	; 0x80
 8005220:	d10e      	bne.n	8005240 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800522c:	2b80      	cmp	r3, #128	; 0x80
 800522e:	d107      	bne.n	8005240 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 f914 	bl	8005468 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800524a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800524e:	d10e      	bne.n	800526e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800525a:	2b80      	cmp	r3, #128	; 0x80
 800525c:	d107      	bne.n	800526e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f000 f907 	bl	800547c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005278:	2b40      	cmp	r3, #64	; 0x40
 800527a:	d10e      	bne.n	800529a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005286:	2b40      	cmp	r3, #64	; 0x40
 8005288:	d107      	bne.n	800529a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 f838 	bl	800530a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	f003 0320 	and.w	r3, r3, #32
 80052a4:	2b20      	cmp	r3, #32
 80052a6:	d10e      	bne.n	80052c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	f003 0320 	and.w	r3, r3, #32
 80052b2:	2b20      	cmp	r3, #32
 80052b4:	d107      	bne.n	80052c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f06f 0220 	mvn.w	r2, #32
 80052be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 f8c7 	bl	8005454 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052c6:	bf00      	nop
 80052c8:	3708      	adds	r7, #8
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052ce:	b480      	push	{r7}
 80052d0:	b083      	sub	sp, #12
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052d6:	bf00      	nop
 80052d8:	370c      	adds	r7, #12
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr

080052e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052e2:	b480      	push	{r7}
 80052e4:	b083      	sub	sp, #12
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052ea:	bf00      	nop
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052fe:	bf00      	nop
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
	...

08005320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a40      	ldr	r2, [pc, #256]	; (8005434 <TIM_Base_SetConfig+0x114>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d013      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800533e:	d00f      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a3d      	ldr	r2, [pc, #244]	; (8005438 <TIM_Base_SetConfig+0x118>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00b      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a3c      	ldr	r2, [pc, #240]	; (800543c <TIM_Base_SetConfig+0x11c>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d007      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a3b      	ldr	r2, [pc, #236]	; (8005440 <TIM_Base_SetConfig+0x120>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a3a      	ldr	r2, [pc, #232]	; (8005444 <TIM_Base_SetConfig+0x124>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d108      	bne.n	8005372 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	4313      	orrs	r3, r2
 8005370:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a2f      	ldr	r2, [pc, #188]	; (8005434 <TIM_Base_SetConfig+0x114>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d01f      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005380:	d01b      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a2c      	ldr	r2, [pc, #176]	; (8005438 <TIM_Base_SetConfig+0x118>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d017      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a2b      	ldr	r2, [pc, #172]	; (800543c <TIM_Base_SetConfig+0x11c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d013      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a2a      	ldr	r2, [pc, #168]	; (8005440 <TIM_Base_SetConfig+0x120>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00f      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a29      	ldr	r2, [pc, #164]	; (8005444 <TIM_Base_SetConfig+0x124>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d00b      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a28      	ldr	r2, [pc, #160]	; (8005448 <TIM_Base_SetConfig+0x128>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d007      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a27      	ldr	r2, [pc, #156]	; (800544c <TIM_Base_SetConfig+0x12c>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d003      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a26      	ldr	r2, [pc, #152]	; (8005450 <TIM_Base_SetConfig+0x130>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d108      	bne.n	80053cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a10      	ldr	r2, [pc, #64]	; (8005434 <TIM_Base_SetConfig+0x114>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00f      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a12      	ldr	r2, [pc, #72]	; (8005444 <TIM_Base_SetConfig+0x124>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00b      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a11      	ldr	r2, [pc, #68]	; (8005448 <TIM_Base_SetConfig+0x128>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d007      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a10      	ldr	r2, [pc, #64]	; (800544c <TIM_Base_SetConfig+0x12c>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d003      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a0f      	ldr	r2, [pc, #60]	; (8005450 <TIM_Base_SetConfig+0x130>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d103      	bne.n	8005420 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	691a      	ldr	r2, [r3, #16]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	615a      	str	r2, [r3, #20]
}
 8005426:	bf00      	nop
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	40012c00 	.word	0x40012c00
 8005438:	40000400 	.word	0x40000400
 800543c:	40000800 	.word	0x40000800
 8005440:	40000c00 	.word	0x40000c00
 8005444:	40013400 	.word	0x40013400
 8005448:	40014000 	.word	0x40014000
 800544c:	40014400 	.word	0x40014400
 8005450:	40014800 	.word	0x40014800

08005454 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e040      	b.n	8005524 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d106      	bne.n	80054b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f7fb fe8c 	bl	80011d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2224      	movs	r2, #36	; 0x24
 80054bc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f022 0201 	bic.w	r2, r2, #1
 80054cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 fabc 	bl	8005a4c <UART_SetConfig>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d101      	bne.n	80054de <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e022      	b.n	8005524 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d002      	beq.n	80054ec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fe22 	bl	8006130 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800550a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0201 	orr.w	r2, r2, #1
 800551a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 fea9 	bl	8006274 <UART_CheckIdleState>
 8005522:	4603      	mov	r3, r0
}
 8005524:	4618      	mov	r0, r3
 8005526:	3708      	adds	r7, #8
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b08a      	sub	sp, #40	; 0x28
 8005530:	af02      	add	r7, sp, #8
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	603b      	str	r3, [r7, #0]
 8005538:	4613      	mov	r3, r2
 800553a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005540:	2b20      	cmp	r3, #32
 8005542:	f040 8081 	bne.w	8005648 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d002      	beq.n	8005552 <HAL_UART_Transmit+0x26>
 800554c:	88fb      	ldrh	r3, [r7, #6]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e079      	b.n	800564a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800555c:	2b01      	cmp	r3, #1
 800555e:	d101      	bne.n	8005564 <HAL_UART_Transmit+0x38>
 8005560:	2302      	movs	r3, #2
 8005562:	e072      	b.n	800564a <HAL_UART_Transmit+0x11e>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2221      	movs	r2, #33	; 0x21
 8005576:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005578:	f7fc f810 	bl	800159c <HAL_GetTick>
 800557c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	88fa      	ldrh	r2, [r7, #6]
 8005582:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	88fa      	ldrh	r2, [r7, #6]
 800558a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005596:	d108      	bne.n	80055aa <HAL_UART_Transmit+0x7e>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d104      	bne.n	80055aa <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80055a0:	2300      	movs	r3, #0
 80055a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	61bb      	str	r3, [r7, #24]
 80055a8:	e003      	b.n	80055b2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80055ba:	e02d      	b.n	8005618 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	9300      	str	r3, [sp, #0]
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	2200      	movs	r2, #0
 80055c4:	2180      	movs	r1, #128	; 0x80
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f000 fe99 	bl	80062fe <UART_WaitOnFlagUntilTimeout>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e039      	b.n	800564a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10b      	bne.n	80055f4 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	881a      	ldrh	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055e8:	b292      	uxth	r2, r2
 80055ea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	3302      	adds	r3, #2
 80055f0:	61bb      	str	r3, [r7, #24]
 80055f2:	e008      	b.n	8005606 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	781a      	ldrb	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	b292      	uxth	r2, r2
 80055fe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	3301      	adds	r3, #1
 8005604:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800560c:	b29b      	uxth	r3, r3
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800561e:	b29b      	uxth	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1cb      	bne.n	80055bc <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	2200      	movs	r2, #0
 800562c:	2140      	movs	r1, #64	; 0x40
 800562e:	68f8      	ldr	r0, [r7, #12]
 8005630:	f000 fe65 	bl	80062fe <UART_WaitOnFlagUntilTimeout>
 8005634:	4603      	mov	r3, r0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d001      	beq.n	800563e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e005      	b.n	800564a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2220      	movs	r2, #32
 8005642:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8005644:	2300      	movs	r3, #0
 8005646:	e000      	b.n	800564a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005648:	2302      	movs	r3, #2
  }
}
 800564a:	4618      	mov	r0, r3
 800564c:	3720      	adds	r7, #32
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	4613      	mov	r3, r2
 8005660:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005666:	2b20      	cmp	r3, #32
 8005668:	f040 808a 	bne.w	8005780 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d002      	beq.n	8005678 <HAL_UART_Receive_IT+0x24>
 8005672:	88fb      	ldrh	r3, [r7, #6]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e082      	b.n	8005782 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005682:	2b01      	cmp	r3, #1
 8005684:	d101      	bne.n	800568a <HAL_UART_Receive_IT+0x36>
 8005686:	2302      	movs	r3, #2
 8005688:	e07b      	b.n	8005782 <HAL_UART_Receive_IT+0x12e>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	88fa      	ldrh	r2, [r7, #6]
 800569c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	88fa      	ldrh	r2, [r7, #6]
 80056a4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056b6:	d10e      	bne.n	80056d6 <HAL_UART_Receive_IT+0x82>
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d105      	bne.n	80056cc <HAL_UART_Receive_IT+0x78>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80056c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056ca:	e02d      	b.n	8005728 <HAL_UART_Receive_IT+0xd4>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	22ff      	movs	r2, #255	; 0xff
 80056d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056d4:	e028      	b.n	8005728 <HAL_UART_Receive_IT+0xd4>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10d      	bne.n	80056fa <HAL_UART_Receive_IT+0xa6>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d104      	bne.n	80056f0 <HAL_UART_Receive_IT+0x9c>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	22ff      	movs	r2, #255	; 0xff
 80056ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056ee:	e01b      	b.n	8005728 <HAL_UART_Receive_IT+0xd4>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	227f      	movs	r2, #127	; 0x7f
 80056f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056f8:	e016      	b.n	8005728 <HAL_UART_Receive_IT+0xd4>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005702:	d10d      	bne.n	8005720 <HAL_UART_Receive_IT+0xcc>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d104      	bne.n	8005716 <HAL_UART_Receive_IT+0xc2>
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	227f      	movs	r2, #127	; 0x7f
 8005710:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005714:	e008      	b.n	8005728 <HAL_UART_Receive_IT+0xd4>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	223f      	movs	r2, #63	; 0x3f
 800571a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800571e:	e003      	b.n	8005728 <HAL_UART_Receive_IT+0xd4>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2222      	movs	r2, #34	; 0x22
 8005732:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689a      	ldr	r2, [r3, #8]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0201 	orr.w	r2, r2, #1
 8005742:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800574c:	d107      	bne.n	800575e <HAL_UART_Receive_IT+0x10a>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d103      	bne.n	800575e <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	4a0d      	ldr	r2, [pc, #52]	; (8005790 <HAL_UART_Receive_IT+0x13c>)
 800575a:	661a      	str	r2, [r3, #96]	; 0x60
 800575c:	e002      	b.n	8005764 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	4a0c      	ldr	r2, [pc, #48]	; (8005794 <HAL_UART_Receive_IT+0x140>)
 8005762:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800577a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800577c:	2300      	movs	r3, #0
 800577e:	e000      	b.n	8005782 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8005780:	2302      	movs	r3, #2
  }
}
 8005782:	4618      	mov	r0, r3
 8005784:	3714      	adds	r7, #20
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
 800578e:	bf00      	nop
 8005790:	0800653d 	.word	0x0800653d
 8005794:	08006493 	.word	0x08006493

08005798 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b088      	sub	sp, #32
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80057b8:	69fa      	ldr	r2, [r7, #28]
 80057ba:	f640 030f 	movw	r3, #2063	; 0x80f
 80057be:	4013      	ands	r3, r2
 80057c0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d113      	bne.n	80057f0 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00e      	beq.n	80057f0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d009      	beq.n	80057f0 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 8114 	beq.w	8005a0e <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	4798      	blx	r3
      }
      return;
 80057ee:	e10e      	b.n	8005a0e <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 80d6 	beq.w	80059a4 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d105      	bne.n	800580e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 80cb 	beq.w	80059a4 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00e      	beq.n	8005836 <HAL_UART_IRQHandler+0x9e>
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800581e:	2b00      	cmp	r3, #0
 8005820:	d009      	beq.n	8005836 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2201      	movs	r2, #1
 8005828:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800582e:	f043 0201 	orr.w	r2, r3, #1
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	f003 0302 	and.w	r3, r3, #2
 800583c:	2b00      	cmp	r3, #0
 800583e:	d00e      	beq.n	800585e <HAL_UART_IRQHandler+0xc6>
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d009      	beq.n	800585e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2202      	movs	r2, #2
 8005850:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005856:	f043 0204 	orr.w	r2, r3, #4
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00e      	beq.n	8005886 <HAL_UART_IRQHandler+0xee>
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d009      	beq.n	8005886 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2204      	movs	r2, #4
 8005878:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800587e:	f043 0202 	orr.w	r2, r3, #2
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	f003 0308 	and.w	r3, r3, #8
 800588c:	2b00      	cmp	r3, #0
 800588e:	d013      	beq.n	80058b8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	f003 0320 	and.w	r3, r3, #32
 8005896:	2b00      	cmp	r3, #0
 8005898:	d104      	bne.n	80058a4 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d009      	beq.n	80058b8 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2208      	movs	r2, #8
 80058aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058b0:	f043 0208 	orr.w	r2, r3, #8
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00f      	beq.n	80058e2 <HAL_UART_IRQHandler+0x14a>
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058da:	f043 0220 	orr.w	r2, r3, #32
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	f000 8093 	beq.w	8005a12 <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	f003 0320 	and.w	r3, r3, #32
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00c      	beq.n	8005910 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	f003 0320 	and.w	r3, r3, #32
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d007      	beq.n	8005910 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005904:	2b00      	cmp	r3, #0
 8005906:	d003      	beq.n	8005910 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005914:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005920:	2b40      	cmp	r3, #64	; 0x40
 8005922:	d004      	beq.n	800592e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800592a:	2b00      	cmp	r3, #0
 800592c:	d031      	beq.n	8005992 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 fd60 	bl	80063f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800593e:	2b40      	cmp	r3, #64	; 0x40
 8005940:	d123      	bne.n	800598a <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005950:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005956:	2b00      	cmp	r3, #0
 8005958:	d013      	beq.n	8005982 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800595e:	4a30      	ldr	r2, [pc, #192]	; (8005a20 <HAL_UART_IRQHandler+0x288>)
 8005960:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005966:	4618      	mov	r0, r3
 8005968:	f7fc f81e 	bl	80019a8 <HAL_DMA_Abort_IT>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d016      	beq.n	80059a0 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800597c:	4610      	mov	r0, r2
 800597e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005980:	e00e      	b.n	80059a0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f858 	bl	8005a38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005988:	e00a      	b.n	80059a0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f854 	bl	8005a38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005990:	e006      	b.n	80059a0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f850 	bl	8005a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800599e:	e038      	b.n	8005a12 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059a0:	bf00      	nop
    return;
 80059a2:	e036      	b.n	8005a12 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00d      	beq.n	80059ca <HAL_UART_IRQHandler+0x232>
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d008      	beq.n	80059ca <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80059c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 fe0f 	bl	80065e6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059c8:	e026      	b.n	8005a18 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00d      	beq.n	80059f0 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d008      	beq.n	80059f0 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d017      	beq.n	8005a16 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	4798      	blx	r3
    }
    return;
 80059ee:	e012      	b.n	8005a16 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00e      	beq.n	8005a18 <HAL_UART_IRQHandler+0x280>
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d009      	beq.n	8005a18 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f000 fd2b 	bl	8006460 <UART_EndTransmit_IT>
    return;
 8005a0a:	bf00      	nop
 8005a0c:	e004      	b.n	8005a18 <HAL_UART_IRQHandler+0x280>
      return;
 8005a0e:	bf00      	nop
 8005a10:	e002      	b.n	8005a18 <HAL_UART_IRQHandler+0x280>
    return;
 8005a12:	bf00      	nop
 8005a14:	e000      	b.n	8005a18 <HAL_UART_IRQHandler+0x280>
    return;
 8005a16:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005a18:	3720      	adds	r7, #32
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	08006435 	.word	0x08006435

08005a24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a2c:	bf00      	nop
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a4c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005a50:	b08a      	sub	sp, #40	; 0x28
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	431a      	orrs	r2, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	4bb8      	ldr	r3, [pc, #736]	; (8005d64 <UART_SetConfig+0x318>)
 8005a82:	4013      	ands	r3, r2
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6812      	ldr	r2, [r2, #0]
 8005a88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	68da      	ldr	r2, [r3, #12]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4aae      	ldr	r2, [pc, #696]	; (8005d68 <UART_SetConfig+0x31c>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d004      	beq.n	8005abe <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aba:	4313      	orrs	r3, r2
 8005abc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4aa5      	ldr	r2, [pc, #660]	; (8005d6c <UART_SetConfig+0x320>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d126      	bne.n	8005b2a <UART_SetConfig+0xde>
 8005adc:	4ba4      	ldr	r3, [pc, #656]	; (8005d70 <UART_SetConfig+0x324>)
 8005ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ae2:	f003 0303 	and.w	r3, r3, #3
 8005ae6:	2b03      	cmp	r3, #3
 8005ae8:	d81a      	bhi.n	8005b20 <UART_SetConfig+0xd4>
 8005aea:	a201      	add	r2, pc, #4	; (adr r2, 8005af0 <UART_SetConfig+0xa4>)
 8005aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af0:	08005b01 	.word	0x08005b01
 8005af4:	08005b11 	.word	0x08005b11
 8005af8:	08005b09 	.word	0x08005b09
 8005afc:	08005b19 	.word	0x08005b19
 8005b00:	2301      	movs	r3, #1
 8005b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b06:	e105      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b08:	2302      	movs	r3, #2
 8005b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b0e:	e101      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b10:	2304      	movs	r3, #4
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b16:	e0fd      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b18:	2308      	movs	r3, #8
 8005b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b1e:	e0f9      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b20:	2310      	movs	r3, #16
 8005b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b26:	bf00      	nop
 8005b28:	e0f4      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a91      	ldr	r2, [pc, #580]	; (8005d74 <UART_SetConfig+0x328>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d138      	bne.n	8005ba6 <UART_SetConfig+0x15a>
 8005b34:	4b8e      	ldr	r3, [pc, #568]	; (8005d70 <UART_SetConfig+0x324>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b3a:	f003 030c 	and.w	r3, r3, #12
 8005b3e:	2b0c      	cmp	r3, #12
 8005b40:	d82c      	bhi.n	8005b9c <UART_SetConfig+0x150>
 8005b42:	a201      	add	r2, pc, #4	; (adr r2, 8005b48 <UART_SetConfig+0xfc>)
 8005b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b48:	08005b7d 	.word	0x08005b7d
 8005b4c:	08005b9d 	.word	0x08005b9d
 8005b50:	08005b9d 	.word	0x08005b9d
 8005b54:	08005b9d 	.word	0x08005b9d
 8005b58:	08005b8d 	.word	0x08005b8d
 8005b5c:	08005b9d 	.word	0x08005b9d
 8005b60:	08005b9d 	.word	0x08005b9d
 8005b64:	08005b9d 	.word	0x08005b9d
 8005b68:	08005b85 	.word	0x08005b85
 8005b6c:	08005b9d 	.word	0x08005b9d
 8005b70:	08005b9d 	.word	0x08005b9d
 8005b74:	08005b9d 	.word	0x08005b9d
 8005b78:	08005b95 	.word	0x08005b95
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b82:	e0c7      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b84:	2302      	movs	r3, #2
 8005b86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b8a:	e0c3      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b8c:	2304      	movs	r3, #4
 8005b8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b92:	e0bf      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b94:	2308      	movs	r3, #8
 8005b96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b9a:	e0bb      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005b9c:	2310      	movs	r3, #16
 8005b9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ba2:	bf00      	nop
 8005ba4:	e0b6      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a73      	ldr	r2, [pc, #460]	; (8005d78 <UART_SetConfig+0x32c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d125      	bne.n	8005bfc <UART_SetConfig+0x1b0>
 8005bb0:	4b6f      	ldr	r3, [pc, #444]	; (8005d70 <UART_SetConfig+0x324>)
 8005bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bb6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005bba:	2b10      	cmp	r3, #16
 8005bbc:	d011      	beq.n	8005be2 <UART_SetConfig+0x196>
 8005bbe:	2b10      	cmp	r3, #16
 8005bc0:	d802      	bhi.n	8005bc8 <UART_SetConfig+0x17c>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d005      	beq.n	8005bd2 <UART_SetConfig+0x186>
 8005bc6:	e014      	b.n	8005bf2 <UART_SetConfig+0x1a6>
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d006      	beq.n	8005bda <UART_SetConfig+0x18e>
 8005bcc:	2b30      	cmp	r3, #48	; 0x30
 8005bce:	d00c      	beq.n	8005bea <UART_SetConfig+0x19e>
 8005bd0:	e00f      	b.n	8005bf2 <UART_SetConfig+0x1a6>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bd8:	e09c      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005bda:	2302      	movs	r3, #2
 8005bdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005be0:	e098      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005be2:	2304      	movs	r3, #4
 8005be4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005be8:	e094      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005bea:	2308      	movs	r3, #8
 8005bec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf0:	e090      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005bf2:	2310      	movs	r3, #16
 8005bf4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf8:	bf00      	nop
 8005bfa:	e08b      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a5e      	ldr	r2, [pc, #376]	; (8005d7c <UART_SetConfig+0x330>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d125      	bne.n	8005c52 <UART_SetConfig+0x206>
 8005c06:	4b5a      	ldr	r3, [pc, #360]	; (8005d70 <UART_SetConfig+0x324>)
 8005c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005c10:	2b40      	cmp	r3, #64	; 0x40
 8005c12:	d011      	beq.n	8005c38 <UART_SetConfig+0x1ec>
 8005c14:	2b40      	cmp	r3, #64	; 0x40
 8005c16:	d802      	bhi.n	8005c1e <UART_SetConfig+0x1d2>
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d005      	beq.n	8005c28 <UART_SetConfig+0x1dc>
 8005c1c:	e014      	b.n	8005c48 <UART_SetConfig+0x1fc>
 8005c1e:	2b80      	cmp	r3, #128	; 0x80
 8005c20:	d006      	beq.n	8005c30 <UART_SetConfig+0x1e4>
 8005c22:	2bc0      	cmp	r3, #192	; 0xc0
 8005c24:	d00c      	beq.n	8005c40 <UART_SetConfig+0x1f4>
 8005c26:	e00f      	b.n	8005c48 <UART_SetConfig+0x1fc>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c2e:	e071      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c30:	2302      	movs	r3, #2
 8005c32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c36:	e06d      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c38:	2304      	movs	r3, #4
 8005c3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c3e:	e069      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c40:	2308      	movs	r3, #8
 8005c42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c46:	e065      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c48:	2310      	movs	r3, #16
 8005c4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c4e:	bf00      	nop
 8005c50:	e060      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a4a      	ldr	r2, [pc, #296]	; (8005d80 <UART_SetConfig+0x334>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d129      	bne.n	8005cb0 <UART_SetConfig+0x264>
 8005c5c:	4b44      	ldr	r3, [pc, #272]	; (8005d70 <UART_SetConfig+0x324>)
 8005c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c6a:	d014      	beq.n	8005c96 <UART_SetConfig+0x24a>
 8005c6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c70:	d802      	bhi.n	8005c78 <UART_SetConfig+0x22c>
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d007      	beq.n	8005c86 <UART_SetConfig+0x23a>
 8005c76:	e016      	b.n	8005ca6 <UART_SetConfig+0x25a>
 8005c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c7c:	d007      	beq.n	8005c8e <UART_SetConfig+0x242>
 8005c7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c82:	d00c      	beq.n	8005c9e <UART_SetConfig+0x252>
 8005c84:	e00f      	b.n	8005ca6 <UART_SetConfig+0x25a>
 8005c86:	2300      	movs	r3, #0
 8005c88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c8c:	e042      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c8e:	2302      	movs	r3, #2
 8005c90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c94:	e03e      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c96:	2304      	movs	r3, #4
 8005c98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c9c:	e03a      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005c9e:	2308      	movs	r3, #8
 8005ca0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ca4:	e036      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005ca6:	2310      	movs	r3, #16
 8005ca8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cac:	bf00      	nop
 8005cae:	e031      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a2c      	ldr	r2, [pc, #176]	; (8005d68 <UART_SetConfig+0x31c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d129      	bne.n	8005d0e <UART_SetConfig+0x2c2>
 8005cba:	4b2d      	ldr	r3, [pc, #180]	; (8005d70 <UART_SetConfig+0x324>)
 8005cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cc8:	d014      	beq.n	8005cf4 <UART_SetConfig+0x2a8>
 8005cca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cce:	d802      	bhi.n	8005cd6 <UART_SetConfig+0x28a>
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d007      	beq.n	8005ce4 <UART_SetConfig+0x298>
 8005cd4:	e016      	b.n	8005d04 <UART_SetConfig+0x2b8>
 8005cd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cda:	d007      	beq.n	8005cec <UART_SetConfig+0x2a0>
 8005cdc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ce0:	d00c      	beq.n	8005cfc <UART_SetConfig+0x2b0>
 8005ce2:	e00f      	b.n	8005d04 <UART_SetConfig+0x2b8>
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cea:	e013      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005cec:	2302      	movs	r3, #2
 8005cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cf2:	e00f      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005cf4:	2304      	movs	r3, #4
 8005cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cfa:	e00b      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005cfc:	2308      	movs	r3, #8
 8005cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d02:	e007      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005d04:	2310      	movs	r3, #16
 8005d06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d0a:	bf00      	nop
 8005d0c:	e002      	b.n	8005d14 <UART_SetConfig+0x2c8>
 8005d0e:	2310      	movs	r3, #16
 8005d10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a13      	ldr	r2, [pc, #76]	; (8005d68 <UART_SetConfig+0x31c>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	f040 80fe 	bne.w	8005f1c <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d24:	2b08      	cmp	r3, #8
 8005d26:	d837      	bhi.n	8005d98 <UART_SetConfig+0x34c>
 8005d28:	a201      	add	r2, pc, #4	; (adr r2, 8005d30 <UART_SetConfig+0x2e4>)
 8005d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d2e:	bf00      	nop
 8005d30:	08005d55 	.word	0x08005d55
 8005d34:	08005d99 	.word	0x08005d99
 8005d38:	08005d5d 	.word	0x08005d5d
 8005d3c:	08005d99 	.word	0x08005d99
 8005d40:	08005d89 	.word	0x08005d89
 8005d44:	08005d99 	.word	0x08005d99
 8005d48:	08005d99 	.word	0x08005d99
 8005d4c:	08005d99 	.word	0x08005d99
 8005d50:	08005d91 	.word	0x08005d91
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005d54:	f7fe fbce 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 8005d58:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d5a:	e020      	b.n	8005d9e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005d5c:	4b09      	ldr	r3, [pc, #36]	; (8005d84 <UART_SetConfig+0x338>)
 8005d5e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d60:	e01d      	b.n	8005d9e <UART_SetConfig+0x352>
 8005d62:	bf00      	nop
 8005d64:	efff69f3 	.word	0xefff69f3
 8005d68:	40008000 	.word	0x40008000
 8005d6c:	40013800 	.word	0x40013800
 8005d70:	40021000 	.word	0x40021000
 8005d74:	40004400 	.word	0x40004400
 8005d78:	40004800 	.word	0x40004800
 8005d7c:	40004c00 	.word	0x40004c00
 8005d80:	40005000 	.word	0x40005000
 8005d84:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005d88:	f7fe fb1e 	bl	80043c8 <HAL_RCC_GetSysClockFreq>
 8005d8c:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d8e:	e006      	b.n	8005d9e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005d90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d94:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d96:	e002      	b.n	8005d9e <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	76fb      	strb	r3, [r7, #27]
        break;
 8005d9c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 81b9 	beq.w	8006118 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	4613      	mov	r3, r2
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	4413      	add	r3, r2
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d305      	bcc.n	8005dc2 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d902      	bls.n	8005dc8 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	76fb      	strb	r3, [r7, #27]
 8005dc6:	e1a7      	b.n	8006118 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 8005dc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005dcc:	2b08      	cmp	r3, #8
 8005dce:	f200 8092 	bhi.w	8005ef6 <UART_SetConfig+0x4aa>
 8005dd2:	a201      	add	r2, pc, #4	; (adr r2, 8005dd8 <UART_SetConfig+0x38c>)
 8005dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd8:	08005dfd 	.word	0x08005dfd
 8005ddc:	08005ef7 	.word	0x08005ef7
 8005de0:	08005e4b 	.word	0x08005e4b
 8005de4:	08005ef7 	.word	0x08005ef7
 8005de8:	08005e7f 	.word	0x08005e7f
 8005dec:	08005ef7 	.word	0x08005ef7
 8005df0:	08005ef7 	.word	0x08005ef7
 8005df4:	08005ef7 	.word	0x08005ef7
 8005df8:	08005ecd 	.word	0x08005ecd
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8005dfc:	f7fe fb7a 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 8005e00:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	4619      	mov	r1, r3
 8005e06:	f04f 0200 	mov.w	r2, #0
 8005e0a:	f04f 0300 	mov.w	r3, #0
 8005e0e:	f04f 0400 	mov.w	r4, #0
 8005e12:	0214      	lsls	r4, r2, #8
 8005e14:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005e18:	020b      	lsls	r3, r1, #8
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	6852      	ldr	r2, [r2, #4]
 8005e1e:	0852      	lsrs	r2, r2, #1
 8005e20:	4611      	mov	r1, r2
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	eb13 0b01 	adds.w	fp, r3, r1
 8005e2a:	eb44 0c02 	adc.w	ip, r4, r2
 8005e2e:	4658      	mov	r0, fp
 8005e30:	4661      	mov	r1, ip
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f04f 0400 	mov.w	r4, #0
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	4623      	mov	r3, r4
 8005e3e:	f7fa fa17 	bl	8000270 <__aeabi_uldivmod>
 8005e42:	4603      	mov	r3, r0
 8005e44:	460c      	mov	r4, r1
 8005e46:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005e48:	e058      	b.n	8005efc <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	085b      	lsrs	r3, r3, #1
 8005e50:	f04f 0400 	mov.w	r4, #0
 8005e54:	49ae      	ldr	r1, [pc, #696]	; (8006110 <UART_SetConfig+0x6c4>)
 8005e56:	f04f 0200 	mov.w	r2, #0
 8005e5a:	eb13 0b01 	adds.w	fp, r3, r1
 8005e5e:	eb44 0c02 	adc.w	ip, r4, r2
 8005e62:	4658      	mov	r0, fp
 8005e64:	4661      	mov	r1, ip
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f04f 0400 	mov.w	r4, #0
 8005e6e:	461a      	mov	r2, r3
 8005e70:	4623      	mov	r3, r4
 8005e72:	f7fa f9fd 	bl	8000270 <__aeabi_uldivmod>
 8005e76:	4603      	mov	r3, r0
 8005e78:	460c      	mov	r4, r1
 8005e7a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005e7c:	e03e      	b.n	8005efc <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8005e7e:	f7fe faa3 	bl	80043c8 <HAL_RCC_GetSysClockFreq>
 8005e82:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	4619      	mov	r1, r3
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	f04f 0300 	mov.w	r3, #0
 8005e90:	f04f 0400 	mov.w	r4, #0
 8005e94:	0214      	lsls	r4, r2, #8
 8005e96:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005e9a:	020b      	lsls	r3, r1, #8
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	6852      	ldr	r2, [r2, #4]
 8005ea0:	0852      	lsrs	r2, r2, #1
 8005ea2:	4611      	mov	r1, r2
 8005ea4:	f04f 0200 	mov.w	r2, #0
 8005ea8:	eb13 0b01 	adds.w	fp, r3, r1
 8005eac:	eb44 0c02 	adc.w	ip, r4, r2
 8005eb0:	4658      	mov	r0, fp
 8005eb2:	4661      	mov	r1, ip
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f04f 0400 	mov.w	r4, #0
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	4623      	mov	r3, r4
 8005ec0:	f7fa f9d6 	bl	8000270 <__aeabi_uldivmod>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	460c      	mov	r4, r1
 8005ec8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005eca:	e017      	b.n	8005efc <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	085b      	lsrs	r3, r3, #1
 8005ed2:	f04f 0400 	mov.w	r4, #0
 8005ed6:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8005eda:	f144 0100 	adc.w	r1, r4, #0
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f04f 0400 	mov.w	r4, #0
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	4623      	mov	r3, r4
 8005eea:	f7fa f9c1 	bl	8000270 <__aeabi_uldivmod>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	460c      	mov	r4, r1
 8005ef2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005ef4:	e002      	b.n	8005efc <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	76fb      	strb	r3, [r7, #27]
            break;
 8005efa:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f02:	d308      	bcc.n	8005f16 <UART_SetConfig+0x4ca>
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f0a:	d204      	bcs.n	8005f16 <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	60da      	str	r2, [r3, #12]
 8005f14:	e100      	b.n	8006118 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	76fb      	strb	r3, [r7, #27]
 8005f1a:	e0fd      	b.n	8006118 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	69db      	ldr	r3, [r3, #28]
 8005f20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f24:	f040 8084 	bne.w	8006030 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 8005f28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f2c:	2b08      	cmp	r3, #8
 8005f2e:	d85f      	bhi.n	8005ff0 <UART_SetConfig+0x5a4>
 8005f30:	a201      	add	r2, pc, #4	; (adr r2, 8005f38 <UART_SetConfig+0x4ec>)
 8005f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f36:	bf00      	nop
 8005f38:	08005f5d 	.word	0x08005f5d
 8005f3c:	08005f7d 	.word	0x08005f7d
 8005f40:	08005f9d 	.word	0x08005f9d
 8005f44:	08005ff1 	.word	0x08005ff1
 8005f48:	08005fb9 	.word	0x08005fb9
 8005f4c:	08005ff1 	.word	0x08005ff1
 8005f50:	08005ff1 	.word	0x08005ff1
 8005f54:	08005ff1 	.word	0x08005ff1
 8005f58:	08005fd9 	.word	0x08005fd9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f5c:	f7fe faca 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 8005f60:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	005a      	lsls	r2, r3, #1
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	085b      	lsrs	r3, r3, #1
 8005f6c:	441a      	add	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005f7a:	e03c      	b.n	8005ff6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f7c:	f7fe fad0 	bl	8004520 <HAL_RCC_GetPCLK2Freq>
 8005f80:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	005a      	lsls	r2, r3, #1
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	085b      	lsrs	r3, r3, #1
 8005f8c:	441a      	add	r2, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005f9a:	e02c      	b.n	8005ff6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	085b      	lsrs	r3, r3, #1
 8005fa2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8005fa6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	6852      	ldr	r2, [r2, #4]
 8005fae:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005fb6:	e01e      	b.n	8005ff6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fb8:	f7fe fa06 	bl	80043c8 <HAL_RCC_GetSysClockFreq>
 8005fbc:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	005a      	lsls	r2, r3, #1
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	085b      	lsrs	r3, r3, #1
 8005fc8:	441a      	add	r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005fd6:	e00e      	b.n	8005ff6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	085b      	lsrs	r3, r3, #1
 8005fde:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005fee:	e002      	b.n	8005ff6 <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	76fb      	strb	r3, [r7, #27]
        break;
 8005ff4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	2b0f      	cmp	r3, #15
 8005ffa:	d916      	bls.n	800602a <UART_SetConfig+0x5de>
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006002:	d212      	bcs.n	800602a <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	b29b      	uxth	r3, r3
 8006008:	f023 030f 	bic.w	r3, r3, #15
 800600c:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	085b      	lsrs	r3, r3, #1
 8006012:	b29b      	uxth	r3, r3
 8006014:	f003 0307 	and.w	r3, r3, #7
 8006018:	b29a      	uxth	r2, r3
 800601a:	89fb      	ldrh	r3, [r7, #14]
 800601c:	4313      	orrs	r3, r2
 800601e:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	89fa      	ldrh	r2, [r7, #14]
 8006026:	60da      	str	r2, [r3, #12]
 8006028:	e076      	b.n	8006118 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	76fb      	strb	r3, [r7, #27]
 800602e:	e073      	b.n	8006118 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8006030:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006034:	2b08      	cmp	r3, #8
 8006036:	d85c      	bhi.n	80060f2 <UART_SetConfig+0x6a6>
 8006038:	a201      	add	r2, pc, #4	; (adr r2, 8006040 <UART_SetConfig+0x5f4>)
 800603a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603e:	bf00      	nop
 8006040:	08006065 	.word	0x08006065
 8006044:	08006083 	.word	0x08006083
 8006048:	080060a1 	.word	0x080060a1
 800604c:	080060f3 	.word	0x080060f3
 8006050:	080060bd 	.word	0x080060bd
 8006054:	080060f3 	.word	0x080060f3
 8006058:	080060f3 	.word	0x080060f3
 800605c:	080060f3 	.word	0x080060f3
 8006060:	080060db 	.word	0x080060db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006064:	f7fe fa46 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 8006068:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	085a      	lsrs	r2, r3, #1
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	441a      	add	r2, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	fbb2 f3f3 	udiv	r3, r2, r3
 800607c:	b29b      	uxth	r3, r3
 800607e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006080:	e03a      	b.n	80060f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006082:	f7fe fa4d 	bl	8004520 <HAL_RCC_GetPCLK2Freq>
 8006086:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	085a      	lsrs	r2, r3, #1
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	441a      	add	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	fbb2 f3f3 	udiv	r3, r2, r3
 800609a:	b29b      	uxth	r3, r3
 800609c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800609e:	e02b      	b.n	80060f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	085b      	lsrs	r3, r3, #1
 80060a6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80060aa:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	6852      	ldr	r2, [r2, #4]
 80060b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80060ba:	e01d      	b.n	80060f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060bc:	f7fe f984 	bl	80043c8 <HAL_RCC_GetSysClockFreq>
 80060c0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	085a      	lsrs	r2, r3, #1
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	441a      	add	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80060d8:	e00e      	b.n	80060f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80060f0:	e002      	b.n	80060f8 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	76fb      	strb	r3, [r7, #27]
        break;
 80060f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	2b0f      	cmp	r3, #15
 80060fc:	d90a      	bls.n	8006114 <UART_SetConfig+0x6c8>
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006104:	d206      	bcs.n	8006114 <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	69fa      	ldr	r2, [r7, #28]
 800610c:	60da      	str	r2, [r3, #12]
 800610e:	e003      	b.n	8006118 <UART_SetConfig+0x6cc>
 8006110:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006124:	7efb      	ldrb	r3, [r7, #27]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3728      	adds	r7, #40	; 0x28
 800612a:	46bd      	mov	sp, r7
 800612c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08006130 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	430a      	orrs	r2, r1
 8006158:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	430a      	orrs	r2, r1
 800617a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00a      	beq.n	800619e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	430a      	orrs	r2, r1
 800619c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a2:	f003 0308 	and.w	r3, r3, #8
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00a      	beq.n	80061c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	430a      	orrs	r2, r1
 80061be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c4:	f003 0310 	and.w	r3, r3, #16
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d00a      	beq.n	80061e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e6:	f003 0320 	and.w	r3, r3, #32
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00a      	beq.n	8006204 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	430a      	orrs	r2, r1
 8006202:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620c:	2b00      	cmp	r3, #0
 800620e:	d01a      	beq.n	8006246 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800622e:	d10a      	bne.n	8006246 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	430a      	orrs	r2, r1
 8006244:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00a      	beq.n	8006268 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	430a      	orrs	r2, r1
 8006266:	605a      	str	r2, [r3, #4]
  }
}
 8006268:	bf00      	nop
 800626a:	370c      	adds	r7, #12
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af02      	add	r7, sp, #8
 800627a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006282:	f7fb f98b 	bl	800159c <HAL_GetTick>
 8006286:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b08      	cmp	r3, #8
 8006294:	d10e      	bne.n	80062b4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006296:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f82a 	bl	80062fe <UART_WaitOnFlagUntilTimeout>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e020      	b.n	80062f6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0304 	and.w	r3, r3, #4
 80062be:	2b04      	cmp	r3, #4
 80062c0:	d10e      	bne.n	80062e0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f814 	bl	80062fe <UART_WaitOnFlagUntilTimeout>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e00a      	b.n	80062f6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2220      	movs	r2, #32
 80062e4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2220      	movs	r2, #32
 80062ea:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}

080062fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062fe:	b580      	push	{r7, lr}
 8006300:	b084      	sub	sp, #16
 8006302:	af00      	add	r7, sp, #0
 8006304:	60f8      	str	r0, [r7, #12]
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	603b      	str	r3, [r7, #0]
 800630a:	4613      	mov	r3, r2
 800630c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800630e:	e05d      	b.n	80063cc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006316:	d059      	beq.n	80063cc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006318:	f7fb f940 	bl	800159c <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	69ba      	ldr	r2, [r7, #24]
 8006324:	429a      	cmp	r2, r3
 8006326:	d302      	bcc.n	800632e <UART_WaitOnFlagUntilTimeout+0x30>
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d11b      	bne.n	8006366 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800633c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	689a      	ldr	r2, [r3, #8]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0201 	bic.w	r2, r2, #1
 800634c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2220      	movs	r2, #32
 8006352:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2220      	movs	r2, #32
 8006358:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e042      	b.n	80063ec <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	2b00      	cmp	r3, #0
 8006372:	d02b      	beq.n	80063cc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800637e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006382:	d123      	bne.n	80063cc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800638c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800639c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689a      	ldr	r2, [r3, #8]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 0201 	bic.w	r2, r2, #1
 80063ac:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2220      	movs	r2, #32
 80063b2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2220      	movs	r2, #32
 80063b8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2220      	movs	r2, #32
 80063be:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e00f      	b.n	80063ec <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	69da      	ldr	r2, [r3, #28]
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	4013      	ands	r3, r2
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	429a      	cmp	r2, r3
 80063da:	bf0c      	ite	eq
 80063dc:	2301      	moveq	r3, #1
 80063de:	2300      	movne	r3, #0
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	461a      	mov	r2, r3
 80063e4:	79fb      	ldrb	r3, [r7, #7]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d092      	beq.n	8006310 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3710      	adds	r7, #16
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800640a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	689a      	ldr	r2, [r3, #8]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 0201 	bic.w	r2, r2, #1
 800641a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2220      	movs	r2, #32
 8006420:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006440:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f7ff faf0 	bl	8005a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006458:	bf00      	nop
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006476:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2220      	movs	r2, #32
 800647c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7ff facd 	bl	8005a24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800648a:	bf00      	nop
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006492:	b580      	push	{r7, lr}
 8006494:	b084      	sub	sp, #16
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80064a0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064a6:	2b22      	cmp	r3, #34	; 0x22
 80064a8:	d13a      	bne.n	8006520 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80064b0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064b2:	89bb      	ldrh	r3, [r7, #12]
 80064b4:	b2d9      	uxtb	r1, r3
 80064b6:	89fb      	ldrh	r3, [r7, #14]
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064be:	400a      	ands	r2, r1
 80064c0:	b2d2      	uxtb	r2, r2
 80064c2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064c8:	1c5a      	adds	r2, r3, #1
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	3b01      	subs	r3, #1
 80064d8:	b29a      	uxth	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d123      	bne.n	8006534 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064fa:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689a      	ldr	r2, [r3, #8]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f022 0201 	bic.w	r2, r2, #1
 800650a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2220      	movs	r2, #32
 8006510:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f7fa fca3 	bl	8000e64 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800651e:	e009      	b.n	8006534 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	8b1b      	ldrh	r3, [r3, #24]
 8006526:	b29a      	uxth	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f042 0208 	orr.w	r2, r2, #8
 8006530:	b292      	uxth	r2, r2
 8006532:	831a      	strh	r2, [r3, #24]
}
 8006534:	bf00      	nop
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800654a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006550:	2b22      	cmp	r3, #34	; 0x22
 8006552:	d13a      	bne.n	80065ca <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800655a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006560:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8006562:	89ba      	ldrh	r2, [r7, #12]
 8006564:	89fb      	ldrh	r3, [r7, #14]
 8006566:	4013      	ands	r3, r2
 8006568:	b29a      	uxth	r2, r3
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006572:	1c9a      	adds	r2, r3, #2
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800657e:	b29b      	uxth	r3, r3
 8006580:	3b01      	subs	r3, #1
 8006582:	b29a      	uxth	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006590:	b29b      	uxth	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d123      	bne.n	80065de <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80065a4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689a      	ldr	r2, [r3, #8]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 0201 	bic.w	r2, r2, #1
 80065b4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2220      	movs	r2, #32
 80065ba:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7fa fc4e 	bl	8000e64 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065c8:	e009      	b.n	80065de <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	8b1b      	ldrh	r3, [r3, #24]
 80065d0:	b29a      	uxth	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f042 0208 	orr.w	r2, r2, #8
 80065da:	b292      	uxth	r2, r2
 80065dc:	831a      	strh	r2, [r3, #24]
}
 80065de:	bf00      	nop
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}

080065e6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80065fa:	b480      	push	{r7}
 80065fc:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80065fe:	bf00      	nop
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800660e:	f3ef 8305 	mrs	r3, IPSR
 8006612:	60bb      	str	r3, [r7, #8]
  return(result);
 8006614:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006616:	2b00      	cmp	r3, #0
 8006618:	d10f      	bne.n	800663a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800661a:	f3ef 8310 	mrs	r3, PRIMASK
 800661e:	607b      	str	r3, [r7, #4]
  return(result);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d105      	bne.n	8006632 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006626:	f3ef 8311 	mrs	r3, BASEPRI
 800662a:	603b      	str	r3, [r7, #0]
  return(result);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d007      	beq.n	8006642 <osKernelInitialize+0x3a>
 8006632:	4b0e      	ldr	r3, [pc, #56]	; (800666c <osKernelInitialize+0x64>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2b02      	cmp	r3, #2
 8006638:	d103      	bne.n	8006642 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800663a:	f06f 0305 	mvn.w	r3, #5
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	e00c      	b.n	800665c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006642:	4b0a      	ldr	r3, [pc, #40]	; (800666c <osKernelInitialize+0x64>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d105      	bne.n	8006656 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800664a:	4b08      	ldr	r3, [pc, #32]	; (800666c <osKernelInitialize+0x64>)
 800664c:	2201      	movs	r2, #1
 800664e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006650:	2300      	movs	r3, #0
 8006652:	60fb      	str	r3, [r7, #12]
 8006654:	e002      	b.n	800665c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006656:	f04f 33ff 	mov.w	r3, #4294967295
 800665a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800665c:	68fb      	ldr	r3, [r7, #12]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3714      	adds	r7, #20
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	200000b4 	.word	0x200000b4

08006670 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006676:	f3ef 8305 	mrs	r3, IPSR
 800667a:	60bb      	str	r3, [r7, #8]
  return(result);
 800667c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10f      	bne.n	80066a2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006682:	f3ef 8310 	mrs	r3, PRIMASK
 8006686:	607b      	str	r3, [r7, #4]
  return(result);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d105      	bne.n	800669a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800668e:	f3ef 8311 	mrs	r3, BASEPRI
 8006692:	603b      	str	r3, [r7, #0]
  return(result);
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d007      	beq.n	80066aa <osKernelStart+0x3a>
 800669a:	4b0f      	ldr	r3, [pc, #60]	; (80066d8 <osKernelStart+0x68>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d103      	bne.n	80066aa <osKernelStart+0x3a>
    stat = osErrorISR;
 80066a2:	f06f 0305 	mvn.w	r3, #5
 80066a6:	60fb      	str	r3, [r7, #12]
 80066a8:	e010      	b.n	80066cc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80066aa:	4b0b      	ldr	r3, [pc, #44]	; (80066d8 <osKernelStart+0x68>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d109      	bne.n	80066c6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80066b2:	f7ff ffa2 	bl	80065fa <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80066b6:	4b08      	ldr	r3, [pc, #32]	; (80066d8 <osKernelStart+0x68>)
 80066b8:	2202      	movs	r2, #2
 80066ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80066bc:	f001 f87e 	bl	80077bc <vTaskStartScheduler>
      stat = osOK;
 80066c0:	2300      	movs	r3, #0
 80066c2:	60fb      	str	r3, [r7, #12]
 80066c4:	e002      	b.n	80066cc <osKernelStart+0x5c>
    } else {
      stat = osError;
 80066c6:	f04f 33ff 	mov.w	r3, #4294967295
 80066ca:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80066cc:	68fb      	ldr	r3, [r7, #12]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3710      	adds	r7, #16
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	200000b4 	.word	0x200000b4

080066dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80066dc:	b580      	push	{r7, lr}
 80066de:	b090      	sub	sp, #64	; 0x40
 80066e0:	af04      	add	r7, sp, #16
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80066e8:	2300      	movs	r3, #0
 80066ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066ec:	f3ef 8305 	mrs	r3, IPSR
 80066f0:	61fb      	str	r3, [r7, #28]
  return(result);
 80066f2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f040 808f 	bne.w	8006818 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066fa:	f3ef 8310 	mrs	r3, PRIMASK
 80066fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d105      	bne.n	8006712 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006706:	f3ef 8311 	mrs	r3, BASEPRI
 800670a:	617b      	str	r3, [r7, #20]
  return(result);
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d003      	beq.n	800671a <osThreadNew+0x3e>
 8006712:	4b44      	ldr	r3, [pc, #272]	; (8006824 <osThreadNew+0x148>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2b02      	cmp	r3, #2
 8006718:	d07e      	beq.n	8006818 <osThreadNew+0x13c>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d07b      	beq.n	8006818 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8006720:	2380      	movs	r3, #128	; 0x80
 8006722:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006724:	2318      	movs	r3, #24
 8006726:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8006728:	2300      	movs	r3, #0
 800672a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800672c:	f04f 33ff 	mov.w	r3, #4294967295
 8006730:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d045      	beq.n	80067c4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d002      	beq.n	8006746 <osThreadNew+0x6a>
        name = attr->name;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d002      	beq.n	8006754 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006756:	2b00      	cmp	r3, #0
 8006758:	d008      	beq.n	800676c <osThreadNew+0x90>
 800675a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675c:	2b38      	cmp	r3, #56	; 0x38
 800675e:	d805      	bhi.n	800676c <osThreadNew+0x90>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b00      	cmp	r3, #0
 800676a:	d001      	beq.n	8006770 <osThreadNew+0x94>
        return (NULL);
 800676c:	2300      	movs	r3, #0
 800676e:	e054      	b.n	800681a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d003      	beq.n	8006780 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	089b      	lsrs	r3, r3, #2
 800677e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00e      	beq.n	80067a6 <osThreadNew+0xca>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	2b5f      	cmp	r3, #95	; 0x5f
 800678e:	d90a      	bls.n	80067a6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006794:	2b00      	cmp	r3, #0
 8006796:	d006      	beq.n	80067a6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d002      	beq.n	80067a6 <osThreadNew+0xca>
        mem = 1;
 80067a0:	2301      	movs	r3, #1
 80067a2:	623b      	str	r3, [r7, #32]
 80067a4:	e010      	b.n	80067c8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10c      	bne.n	80067c8 <osThreadNew+0xec>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d108      	bne.n	80067c8 <osThreadNew+0xec>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d104      	bne.n	80067c8 <osThreadNew+0xec>
          mem = 0;
 80067be:	2300      	movs	r3, #0
 80067c0:	623b      	str	r3, [r7, #32]
 80067c2:	e001      	b.n	80067c8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80067c4:	2300      	movs	r3, #0
 80067c6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80067c8:	6a3b      	ldr	r3, [r7, #32]
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d110      	bne.n	80067f0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80067d6:	9202      	str	r2, [sp, #8]
 80067d8:	9301      	str	r3, [sp, #4]
 80067da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067dc:	9300      	str	r3, [sp, #0]
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f000 fdab 	bl	8007340 <xTaskCreateStatic>
 80067ea:	4603      	mov	r3, r0
 80067ec:	613b      	str	r3, [r7, #16]
 80067ee:	e013      	b.n	8006818 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80067f0:	6a3b      	ldr	r3, [r7, #32]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d110      	bne.n	8006818 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80067f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	f107 0310 	add.w	r3, r7, #16
 80067fe:	9301      	str	r3, [sp, #4]
 8006800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006802:	9300      	str	r3, [sp, #0]
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	f000 fdf3 	bl	80073f4 <xTaskCreate>
 800680e:	4603      	mov	r3, r0
 8006810:	2b01      	cmp	r3, #1
 8006812:	d001      	beq.n	8006818 <osThreadNew+0x13c>
          hTask = NULL;
 8006814:	2300      	movs	r3, #0
 8006816:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006818:	693b      	ldr	r3, [r7, #16]
}
 800681a:	4618      	mov	r0, r3
 800681c:	3730      	adds	r7, #48	; 0x30
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	200000b4 	.word	0x200000b4

08006828 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	4a07      	ldr	r2, [pc, #28]	; (8006854 <vApplicationGetIdleTaskMemory+0x2c>)
 8006838:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	4a06      	ldr	r2, [pc, #24]	; (8006858 <vApplicationGetIdleTaskMemory+0x30>)
 800683e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2280      	movs	r2, #128	; 0x80
 8006844:	601a      	str	r2, [r3, #0]
}
 8006846:	bf00      	nop
 8006848:	3714      	adds	r7, #20
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	200000b8 	.word	0x200000b8
 8006858:	20000118 	.word	0x20000118

0800685c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	4a07      	ldr	r2, [pc, #28]	; (8006888 <vApplicationGetTimerTaskMemory+0x2c>)
 800686c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	4a06      	ldr	r2, [pc, #24]	; (800688c <vApplicationGetTimerTaskMemory+0x30>)
 8006872:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f44f 7280 	mov.w	r2, #256	; 0x100
 800687a:	601a      	str	r2, [r3, #0]
}
 800687c:	bf00      	nop
 800687e:	3714      	adds	r7, #20
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr
 8006888:	20000318 	.word	0x20000318
 800688c:	20000378 	.word	0x20000378

08006890 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f103 0208 	add.w	r2, r3, #8
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f04f 32ff 	mov.w	r2, #4294967295
 80068a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f103 0208 	add.w	r2, r3, #8
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f103 0208 	add.w	r2, r3, #8
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80068c4:	bf00      	nop
 80068c6:	370c      	adds	r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80068de:	bf00      	nop
 80068e0:	370c      	adds	r7, #12
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80068ea:	b480      	push	{r7}
 80068ec:	b085      	sub	sp, #20
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
 80068f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	689a      	ldr	r2, [r3, #8]
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	683a      	ldr	r2, [r7, #0]
 800690e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	683a      	ldr	r2, [r7, #0]
 8006914:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	1c5a      	adds	r2, r3, #1
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	601a      	str	r2, [r3, #0]
}
 8006926:	bf00      	nop
 8006928:	3714      	adds	r7, #20
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006932:	b480      	push	{r7}
 8006934:	b085      	sub	sp, #20
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
 800693a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006948:	d103      	bne.n	8006952 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	e00c      	b.n	800696c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	3308      	adds	r3, #8
 8006956:	60fb      	str	r3, [r7, #12]
 8006958:	e002      	b.n	8006960 <vListInsert+0x2e>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	60fb      	str	r3, [r7, #12]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68ba      	ldr	r2, [r7, #8]
 8006968:	429a      	cmp	r2, r3
 800696a:	d2f6      	bcs.n	800695a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	683a      	ldr	r2, [r7, #0]
 8006986:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	1c5a      	adds	r2, r3, #1
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	601a      	str	r2, [r3, #0]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6892      	ldr	r2, [r2, #8]
 80069ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	6852      	ldr	r2, [r2, #4]
 80069c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d103      	bne.n	80069d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689a      	ldr	r2, [r3, #8]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	1e5a      	subs	r2, r3, #1
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3714      	adds	r7, #20
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d109      	bne.n	8006a20 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a10:	f383 8811 	msr	BASEPRI, r3
 8006a14:	f3bf 8f6f 	isb	sy
 8006a18:	f3bf 8f4f 	dsb	sy
 8006a1c:	60bb      	str	r3, [r7, #8]
 8006a1e:	e7fe      	b.n	8006a1e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006a20:	f002 f834 	bl	8008a8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a2c:	68f9      	ldr	r1, [r7, #12]
 8006a2e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a30:	fb01 f303 	mul.w	r3, r1, r3
 8006a34:	441a      	add	r2, r3
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a50:	3b01      	subs	r3, #1
 8006a52:	68f9      	ldr	r1, [r7, #12]
 8006a54:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a56:	fb01 f303 	mul.w	r3, r1, r3
 8006a5a:	441a      	add	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	22ff      	movs	r2, #255	; 0xff
 8006a64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	22ff      	movs	r2, #255	; 0xff
 8006a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d109      	bne.n	8006a8a <xQueueGenericReset+0x92>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00f      	beq.n	8006a9e <xQueueGenericReset+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	3310      	adds	r3, #16
 8006a82:	4618      	mov	r0, r3
 8006a84:	f001 f908 	bl	8007c98 <xTaskRemoveFromEventList>
 8006a88:	e009      	b.n	8006a9e <xQueueGenericReset+0xa6>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	3310      	adds	r3, #16
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fefe 	bl	8006890 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	3324      	adds	r3, #36	; 0x24
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7ff fef9 	bl	8006890 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006a9e:	f002 f823 	bl	8008ae8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006aa2:	2301      	movs	r3, #1
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b08e      	sub	sp, #56	; 0x38
 8006ab0:	af02      	add	r7, sp, #8
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
 8006ab8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d109      	bne.n	8006ad4 <xQueueGenericCreateStatic+0x28>
 8006ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ad2:	e7fe      	b.n	8006ad2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d109      	bne.n	8006aee <xQueueGenericCreateStatic+0x42>
 8006ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ade:	f383 8811 	msr	BASEPRI, r3
 8006ae2:	f3bf 8f6f 	isb	sy
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	627b      	str	r3, [r7, #36]	; 0x24
 8006aec:	e7fe      	b.n	8006aec <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d002      	beq.n	8006afa <xQueueGenericCreateStatic+0x4e>
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <xQueueGenericCreateStatic+0x52>
 8006afa:	2301      	movs	r3, #1
 8006afc:	e000      	b.n	8006b00 <xQueueGenericCreateStatic+0x54>
 8006afe:	2300      	movs	r3, #0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d109      	bne.n	8006b18 <xQueueGenericCreateStatic+0x6c>
 8006b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b08:	f383 8811 	msr	BASEPRI, r3
 8006b0c:	f3bf 8f6f 	isb	sy
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	623b      	str	r3, [r7, #32]
 8006b16:	e7fe      	b.n	8006b16 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d102      	bne.n	8006b24 <xQueueGenericCreateStatic+0x78>
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <xQueueGenericCreateStatic+0x7c>
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <xQueueGenericCreateStatic+0x7e>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d109      	bne.n	8006b42 <xQueueGenericCreateStatic+0x96>
 8006b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	61fb      	str	r3, [r7, #28]
 8006b40:	e7fe      	b.n	8006b40 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006b42:	2350      	movs	r3, #80	; 0x50
 8006b44:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	2b50      	cmp	r3, #80	; 0x50
 8006b4a:	d009      	beq.n	8006b60 <xQueueGenericCreateStatic+0xb4>
 8006b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	61bb      	str	r3, [r7, #24]
 8006b5e:	e7fe      	b.n	8006b5e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006b60:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00d      	beq.n	8006b88 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006b74:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	68b9      	ldr	r1, [r7, #8]
 8006b82:	68f8      	ldr	r0, [r7, #12]
 8006b84:	f000 f805 	bl	8006b92 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3730      	adds	r7, #48	; 0x30
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b084      	sub	sp, #16
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	60f8      	str	r0, [r7, #12]
 8006b9a:	60b9      	str	r1, [r7, #8]
 8006b9c:	607a      	str	r2, [r7, #4]
 8006b9e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d103      	bne.n	8006bae <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	69ba      	ldr	r2, [r7, #24]
 8006baa:	601a      	str	r2, [r3, #0]
 8006bac:	e002      	b.n	8006bb4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006bc0:	2101      	movs	r1, #1
 8006bc2:	69b8      	ldr	r0, [r7, #24]
 8006bc4:	f7ff ff18 	bl	80069f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	78fa      	ldrb	r2, [r7, #3]
 8006bcc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006bd0:	bf00      	nop
 8006bd2:	3710      	adds	r7, #16
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}

08006bd8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b08e      	sub	sp, #56	; 0x38
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
 8006be4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006be6:	2300      	movs	r3, #0
 8006be8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d109      	bne.n	8006c08 <xQueueGenericSend+0x30>
 8006bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf8:	f383 8811 	msr	BASEPRI, r3
 8006bfc:	f3bf 8f6f 	isb	sy
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c06:	e7fe      	b.n	8006c06 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d103      	bne.n	8006c16 <xQueueGenericSend+0x3e>
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <xQueueGenericSend+0x42>
 8006c16:	2301      	movs	r3, #1
 8006c18:	e000      	b.n	8006c1c <xQueueGenericSend+0x44>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d109      	bne.n	8006c34 <xQueueGenericSend+0x5c>
 8006c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	f3bf 8f6f 	isb	sy
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	627b      	str	r3, [r7, #36]	; 0x24
 8006c32:	e7fe      	b.n	8006c32 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d103      	bne.n	8006c42 <xQueueGenericSend+0x6a>
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d101      	bne.n	8006c46 <xQueueGenericSend+0x6e>
 8006c42:	2301      	movs	r3, #1
 8006c44:	e000      	b.n	8006c48 <xQueueGenericSend+0x70>
 8006c46:	2300      	movs	r3, #0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d109      	bne.n	8006c60 <xQueueGenericSend+0x88>
 8006c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c50:	f383 8811 	msr	BASEPRI, r3
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	f3bf 8f4f 	dsb	sy
 8006c5c:	623b      	str	r3, [r7, #32]
 8006c5e:	e7fe      	b.n	8006c5e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c60:	f001 f9ca 	bl	8007ff8 <xTaskGetSchedulerState>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d102      	bne.n	8006c70 <xQueueGenericSend+0x98>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d101      	bne.n	8006c74 <xQueueGenericSend+0x9c>
 8006c70:	2301      	movs	r3, #1
 8006c72:	e000      	b.n	8006c76 <xQueueGenericSend+0x9e>
 8006c74:	2300      	movs	r3, #0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d109      	bne.n	8006c8e <xQueueGenericSend+0xb6>
 8006c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	61fb      	str	r3, [r7, #28]
 8006c8c:	e7fe      	b.n	8006c8c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c8e:	f001 fefd 	bl	8008a8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d302      	bcc.n	8006ca4 <xQueueGenericSend+0xcc>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b02      	cmp	r3, #2
 8006ca2:	d112      	bne.n	8006cca <xQueueGenericSend+0xf2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	68b9      	ldr	r1, [r7, #8]
 8006ca8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006caa:	f000 f9dd 	bl	8007068 <prvCopyDataToQueue>
 8006cae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d004      	beq.n	8006cc2 <xQueueGenericSend+0xea>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cba:	3324      	adds	r3, #36	; 0x24
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f000 ffeb 	bl	8007c98 <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006cc2:	f001 ff11 	bl	8008ae8 <vPortExitCritical>
				return pdPASS;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e062      	b.n	8006d90 <xQueueGenericSend+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d103      	bne.n	8006cd8 <xQueueGenericSend+0x100>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006cd0:	f001 ff0a 	bl	8008ae8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	e05b      	b.n	8006d90 <xQueueGenericSend+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d106      	bne.n	8006cec <xQueueGenericSend+0x114>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006cde:	f107 0314 	add.w	r3, r7, #20
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f001 f83a 	bl	8007d5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006cec:	f001 fefc 	bl	8008ae8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cf0:	f000 fdca 	bl	8007888 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cf4:	f001 feca 	bl	8008a8c <vPortEnterCritical>
 8006cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cfa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cfe:	b25b      	sxtb	r3, r3
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d04:	d103      	bne.n	8006d0e <xQueueGenericSend+0x136>
 8006d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d14:	b25b      	sxtb	r3, r3
 8006d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d1a:	d103      	bne.n	8006d24 <xQueueGenericSend+0x14c>
 8006d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d24:	f001 fee0 	bl	8008ae8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d28:	1d3a      	adds	r2, r7, #4
 8006d2a:	f107 0314 	add.w	r3, r7, #20
 8006d2e:	4611      	mov	r1, r2
 8006d30:	4618      	mov	r0, r3
 8006d32:	f001 f829 	bl	8007d88 <xTaskCheckForTimeOut>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d123      	bne.n	8006d84 <xQueueGenericSend+0x1ac>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d3e:	f000 fa8b 	bl	8007258 <prvIsQueueFull>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d017      	beq.n	8006d78 <xQueueGenericSend+0x1a0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d4a:	3310      	adds	r3, #16
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	4611      	mov	r1, r2
 8006d50:	4618      	mov	r0, r3
 8006d52:	f000 ff53 	bl	8007bfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d56:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d58:	f000 fa16 	bl	8007188 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d5c:	f000 fda2 	bl	80078a4 <xTaskResumeAll>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d193      	bne.n	8006c8e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8006d66:	4b0c      	ldr	r3, [pc, #48]	; (8006d98 <xQueueGenericSend+0x1c0>)
 8006d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	f3bf 8f6f 	isb	sy
 8006d76:	e78a      	b.n	8006c8e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d7a:	f000 fa05 	bl	8007188 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d7e:	f000 fd91 	bl	80078a4 <xTaskResumeAll>
 8006d82:	e784      	b.n	8006c8e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006d84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d86:	f000 f9ff 	bl	8007188 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d8a:	f000 fd8b 	bl	80078a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006d8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3738      	adds	r7, #56	; 0x38
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	e000ed04 	.word	0xe000ed04

08006d9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b08e      	sub	sp, #56	; 0x38
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	60b9      	str	r1, [r7, #8]
 8006da6:	607a      	str	r2, [r7, #4]
 8006da8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d109      	bne.n	8006dc8 <xQueueGenericSendFromISR+0x2c>
 8006db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db8:	f383 8811 	msr	BASEPRI, r3
 8006dbc:	f3bf 8f6f 	isb	sy
 8006dc0:	f3bf 8f4f 	dsb	sy
 8006dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8006dc6:	e7fe      	b.n	8006dc6 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d103      	bne.n	8006dd6 <xQueueGenericSendFromISR+0x3a>
 8006dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <xQueueGenericSendFromISR+0x3e>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e000      	b.n	8006ddc <xQueueGenericSendFromISR+0x40>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d109      	bne.n	8006df4 <xQueueGenericSendFromISR+0x58>
 8006de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de4:	f383 8811 	msr	BASEPRI, r3
 8006de8:	f3bf 8f6f 	isb	sy
 8006dec:	f3bf 8f4f 	dsb	sy
 8006df0:	623b      	str	r3, [r7, #32]
 8006df2:	e7fe      	b.n	8006df2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d103      	bne.n	8006e02 <xQueueGenericSendFromISR+0x66>
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d101      	bne.n	8006e06 <xQueueGenericSendFromISR+0x6a>
 8006e02:	2301      	movs	r3, #1
 8006e04:	e000      	b.n	8006e08 <xQueueGenericSendFromISR+0x6c>
 8006e06:	2300      	movs	r3, #0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d109      	bne.n	8006e20 <xQueueGenericSendFromISR+0x84>
 8006e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e10:	f383 8811 	msr	BASEPRI, r3
 8006e14:	f3bf 8f6f 	isb	sy
 8006e18:	f3bf 8f4f 	dsb	sy
 8006e1c:	61fb      	str	r3, [r7, #28]
 8006e1e:	e7fe      	b.n	8006e1e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e20:	f001 ff10 	bl	8008c44 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e24:	f3ef 8211 	mrs	r2, BASEPRI
 8006e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2c:	f383 8811 	msr	BASEPRI, r3
 8006e30:	f3bf 8f6f 	isb	sy
 8006e34:	f3bf 8f4f 	dsb	sy
 8006e38:	61ba      	str	r2, [r7, #24]
 8006e3a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e3c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d302      	bcc.n	8006e52 <xQueueGenericSendFromISR+0xb6>
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d12c      	bne.n	8006eac <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e5c:	683a      	ldr	r2, [r7, #0]
 8006e5e:	68b9      	ldr	r1, [r7, #8]
 8006e60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e62:	f000 f901 	bl	8007068 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e66:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e6e:	d112      	bne.n	8006e96 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d016      	beq.n	8006ea6 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e7a:	3324      	adds	r3, #36	; 0x24
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f000 ff0b 	bl	8007c98 <xTaskRemoveFromEventList>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00e      	beq.n	8006ea6 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d00b      	beq.n	8006ea6 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2201      	movs	r2, #1
 8006e92:	601a      	str	r2, [r3, #0]
 8006e94:	e007      	b.n	8006ea6 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006e96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	b25a      	sxtb	r2, r3
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006eaa:	e001      	b.n	8006eb0 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006eac:	2300      	movs	r3, #0
 8006eae:	637b      	str	r3, [r7, #52]	; 0x34
 8006eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3738      	adds	r7, #56	; 0x38
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b08c      	sub	sp, #48	; 0x30
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d109      	bne.n	8006ef2 <xQueueReceive+0x2e>
	__asm volatile
 8006ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee2:	f383 8811 	msr	BASEPRI, r3
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	623b      	str	r3, [r7, #32]
 8006ef0:	e7fe      	b.n	8006ef0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d103      	bne.n	8006f00 <xQueueReceive+0x3c>
 8006ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d101      	bne.n	8006f04 <xQueueReceive+0x40>
 8006f00:	2301      	movs	r3, #1
 8006f02:	e000      	b.n	8006f06 <xQueueReceive+0x42>
 8006f04:	2300      	movs	r3, #0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d109      	bne.n	8006f1e <xQueueReceive+0x5a>
 8006f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0e:	f383 8811 	msr	BASEPRI, r3
 8006f12:	f3bf 8f6f 	isb	sy
 8006f16:	f3bf 8f4f 	dsb	sy
 8006f1a:	61fb      	str	r3, [r7, #28]
 8006f1c:	e7fe      	b.n	8006f1c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f1e:	f001 f86b 	bl	8007ff8 <xTaskGetSchedulerState>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d102      	bne.n	8006f2e <xQueueReceive+0x6a>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d101      	bne.n	8006f32 <xQueueReceive+0x6e>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e000      	b.n	8006f34 <xQueueReceive+0x70>
 8006f32:	2300      	movs	r3, #0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d109      	bne.n	8006f4c <xQueueReceive+0x88>
 8006f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	61bb      	str	r3, [r7, #24]
 8006f4a:	e7fe      	b.n	8006f4a <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f4c:	f001 fd9e 	bl	8008a8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f54:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d014      	beq.n	8006f86 <xQueueReceive+0xc2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006f5c:	68b9      	ldr	r1, [r7, #8]
 8006f5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f60:	f000 f8ec 	bl	800713c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f66:	1e5a      	subs	r2, r3, #1
 8006f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f6a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d004      	beq.n	8006f7e <xQueueReceive+0xba>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f76:	3310      	adds	r3, #16
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f000 fe8d 	bl	8007c98 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006f7e:	f001 fdb3 	bl	8008ae8 <vPortExitCritical>
				return pdPASS;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e069      	b.n	800705a <xQueueReceive+0x196>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d103      	bne.n	8006f94 <xQueueReceive+0xd0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f8c:	f001 fdac 	bl	8008ae8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f90:	2300      	movs	r3, #0
 8006f92:	e062      	b.n	800705a <xQueueReceive+0x196>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d106      	bne.n	8006fa8 <xQueueReceive+0xe4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f9a:	f107 0310 	add.w	r3, r7, #16
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f000 fedc 	bl	8007d5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006fa8:	f001 fd9e 	bl	8008ae8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006fac:	f000 fc6c 	bl	8007888 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006fb0:	f001 fd6c 	bl	8008a8c <vPortEnterCritical>
 8006fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fba:	b25b      	sxtb	r3, r3
 8006fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc0:	d103      	bne.n	8006fca <xQueueReceive+0x106>
 8006fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fd0:	b25b      	sxtb	r3, r3
 8006fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd6:	d103      	bne.n	8006fe0 <xQueueReceive+0x11c>
 8006fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fe0:	f001 fd82 	bl	8008ae8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006fe4:	1d3a      	adds	r2, r7, #4
 8006fe6:	f107 0310 	add.w	r3, r7, #16
 8006fea:	4611      	mov	r1, r2
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 fecb 	bl	8007d88 <xTaskCheckForTimeOut>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d123      	bne.n	8007040 <xQueueReceive+0x17c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ff8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ffa:	f000 f917 	bl	800722c <prvIsQueueEmpty>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	d017      	beq.n	8007034 <xQueueReceive+0x170>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007006:	3324      	adds	r3, #36	; 0x24
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	4611      	mov	r1, r2
 800700c:	4618      	mov	r0, r3
 800700e:	f000 fdf5 	bl	8007bfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007012:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007014:	f000 f8b8 	bl	8007188 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007018:	f000 fc44 	bl	80078a4 <xTaskResumeAll>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d194      	bne.n	8006f4c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8007022:	4b10      	ldr	r3, [pc, #64]	; (8007064 <xQueueReceive+0x1a0>)
 8007024:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007028:	601a      	str	r2, [r3, #0]
 800702a:	f3bf 8f4f 	dsb	sy
 800702e:	f3bf 8f6f 	isb	sy
 8007032:	e78b      	b.n	8006f4c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007034:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007036:	f000 f8a7 	bl	8007188 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800703a:	f000 fc33 	bl	80078a4 <xTaskResumeAll>
 800703e:	e785      	b.n	8006f4c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007040:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007042:	f000 f8a1 	bl	8007188 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007046:	f000 fc2d 	bl	80078a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800704a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800704c:	f000 f8ee 	bl	800722c <prvIsQueueEmpty>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	f43f af7a 	beq.w	8006f4c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007058:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800705a:	4618      	mov	r0, r3
 800705c:	3730      	adds	r7, #48	; 0x30
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	e000ed04 	.word	0xe000ed04

08007068 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007074:	2300      	movs	r3, #0
 8007076:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10d      	bne.n	80070a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d14d      	bne.n	800712a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	4618      	mov	r0, r3
 8007094:	f000 ffce 	bl	8008034 <xTaskPriorityDisinherit>
 8007098:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	609a      	str	r2, [r3, #8]
 80070a0:	e043      	b.n	800712a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d119      	bne.n	80070dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6858      	ldr	r0, [r3, #4]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b0:	461a      	mov	r2, r3
 80070b2:	68b9      	ldr	r1, [r7, #8]
 80070b4:	f002 f804 	bl	80090c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	685a      	ldr	r2, [r3, #4]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c0:	441a      	add	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d32b      	bcc.n	800712a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	605a      	str	r2, [r3, #4]
 80070da:	e026      	b.n	800712a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	68d8      	ldr	r0, [r3, #12]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e4:	461a      	mov	r2, r3
 80070e6:	68b9      	ldr	r1, [r7, #8]
 80070e8:	f001 ffea 	bl	80090c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	68da      	ldr	r2, [r3, #12]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f4:	425b      	negs	r3, r3
 80070f6:	441a      	add	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	68da      	ldr	r2, [r3, #12]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	429a      	cmp	r2, r3
 8007106:	d207      	bcs.n	8007118 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689a      	ldr	r2, [r3, #8]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007110:	425b      	negs	r3, r3
 8007112:	441a      	add	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b02      	cmp	r3, #2
 800711c:	d105      	bne.n	800712a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d002      	beq.n	800712a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	3b01      	subs	r3, #1
 8007128:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	1c5a      	adds	r2, r3, #1
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007132:	697b      	ldr	r3, [r7, #20]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714a:	2b00      	cmp	r3, #0
 800714c:	d018      	beq.n	8007180 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	68da      	ldr	r2, [r3, #12]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007156:	441a      	add	r2, r3
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68da      	ldr	r2, [r3, #12]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	429a      	cmp	r2, r3
 8007166:	d303      	bcc.n	8007170 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68d9      	ldr	r1, [r3, #12]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007178:	461a      	mov	r2, r3
 800717a:	6838      	ldr	r0, [r7, #0]
 800717c:	f001 ffa0 	bl	80090c0 <memcpy>
	}
}
 8007180:	bf00      	nop
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007190:	f001 fc7c 	bl	8008a8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800719a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800719c:	e011      	b.n	80071c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d012      	beq.n	80071cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3324      	adds	r3, #36	; 0x24
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 fd74 	bl	8007c98 <xTaskRemoveFromEventList>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d001      	beq.n	80071ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80071b6:	f000 fe47 	bl	8007e48 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80071ba:	7bfb      	ldrb	r3, [r7, #15]
 80071bc:	3b01      	subs	r3, #1
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80071c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	dce9      	bgt.n	800719e <prvUnlockQueue+0x16>
 80071ca:	e000      	b.n	80071ce <prvUnlockQueue+0x46>
					break;
 80071cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	22ff      	movs	r2, #255	; 0xff
 80071d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80071d6:	f001 fc87 	bl	8008ae8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80071da:	f001 fc57 	bl	8008a8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071e6:	e011      	b.n	800720c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d012      	beq.n	8007216 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3310      	adds	r3, #16
 80071f4:	4618      	mov	r0, r3
 80071f6:	f000 fd4f 	bl	8007c98 <xTaskRemoveFromEventList>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007200:	f000 fe22 	bl	8007e48 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007204:	7bbb      	ldrb	r3, [r7, #14]
 8007206:	3b01      	subs	r3, #1
 8007208:	b2db      	uxtb	r3, r3
 800720a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800720c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007210:	2b00      	cmp	r3, #0
 8007212:	dce9      	bgt.n	80071e8 <prvUnlockQueue+0x60>
 8007214:	e000      	b.n	8007218 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007216:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	22ff      	movs	r2, #255	; 0xff
 800721c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007220:	f001 fc62 	bl	8008ae8 <vPortExitCritical>
}
 8007224:	bf00      	nop
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007234:	f001 fc2a 	bl	8008a8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800723c:	2b00      	cmp	r3, #0
 800723e:	d102      	bne.n	8007246 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007240:	2301      	movs	r3, #1
 8007242:	60fb      	str	r3, [r7, #12]
 8007244:	e001      	b.n	800724a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007246:	2300      	movs	r3, #0
 8007248:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800724a:	f001 fc4d 	bl	8008ae8 <vPortExitCritical>

	return xReturn;
 800724e:	68fb      	ldr	r3, [r7, #12]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007260:	f001 fc14 	bl	8008a8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800726c:	429a      	cmp	r2, r3
 800726e:	d102      	bne.n	8007276 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007270:	2301      	movs	r3, #1
 8007272:	60fb      	str	r3, [r7, #12]
 8007274:	e001      	b.n	800727a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800727a:	f001 fc35 	bl	8008ae8 <vPortExitCritical>

	return xReturn;
 800727e:	68fb      	ldr	r3, [r7, #12]
}
 8007280:	4618      	mov	r0, r3
 8007282:	3710      	adds	r7, #16
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007292:	2300      	movs	r3, #0
 8007294:	60fb      	str	r3, [r7, #12]
 8007296:	e014      	b.n	80072c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007298:	4a0e      	ldr	r2, [pc, #56]	; (80072d4 <vQueueAddToRegistry+0x4c>)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10b      	bne.n	80072bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80072a4:	490b      	ldr	r1, [pc, #44]	; (80072d4 <vQueueAddToRegistry+0x4c>)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	683a      	ldr	r2, [r7, #0]
 80072aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80072ae:	4a09      	ldr	r2, [pc, #36]	; (80072d4 <vQueueAddToRegistry+0x4c>)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	00db      	lsls	r3, r3, #3
 80072b4:	4413      	add	r3, r2
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80072ba:	e005      	b.n	80072c8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	3301      	adds	r3, #1
 80072c0:	60fb      	str	r3, [r7, #12]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b07      	cmp	r3, #7
 80072c6:	d9e7      	bls.n	8007298 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80072c8:	bf00      	nop
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	20001bb8 	.word	0x20001bb8

080072d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80072e8:	f001 fbd0 	bl	8008a8c <vPortEnterCritical>
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072f2:	b25b      	sxtb	r3, r3
 80072f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072f8:	d103      	bne.n	8007302 <vQueueWaitForMessageRestricted+0x2a>
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007308:	b25b      	sxtb	r3, r3
 800730a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800730e:	d103      	bne.n	8007318 <vQueueWaitForMessageRestricted+0x40>
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007318:	f001 fbe6 	bl	8008ae8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007320:	2b00      	cmp	r3, #0
 8007322:	d106      	bne.n	8007332 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	3324      	adds	r3, #36	; 0x24
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	68b9      	ldr	r1, [r7, #8]
 800732c:	4618      	mov	r0, r3
 800732e:	f000 fc89 	bl	8007c44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007332:	6978      	ldr	r0, [r7, #20]
 8007334:	f7ff ff28 	bl	8007188 <prvUnlockQueue>
	}
 8007338:	bf00      	nop
 800733a:	3718      	adds	r7, #24
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007340:	b580      	push	{r7, lr}
 8007342:	b08e      	sub	sp, #56	; 0x38
 8007344:	af04      	add	r7, sp, #16
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800734e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007350:	2b00      	cmp	r3, #0
 8007352:	d109      	bne.n	8007368 <xTaskCreateStatic+0x28>
 8007354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007358:	f383 8811 	msr	BASEPRI, r3
 800735c:	f3bf 8f6f 	isb	sy
 8007360:	f3bf 8f4f 	dsb	sy
 8007364:	623b      	str	r3, [r7, #32]
 8007366:	e7fe      	b.n	8007366 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736a:	2b00      	cmp	r3, #0
 800736c:	d109      	bne.n	8007382 <xTaskCreateStatic+0x42>
 800736e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007372:	f383 8811 	msr	BASEPRI, r3
 8007376:	f3bf 8f6f 	isb	sy
 800737a:	f3bf 8f4f 	dsb	sy
 800737e:	61fb      	str	r3, [r7, #28]
 8007380:	e7fe      	b.n	8007380 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007382:	2360      	movs	r3, #96	; 0x60
 8007384:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	2b60      	cmp	r3, #96	; 0x60
 800738a:	d009      	beq.n	80073a0 <xTaskCreateStatic+0x60>
 800738c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	61bb      	str	r3, [r7, #24]
 800739e:	e7fe      	b.n	800739e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80073a0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80073a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d01e      	beq.n	80073e6 <xTaskCreateStatic+0xa6>
 80073a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d01b      	beq.n	80073e6 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80073b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073b6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80073b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ba:	2202      	movs	r2, #2
 80073bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80073c0:	2300      	movs	r3, #0
 80073c2:	9303      	str	r3, [sp, #12]
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	9302      	str	r3, [sp, #8]
 80073c8:	f107 0314 	add.w	r3, r7, #20
 80073cc:	9301      	str	r3, [sp, #4]
 80073ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	68b9      	ldr	r1, [r7, #8]
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f000 f850 	bl	800747e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073de:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073e0:	f000 f8de 	bl	80075a0 <prvAddNewTaskToReadyList>
 80073e4:	e001      	b.n	80073ea <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80073e6:	2300      	movs	r3, #0
 80073e8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80073ea:	697b      	ldr	r3, [r7, #20]
	}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3728      	adds	r7, #40	; 0x28
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b08c      	sub	sp, #48	; 0x30
 80073f8:	af04      	add	r7, sp, #16
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	603b      	str	r3, [r7, #0]
 8007400:	4613      	mov	r3, r2
 8007402:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007404:	88fb      	ldrh	r3, [r7, #6]
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	4618      	mov	r0, r3
 800740a:	f001 fc59 	bl	8008cc0 <pvPortMalloc>
 800740e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00e      	beq.n	8007434 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007416:	2060      	movs	r0, #96	; 0x60
 8007418:	f001 fc52 	bl	8008cc0 <pvPortMalloc>
 800741c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d003      	beq.n	800742c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	631a      	str	r2, [r3, #48]	; 0x30
 800742a:	e005      	b.n	8007438 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800742c:	6978      	ldr	r0, [r7, #20]
 800742e:	f001 fd09 	bl	8008e44 <vPortFree>
 8007432:	e001      	b.n	8007438 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007434:	2300      	movs	r3, #0
 8007436:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d017      	beq.n	800746e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	2200      	movs	r2, #0
 8007442:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007446:	88fa      	ldrh	r2, [r7, #6]
 8007448:	2300      	movs	r3, #0
 800744a:	9303      	str	r3, [sp, #12]
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	9302      	str	r3, [sp, #8]
 8007450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007452:	9301      	str	r3, [sp, #4]
 8007454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	68b9      	ldr	r1, [r7, #8]
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 f80e 	bl	800747e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007462:	69f8      	ldr	r0, [r7, #28]
 8007464:	f000 f89c 	bl	80075a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007468:	2301      	movs	r3, #1
 800746a:	61bb      	str	r3, [r7, #24]
 800746c:	e002      	b.n	8007474 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800746e:	f04f 33ff 	mov.w	r3, #4294967295
 8007472:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007474:	69bb      	ldr	r3, [r7, #24]
	}
 8007476:	4618      	mov	r0, r3
 8007478:	3720      	adds	r7, #32
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800747e:	b580      	push	{r7, lr}
 8007480:	b088      	sub	sp, #32
 8007482:	af00      	add	r7, sp, #0
 8007484:	60f8      	str	r0, [r7, #12]
 8007486:	60b9      	str	r1, [r7, #8]
 8007488:	607a      	str	r2, [r7, #4]
 800748a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	009b      	lsls	r3, r3, #2
 8007494:	461a      	mov	r2, r3
 8007496:	21a5      	movs	r1, #165	; 0xa5
 8007498:	f001 fe1d 	bl	80090d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800749c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80074a6:	3b01      	subs	r3, #1
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	4413      	add	r3, r2
 80074ac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	f023 0307 	bic.w	r3, r3, #7
 80074b4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	f003 0307 	and.w	r3, r3, #7
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d009      	beq.n	80074d4 <prvInitialiseNewTask+0x56>
 80074c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c4:	f383 8811 	msr	BASEPRI, r3
 80074c8:	f3bf 8f6f 	isb	sy
 80074cc:	f3bf 8f4f 	dsb	sy
 80074d0:	617b      	str	r3, [r7, #20]
 80074d2:	e7fe      	b.n	80074d2 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d01f      	beq.n	800751a <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074da:	2300      	movs	r3, #0
 80074dc:	61fb      	str	r3, [r7, #28]
 80074de:	e012      	b.n	8007506 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074e0:	68ba      	ldr	r2, [r7, #8]
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	4413      	add	r3, r2
 80074e6:	7819      	ldrb	r1, [r3, #0]
 80074e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	4413      	add	r3, r2
 80074ee:	3334      	adds	r3, #52	; 0x34
 80074f0:	460a      	mov	r2, r1
 80074f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	4413      	add	r3, r2
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d006      	beq.n	800750e <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	3301      	adds	r3, #1
 8007504:	61fb      	str	r3, [r7, #28]
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	2b0f      	cmp	r3, #15
 800750a:	d9e9      	bls.n	80074e0 <prvInitialiseNewTask+0x62>
 800750c:	e000      	b.n	8007510 <prvInitialiseNewTask+0x92>
			{
				break;
 800750e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007512:	2200      	movs	r2, #0
 8007514:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007518:	e003      	b.n	8007522 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800751a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800751c:	2200      	movs	r2, #0
 800751e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007524:	2b37      	cmp	r3, #55	; 0x37
 8007526:	d901      	bls.n	800752c <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007528:	2337      	movs	r3, #55	; 0x37
 800752a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800752c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007530:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007534:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007536:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753a:	2200      	movs	r2, #0
 800753c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800753e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007540:	3304      	adds	r3, #4
 8007542:	4618      	mov	r0, r3
 8007544:	f7ff f9c4 	bl	80068d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800754a:	3318      	adds	r3, #24
 800754c:	4618      	mov	r0, r3
 800754e:	f7ff f9bf 	bl	80068d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007554:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007556:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800755e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007560:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007566:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8007568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800756a:	2200      	movs	r2, #0
 800756c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800756e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007570:	2200      	movs	r2, #0
 8007572:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007576:	2200      	movs	r2, #0
 8007578:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800757c:	683a      	ldr	r2, [r7, #0]
 800757e:	68f9      	ldr	r1, [r7, #12]
 8007580:	69b8      	ldr	r0, [r7, #24]
 8007582:	f001 f95d 	bl	8008840 <pxPortInitialiseStack>
 8007586:	4602      	mov	r2, r0
 8007588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800758a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800758c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800758e:	2b00      	cmp	r3, #0
 8007590:	d002      	beq.n	8007598 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007594:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007596:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007598:	bf00      	nop
 800759a:	3720      	adds	r7, #32
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80075a8:	f001 fa70 	bl	8008a8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80075ac:	4b26      	ldr	r3, [pc, #152]	; (8007648 <prvAddNewTaskToReadyList+0xa8>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	3301      	adds	r3, #1
 80075b2:	4a25      	ldr	r2, [pc, #148]	; (8007648 <prvAddNewTaskToReadyList+0xa8>)
 80075b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80075b6:	4b25      	ldr	r3, [pc, #148]	; (800764c <prvAddNewTaskToReadyList+0xac>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d109      	bne.n	80075d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80075be:	4a23      	ldr	r2, [pc, #140]	; (800764c <prvAddNewTaskToReadyList+0xac>)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80075c4:	4b20      	ldr	r3, [pc, #128]	; (8007648 <prvAddNewTaskToReadyList+0xa8>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d110      	bne.n	80075ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80075cc:	f000 fc5a 	bl	8007e84 <prvInitialiseTaskLists>
 80075d0:	e00d      	b.n	80075ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80075d2:	4b1f      	ldr	r3, [pc, #124]	; (8007650 <prvAddNewTaskToReadyList+0xb0>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d109      	bne.n	80075ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80075da:	4b1c      	ldr	r3, [pc, #112]	; (800764c <prvAddNewTaskToReadyList+0xac>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d802      	bhi.n	80075ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80075e8:	4a18      	ldr	r2, [pc, #96]	; (800764c <prvAddNewTaskToReadyList+0xac>)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80075ee:	4b19      	ldr	r3, [pc, #100]	; (8007654 <prvAddNewTaskToReadyList+0xb4>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	3301      	adds	r3, #1
 80075f4:	4a17      	ldr	r2, [pc, #92]	; (8007654 <prvAddNewTaskToReadyList+0xb4>)
 80075f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80075f8:	4b16      	ldr	r3, [pc, #88]	; (8007654 <prvAddNewTaskToReadyList+0xb4>)
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007604:	4b14      	ldr	r3, [pc, #80]	; (8007658 <prvAddNewTaskToReadyList+0xb8>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	429a      	cmp	r2, r3
 800760a:	d903      	bls.n	8007614 <prvAddNewTaskToReadyList+0x74>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007610:	4a11      	ldr	r2, [pc, #68]	; (8007658 <prvAddNewTaskToReadyList+0xb8>)
 8007612:	6013      	str	r3, [r2, #0]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007618:	4613      	mov	r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	4413      	add	r3, r2
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	4a0e      	ldr	r2, [pc, #56]	; (800765c <prvAddNewTaskToReadyList+0xbc>)
 8007622:	441a      	add	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3304      	adds	r3, #4
 8007628:	4619      	mov	r1, r3
 800762a:	4610      	mov	r0, r2
 800762c:	f7ff f95d 	bl	80068ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007630:	f001 fa5a 	bl	8008ae8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007634:	4b06      	ldr	r3, [pc, #24]	; (8007650 <prvAddNewTaskToReadyList+0xb0>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d001      	beq.n	8007640 <prvAddNewTaskToReadyList+0xa0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800763c:	4b03      	ldr	r3, [pc, #12]	; (800764c <prvAddNewTaskToReadyList+0xac>)
 800763e:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007640:	bf00      	nop
 8007642:	3708      	adds	r7, #8
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}
 8007648:	20000c4c 	.word	0x20000c4c
 800764c:	20000778 	.word	0x20000778
 8007650:	20000c58 	.word	0x20000c58
 8007654:	20000c68 	.word	0x20000c68
 8007658:	20000c54 	.word	0x20000c54
 800765c:	2000077c 	.word	0x2000077c

08007660 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007660:	b580      	push	{r7, lr}
 8007662:	b08a      	sub	sp, #40	; 0x28
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800766a:	2300      	movs	r3, #0
 800766c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d109      	bne.n	8007688 <vTaskDelayUntil+0x28>
 8007674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007678:	f383 8811 	msr	BASEPRI, r3
 800767c:	f3bf 8f6f 	isb	sy
 8007680:	f3bf 8f4f 	dsb	sy
 8007684:	617b      	str	r3, [r7, #20]
 8007686:	e7fe      	b.n	8007686 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d109      	bne.n	80076a2 <vTaskDelayUntil+0x42>
 800768e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	613b      	str	r3, [r7, #16]
 80076a0:	e7fe      	b.n	80076a0 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 80076a2:	4b29      	ldr	r3, [pc, #164]	; (8007748 <vTaskDelayUntil+0xe8>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d009      	beq.n	80076be <vTaskDelayUntil+0x5e>
 80076aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ae:	f383 8811 	msr	BASEPRI, r3
 80076b2:	f3bf 8f6f 	isb	sy
 80076b6:	f3bf 8f4f 	dsb	sy
 80076ba:	60fb      	str	r3, [r7, #12]
 80076bc:	e7fe      	b.n	80076bc <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 80076be:	f000 f8e3 	bl	8007888 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80076c2:	4b22      	ldr	r3, [pc, #136]	; (800774c <vTaskDelayUntil+0xec>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	683a      	ldr	r2, [r7, #0]
 80076ce:	4413      	add	r3, r2
 80076d0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	6a3a      	ldr	r2, [r7, #32]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d20b      	bcs.n	80076f4 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	69fa      	ldr	r2, [r7, #28]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d211      	bcs.n	800770a <vTaskDelayUntil+0xaa>
 80076e6:	69fa      	ldr	r2, [r7, #28]
 80076e8:	6a3b      	ldr	r3, [r7, #32]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d90d      	bls.n	800770a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 80076ee:	2301      	movs	r3, #1
 80076f0:	627b      	str	r3, [r7, #36]	; 0x24
 80076f2:	e00a      	b.n	800770a <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69fa      	ldr	r2, [r7, #28]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d303      	bcc.n	8007706 <vTaskDelayUntil+0xa6>
 80076fe:	69fa      	ldr	r2, [r7, #28]
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	429a      	cmp	r2, r3
 8007704:	d901      	bls.n	800770a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8007706:	2301      	movs	r3, #1
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	69fa      	ldr	r2, [r7, #28]
 800770e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	2b00      	cmp	r3, #0
 8007714:	d006      	beq.n	8007724 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007716:	69fa      	ldr	r2, [r7, #28]
 8007718:	6a3b      	ldr	r3, [r7, #32]
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	2100      	movs	r1, #0
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fcf4 	bl	800810c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007724:	f000 f8be 	bl	80078a4 <xTaskResumeAll>
 8007728:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d107      	bne.n	8007740 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8007730:	4b07      	ldr	r3, [pc, #28]	; (8007750 <vTaskDelayUntil+0xf0>)
 8007732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007736:	601a      	str	r2, [r3, #0]
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007740:	bf00      	nop
 8007742:	3728      	adds	r7, #40	; 0x28
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}
 8007748:	20000c74 	.word	0x20000c74
 800774c:	20000c50 	.word	0x20000c50
 8007750:	e000ed04 	.word	0xe000ed04

08007754 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800775c:	2300      	movs	r3, #0
 800775e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d016      	beq.n	8007794 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007766:	4b13      	ldr	r3, [pc, #76]	; (80077b4 <vTaskDelay+0x60>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d009      	beq.n	8007782 <vTaskDelay+0x2e>
 800776e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007772:	f383 8811 	msr	BASEPRI, r3
 8007776:	f3bf 8f6f 	isb	sy
 800777a:	f3bf 8f4f 	dsb	sy
 800777e:	60bb      	str	r3, [r7, #8]
 8007780:	e7fe      	b.n	8007780 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007782:	f000 f881 	bl	8007888 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007786:	2100      	movs	r1, #0
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 fcbf 	bl	800810c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800778e:	f000 f889 	bl	80078a4 <xTaskResumeAll>
 8007792:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d107      	bne.n	80077aa <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800779a:	4b07      	ldr	r3, [pc, #28]	; (80077b8 <vTaskDelay+0x64>)
 800779c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077a0:	601a      	str	r2, [r3, #0]
 80077a2:	f3bf 8f4f 	dsb	sy
 80077a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80077aa:	bf00      	nop
 80077ac:	3710      	adds	r7, #16
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	20000c74 	.word	0x20000c74
 80077b8:	e000ed04 	.word	0xe000ed04

080077bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b08a      	sub	sp, #40	; 0x28
 80077c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80077c2:	2300      	movs	r3, #0
 80077c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80077ca:	463a      	mov	r2, r7
 80077cc:	1d39      	adds	r1, r7, #4
 80077ce:	f107 0308 	add.w	r3, r7, #8
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7ff f828 	bl	8006828 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80077d8:	6839      	ldr	r1, [r7, #0]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68ba      	ldr	r2, [r7, #8]
 80077de:	9202      	str	r2, [sp, #8]
 80077e0:	9301      	str	r3, [sp, #4]
 80077e2:	2300      	movs	r3, #0
 80077e4:	9300      	str	r3, [sp, #0]
 80077e6:	2300      	movs	r3, #0
 80077e8:	460a      	mov	r2, r1
 80077ea:	4921      	ldr	r1, [pc, #132]	; (8007870 <vTaskStartScheduler+0xb4>)
 80077ec:	4821      	ldr	r0, [pc, #132]	; (8007874 <vTaskStartScheduler+0xb8>)
 80077ee:	f7ff fda7 	bl	8007340 <xTaskCreateStatic>
 80077f2:	4602      	mov	r2, r0
 80077f4:	4b20      	ldr	r3, [pc, #128]	; (8007878 <vTaskStartScheduler+0xbc>)
 80077f6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80077f8:	4b1f      	ldr	r3, [pc, #124]	; (8007878 <vTaskStartScheduler+0xbc>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d002      	beq.n	8007806 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007800:	2301      	movs	r3, #1
 8007802:	617b      	str	r3, [r7, #20]
 8007804:	e001      	b.n	800780a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007806:	2300      	movs	r3, #0
 8007808:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d102      	bne.n	8007816 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007810:	f000 fcd0 	bl	80081b4 <xTimerCreateTimerTask>
 8007814:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d117      	bne.n	800784c <vTaskStartScheduler+0x90>
 800781c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007820:	f383 8811 	msr	BASEPRI, r3
 8007824:	f3bf 8f6f 	isb	sy
 8007828:	f3bf 8f4f 	dsb	sy
 800782c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800782e:	4b13      	ldr	r3, [pc, #76]	; (800787c <vTaskStartScheduler+0xc0>)
 8007830:	f04f 32ff 	mov.w	r2, #4294967295
 8007834:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007836:	4b12      	ldr	r3, [pc, #72]	; (8007880 <vTaskStartScheduler+0xc4>)
 8007838:	2201      	movs	r2, #1
 800783a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800783c:	4b11      	ldr	r3, [pc, #68]	; (8007884 <vTaskStartScheduler+0xc8>)
 800783e:	2200      	movs	r2, #0
 8007840:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8007842:	f7f8 fe95 	bl	8000570 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007846:	f001 f883 	bl	8008950 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800784a:	e00d      	b.n	8007868 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007852:	d109      	bne.n	8007868 <vTaskStartScheduler+0xac>
 8007854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007858:	f383 8811 	msr	BASEPRI, r3
 800785c:	f3bf 8f6f 	isb	sy
 8007860:	f3bf 8f4f 	dsb	sy
 8007864:	60fb      	str	r3, [r7, #12]
 8007866:	e7fe      	b.n	8007866 <vTaskStartScheduler+0xaa>
}
 8007868:	bf00      	nop
 800786a:	3718      	adds	r7, #24
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	0800996c 	.word	0x0800996c
 8007874:	08007e61 	.word	0x08007e61
 8007878:	20000c70 	.word	0x20000c70
 800787c:	20000c6c 	.word	0x20000c6c
 8007880:	20000c58 	.word	0x20000c58
 8007884:	20000c50 	.word	0x20000c50

08007888 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800788c:	4b04      	ldr	r3, [pc, #16]	; (80078a0 <vTaskSuspendAll+0x18>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3301      	adds	r3, #1
 8007892:	4a03      	ldr	r2, [pc, #12]	; (80078a0 <vTaskSuspendAll+0x18>)
 8007894:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007896:	bf00      	nop
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr
 80078a0:	20000c74 	.word	0x20000c74

080078a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80078aa:	2300      	movs	r3, #0
 80078ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80078ae:	2300      	movs	r3, #0
 80078b0:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80078b2:	4b3b      	ldr	r3, [pc, #236]	; (80079a0 <xTaskResumeAll+0xfc>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d109      	bne.n	80078ce <xTaskResumeAll+0x2a>
 80078ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078be:	f383 8811 	msr	BASEPRI, r3
 80078c2:	f3bf 8f6f 	isb	sy
 80078c6:	f3bf 8f4f 	dsb	sy
 80078ca:	603b      	str	r3, [r7, #0]
 80078cc:	e7fe      	b.n	80078cc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80078ce:	f001 f8dd 	bl	8008a8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80078d2:	4b33      	ldr	r3, [pc, #204]	; (80079a0 <xTaskResumeAll+0xfc>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3b01      	subs	r3, #1
 80078d8:	4a31      	ldr	r2, [pc, #196]	; (80079a0 <xTaskResumeAll+0xfc>)
 80078da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078dc:	4b30      	ldr	r3, [pc, #192]	; (80079a0 <xTaskResumeAll+0xfc>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d156      	bne.n	8007992 <xTaskResumeAll+0xee>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80078e4:	4b2f      	ldr	r3, [pc, #188]	; (80079a4 <xTaskResumeAll+0x100>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d052      	beq.n	8007992 <xTaskResumeAll+0xee>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80078ec:	e02f      	b.n	800794e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078ee:	4b2e      	ldr	r3, [pc, #184]	; (80079a8 <xTaskResumeAll+0x104>)
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	3318      	adds	r3, #24
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff f852 	bl	80069a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	3304      	adds	r3, #4
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff f84d 	bl	80069a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800790e:	4b27      	ldr	r3, [pc, #156]	; (80079ac <xTaskResumeAll+0x108>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	429a      	cmp	r2, r3
 8007914:	d903      	bls.n	800791e <xTaskResumeAll+0x7a>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800791a:	4a24      	ldr	r2, [pc, #144]	; (80079ac <xTaskResumeAll+0x108>)
 800791c:	6013      	str	r3, [r2, #0]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007922:	4613      	mov	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4413      	add	r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	4a21      	ldr	r2, [pc, #132]	; (80079b0 <xTaskResumeAll+0x10c>)
 800792c:	441a      	add	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	3304      	adds	r3, #4
 8007932:	4619      	mov	r1, r3
 8007934:	4610      	mov	r0, r2
 8007936:	f7fe ffd8 	bl	80068ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800793e:	4b1d      	ldr	r3, [pc, #116]	; (80079b4 <xTaskResumeAll+0x110>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007944:	429a      	cmp	r2, r3
 8007946:	d302      	bcc.n	800794e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007948:	4b1b      	ldr	r3, [pc, #108]	; (80079b8 <xTaskResumeAll+0x114>)
 800794a:	2201      	movs	r2, #1
 800794c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800794e:	4b16      	ldr	r3, [pc, #88]	; (80079a8 <xTaskResumeAll+0x104>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1cb      	bne.n	80078ee <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800795c:	f000 fb2c 	bl	8007fb8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007960:	4b16      	ldr	r3, [pc, #88]	; (80079bc <xTaskResumeAll+0x118>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d010      	beq.n	800798e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800796c:	f000 f838 	bl	80079e0 <xTaskIncrementTick>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d002      	beq.n	800797c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007976:	4b10      	ldr	r3, [pc, #64]	; (80079b8 <xTaskResumeAll+0x114>)
 8007978:	2201      	movs	r2, #1
 800797a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	3b01      	subs	r3, #1
 8007980:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1f1      	bne.n	800796c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007988:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <xTaskResumeAll+0x118>)
 800798a:	2200      	movs	r2, #0
 800798c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800798e:	4b0a      	ldr	r3, [pc, #40]	; (80079b8 <xTaskResumeAll+0x114>)
 8007990:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007992:	f001 f8a9 	bl	8008ae8 <vPortExitCritical>

	return xAlreadyYielded;
 8007996:	687b      	ldr	r3, [r7, #4]
}
 8007998:	4618      	mov	r0, r3
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	20000c74 	.word	0x20000c74
 80079a4:	20000c4c 	.word	0x20000c4c
 80079a8:	20000c0c 	.word	0x20000c0c
 80079ac:	20000c54 	.word	0x20000c54
 80079b0:	2000077c 	.word	0x2000077c
 80079b4:	20000778 	.word	0x20000778
 80079b8:	20000c60 	.word	0x20000c60
 80079bc:	20000c5c 	.word	0x20000c5c

080079c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80079c6:	4b05      	ldr	r3, [pc, #20]	; (80079dc <xTaskGetTickCount+0x1c>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80079cc:	687b      	ldr	r3, [r7, #4]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	20000c50 	.word	0x20000c50

080079e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80079e6:	2300      	movs	r3, #0
 80079e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079ea:	4b3f      	ldr	r3, [pc, #252]	; (8007ae8 <xTaskIncrementTick+0x108>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d16f      	bne.n	8007ad2 <xTaskIncrementTick+0xf2>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80079f2:	4b3e      	ldr	r3, [pc, #248]	; (8007aec <xTaskIncrementTick+0x10c>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	3301      	adds	r3, #1
 80079f8:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80079fa:	4a3c      	ldr	r2, [pc, #240]	; (8007aec <xTaskIncrementTick+0x10c>)
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d11f      	bne.n	8007a46 <xTaskIncrementTick+0x66>
		{
			taskSWITCH_DELAYED_LISTS();
 8007a06:	4b3a      	ldr	r3, [pc, #232]	; (8007af0 <xTaskIncrementTick+0x110>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d009      	beq.n	8007a24 <xTaskIncrementTick+0x44>
 8007a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a14:	f383 8811 	msr	BASEPRI, r3
 8007a18:	f3bf 8f6f 	isb	sy
 8007a1c:	f3bf 8f4f 	dsb	sy
 8007a20:	603b      	str	r3, [r7, #0]
 8007a22:	e7fe      	b.n	8007a22 <xTaskIncrementTick+0x42>
 8007a24:	4b32      	ldr	r3, [pc, #200]	; (8007af0 <xTaskIncrementTick+0x110>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	60fb      	str	r3, [r7, #12]
 8007a2a:	4b32      	ldr	r3, [pc, #200]	; (8007af4 <xTaskIncrementTick+0x114>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a30      	ldr	r2, [pc, #192]	; (8007af0 <xTaskIncrementTick+0x110>)
 8007a30:	6013      	str	r3, [r2, #0]
 8007a32:	4a30      	ldr	r2, [pc, #192]	; (8007af4 <xTaskIncrementTick+0x114>)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6013      	str	r3, [r2, #0]
 8007a38:	4b2f      	ldr	r3, [pc, #188]	; (8007af8 <xTaskIncrementTick+0x118>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	4a2e      	ldr	r2, [pc, #184]	; (8007af8 <xTaskIncrementTick+0x118>)
 8007a40:	6013      	str	r3, [r2, #0]
 8007a42:	f000 fab9 	bl	8007fb8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007a46:	4b2d      	ldr	r3, [pc, #180]	; (8007afc <xTaskIncrementTick+0x11c>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	693a      	ldr	r2, [r7, #16]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d345      	bcc.n	8007adc <xTaskIncrementTick+0xfc>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a50:	4b27      	ldr	r3, [pc, #156]	; (8007af0 <xTaskIncrementTick+0x110>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d104      	bne.n	8007a64 <xTaskIncrementTick+0x84>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a5a:	4b28      	ldr	r3, [pc, #160]	; (8007afc <xTaskIncrementTick+0x11c>)
 8007a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a60:	601a      	str	r2, [r3, #0]
					break;
 8007a62:	e03b      	b.n	8007adc <xTaskIncrementTick+0xfc>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a64:	4b22      	ldr	r3, [pc, #136]	; (8007af0 <xTaskIncrementTick+0x110>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007a74:	693a      	ldr	r2, [r7, #16]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d203      	bcs.n	8007a84 <xTaskIncrementTick+0xa4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007a7c:	4a1f      	ldr	r2, [pc, #124]	; (8007afc <xTaskIncrementTick+0x11c>)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007a82:	e02b      	b.n	8007adc <xTaskIncrementTick+0xfc>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	3304      	adds	r3, #4
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7fe ff8b 	bl	80069a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d004      	beq.n	8007aa0 <xTaskIncrementTick+0xc0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	3318      	adds	r3, #24
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7fe ff82 	bl	80069a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aa4:	4b16      	ldr	r3, [pc, #88]	; (8007b00 <xTaskIncrementTick+0x120>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d903      	bls.n	8007ab4 <xTaskIncrementTick+0xd4>
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab0:	4a13      	ldr	r2, [pc, #76]	; (8007b00 <xTaskIncrementTick+0x120>)
 8007ab2:	6013      	str	r3, [r2, #0]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ab8:	4613      	mov	r3, r2
 8007aba:	009b      	lsls	r3, r3, #2
 8007abc:	4413      	add	r3, r2
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4a10      	ldr	r2, [pc, #64]	; (8007b04 <xTaskIncrementTick+0x124>)
 8007ac2:	441a      	add	r2, r3
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	3304      	adds	r3, #4
 8007ac8:	4619      	mov	r1, r3
 8007aca:	4610      	mov	r0, r2
 8007acc:	f7fe ff0d 	bl	80068ea <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ad0:	e7be      	b.n	8007a50 <xTaskIncrementTick+0x70>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	; (8007b08 <xTaskIncrementTick+0x128>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	4a0b      	ldr	r2, [pc, #44]	; (8007b08 <xTaskIncrementTick+0x128>)
 8007ada:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007adc:	697b      	ldr	r3, [r7, #20]
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3718      	adds	r7, #24
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
 8007ae6:	bf00      	nop
 8007ae8:	20000c74 	.word	0x20000c74
 8007aec:	20000c50 	.word	0x20000c50
 8007af0:	20000c04 	.word	0x20000c04
 8007af4:	20000c08 	.word	0x20000c08
 8007af8:	20000c64 	.word	0x20000c64
 8007afc:	20000c6c 	.word	0x20000c6c
 8007b00:	20000c54 	.word	0x20000c54
 8007b04:	2000077c 	.word	0x2000077c
 8007b08:	20000c5c 	.word	0x20000c5c

08007b0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b084      	sub	sp, #16
 8007b10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007b12:	4b33      	ldr	r3, [pc, #204]	; (8007be0 <vTaskSwitchContext+0xd4>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007b1a:	4b32      	ldr	r3, [pc, #200]	; (8007be4 <vTaskSwitchContext+0xd8>)
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007b20:	e059      	b.n	8007bd6 <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 8007b22:	4b30      	ldr	r3, [pc, #192]	; (8007be4 <vTaskSwitchContext+0xd8>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007b28:	f7f8 fd29 	bl	800057e <getRunTimeCounterValue>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	4b2e      	ldr	r3, [pc, #184]	; (8007be8 <vTaskSwitchContext+0xdc>)
 8007b30:	601a      	str	r2, [r3, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8007b32:	4b2d      	ldr	r3, [pc, #180]	; (8007be8 <vTaskSwitchContext+0xdc>)
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	4b2d      	ldr	r3, [pc, #180]	; (8007bec <vTaskSwitchContext+0xe0>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d909      	bls.n	8007b52 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007b3e:	4b2c      	ldr	r3, [pc, #176]	; (8007bf0 <vTaskSwitchContext+0xe4>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b44:	4a28      	ldr	r2, [pc, #160]	; (8007be8 <vTaskSwitchContext+0xdc>)
 8007b46:	6810      	ldr	r0, [r2, #0]
 8007b48:	4a28      	ldr	r2, [pc, #160]	; (8007bec <vTaskSwitchContext+0xe0>)
 8007b4a:	6812      	ldr	r2, [r2, #0]
 8007b4c:	1a82      	subs	r2, r0, r2
 8007b4e:	440a      	add	r2, r1
 8007b50:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8007b52:	4b25      	ldr	r3, [pc, #148]	; (8007be8 <vTaskSwitchContext+0xdc>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a25      	ldr	r2, [pc, #148]	; (8007bec <vTaskSwitchContext+0xe0>)
 8007b58:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b5a:	4b26      	ldr	r3, [pc, #152]	; (8007bf4 <vTaskSwitchContext+0xe8>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	e00f      	b.n	8007b82 <vTaskSwitchContext+0x76>
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d109      	bne.n	8007b7c <vTaskSwitchContext+0x70>
 8007b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b6c:	f383 8811 	msr	BASEPRI, r3
 8007b70:	f3bf 8f6f 	isb	sy
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	607b      	str	r3, [r7, #4]
 8007b7a:	e7fe      	b.n	8007b7a <vTaskSwitchContext+0x6e>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	60fb      	str	r3, [r7, #12]
 8007b82:	491d      	ldr	r1, [pc, #116]	; (8007bf8 <vTaskSwitchContext+0xec>)
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	4613      	mov	r3, r2
 8007b88:	009b      	lsls	r3, r3, #2
 8007b8a:	4413      	add	r3, r2
 8007b8c:	009b      	lsls	r3, r3, #2
 8007b8e:	440b      	add	r3, r1
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d0e5      	beq.n	8007b62 <vTaskSwitchContext+0x56>
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	4613      	mov	r3, r2
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	4413      	add	r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4a15      	ldr	r2, [pc, #84]	; (8007bf8 <vTaskSwitchContext+0xec>)
 8007ba2:	4413      	add	r3, r2
 8007ba4:	60bb      	str	r3, [r7, #8]
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	605a      	str	r2, [r3, #4]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	685a      	ldr	r2, [r3, #4]
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	3308      	adds	r3, #8
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d104      	bne.n	8007bc6 <vTaskSwitchContext+0xba>
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	685a      	ldr	r2, [r3, #4]
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	605a      	str	r2, [r3, #4]
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	4a08      	ldr	r2, [pc, #32]	; (8007bf0 <vTaskSwitchContext+0xe4>)
 8007bce:	6013      	str	r3, [r2, #0]
 8007bd0:	4a08      	ldr	r2, [pc, #32]	; (8007bf4 <vTaskSwitchContext+0xe8>)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6013      	str	r3, [r2, #0]
}
 8007bd6:	bf00      	nop
 8007bd8:	3710      	adds	r7, #16
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	bf00      	nop
 8007be0:	20000c74 	.word	0x20000c74
 8007be4:	20000c60 	.word	0x20000c60
 8007be8:	20000c7c 	.word	0x20000c7c
 8007bec:	20000c78 	.word	0x20000c78
 8007bf0:	20000778 	.word	0x20000778
 8007bf4:	20000c54 	.word	0x20000c54
 8007bf8:	2000077c 	.word	0x2000077c

08007bfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d109      	bne.n	8007c20 <vTaskPlaceOnEventList+0x24>
 8007c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	60fb      	str	r3, [r7, #12]
 8007c1e:	e7fe      	b.n	8007c1e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007c20:	4b07      	ldr	r3, [pc, #28]	; (8007c40 <vTaskPlaceOnEventList+0x44>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	3318      	adds	r3, #24
 8007c26:	4619      	mov	r1, r3
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f7fe fe82 	bl	8006932 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007c2e:	2101      	movs	r1, #1
 8007c30:	6838      	ldr	r0, [r7, #0]
 8007c32:	f000 fa6b 	bl	800810c <prvAddCurrentTaskToDelayedList>
}
 8007c36:	bf00      	nop
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	20000778 	.word	0x20000778

08007c44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b086      	sub	sp, #24
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	60f8      	str	r0, [r7, #12]
 8007c4c:	60b9      	str	r1, [r7, #8]
 8007c4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d109      	bne.n	8007c6a <vTaskPlaceOnEventListRestricted+0x26>
 8007c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	617b      	str	r3, [r7, #20]
 8007c68:	e7fe      	b.n	8007c68 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007c6a:	4b0a      	ldr	r3, [pc, #40]	; (8007c94 <vTaskPlaceOnEventListRestricted+0x50>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	3318      	adds	r3, #24
 8007c70:	4619      	mov	r1, r3
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f7fe fe39 	bl	80068ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d002      	beq.n	8007c84 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8007c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c82:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007c84:	6879      	ldr	r1, [r7, #4]
 8007c86:	68b8      	ldr	r0, [r7, #8]
 8007c88:	f000 fa40 	bl	800810c <prvAddCurrentTaskToDelayedList>
	}
 8007c8c:	bf00      	nop
 8007c8e:	3718      	adds	r7, #24
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20000778 	.word	0x20000778

08007c98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b086      	sub	sp, #24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d109      	bne.n	8007cc2 <xTaskRemoveFromEventList+0x2a>
 8007cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb2:	f383 8811 	msr	BASEPRI, r3
 8007cb6:	f3bf 8f6f 	isb	sy
 8007cba:	f3bf 8f4f 	dsb	sy
 8007cbe:	60fb      	str	r3, [r7, #12]
 8007cc0:	e7fe      	b.n	8007cc0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	3318      	adds	r3, #24
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f7fe fe6c 	bl	80069a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ccc:	4b1d      	ldr	r3, [pc, #116]	; (8007d44 <xTaskRemoveFromEventList+0xac>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d11d      	bne.n	8007d10 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	3304      	adds	r3, #4
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7fe fe63 	bl	80069a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ce2:	4b19      	ldr	r3, [pc, #100]	; (8007d48 <xTaskRemoveFromEventList+0xb0>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d903      	bls.n	8007cf2 <xTaskRemoveFromEventList+0x5a>
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cee:	4a16      	ldr	r2, [pc, #88]	; (8007d48 <xTaskRemoveFromEventList+0xb0>)
 8007cf0:	6013      	str	r3, [r2, #0]
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	4413      	add	r3, r2
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	4a13      	ldr	r2, [pc, #76]	; (8007d4c <xTaskRemoveFromEventList+0xb4>)
 8007d00:	441a      	add	r2, r3
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	3304      	adds	r3, #4
 8007d06:	4619      	mov	r1, r3
 8007d08:	4610      	mov	r0, r2
 8007d0a:	f7fe fdee 	bl	80068ea <vListInsertEnd>
 8007d0e:	e005      	b.n	8007d1c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	3318      	adds	r3, #24
 8007d14:	4619      	mov	r1, r3
 8007d16:	480e      	ldr	r0, [pc, #56]	; (8007d50 <xTaskRemoveFromEventList+0xb8>)
 8007d18:	f7fe fde7 	bl	80068ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d20:	4b0c      	ldr	r3, [pc, #48]	; (8007d54 <xTaskRemoveFromEventList+0xbc>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d905      	bls.n	8007d36 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007d2e:	4b0a      	ldr	r3, [pc, #40]	; (8007d58 <xTaskRemoveFromEventList+0xc0>)
 8007d30:	2201      	movs	r2, #1
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	e001      	b.n	8007d3a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007d36:	2300      	movs	r3, #0
 8007d38:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007d3a:	697b      	ldr	r3, [r7, #20]
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3718      	adds	r7, #24
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	20000c74 	.word	0x20000c74
 8007d48:	20000c54 	.word	0x20000c54
 8007d4c:	2000077c 	.word	0x2000077c
 8007d50:	20000c0c 	.word	0x20000c0c
 8007d54:	20000778 	.word	0x20000778
 8007d58:	20000c60 	.word	0x20000c60

08007d5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007d64:	4b06      	ldr	r3, [pc, #24]	; (8007d80 <vTaskInternalSetTimeOutState+0x24>)
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007d6c:	4b05      	ldr	r3, [pc, #20]	; (8007d84 <vTaskInternalSetTimeOutState+0x28>)
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	605a      	str	r2, [r3, #4]
}
 8007d74:	bf00      	nop
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	20000c64 	.word	0x20000c64
 8007d84:	20000c50 	.word	0x20000c50

08007d88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b088      	sub	sp, #32
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d109      	bne.n	8007dac <xTaskCheckForTimeOut+0x24>
 8007d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9c:	f383 8811 	msr	BASEPRI, r3
 8007da0:	f3bf 8f6f 	isb	sy
 8007da4:	f3bf 8f4f 	dsb	sy
 8007da8:	613b      	str	r3, [r7, #16]
 8007daa:	e7fe      	b.n	8007daa <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d109      	bne.n	8007dc6 <xTaskCheckForTimeOut+0x3e>
 8007db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db6:	f383 8811 	msr	BASEPRI, r3
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	60fb      	str	r3, [r7, #12]
 8007dc4:	e7fe      	b.n	8007dc4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8007dc6:	f000 fe61 	bl	8008a8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007dca:	4b1d      	ldr	r3, [pc, #116]	; (8007e40 <xTaskCheckForTimeOut+0xb8>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	69ba      	ldr	r2, [r7, #24]
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de2:	d102      	bne.n	8007dea <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007de4:	2300      	movs	r3, #0
 8007de6:	61fb      	str	r3, [r7, #28]
 8007de8:	e023      	b.n	8007e32 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	4b15      	ldr	r3, [pc, #84]	; (8007e44 <xTaskCheckForTimeOut+0xbc>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d007      	beq.n	8007e06 <xTaskCheckForTimeOut+0x7e>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	69ba      	ldr	r2, [r7, #24]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d302      	bcc.n	8007e06 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007e00:	2301      	movs	r3, #1
 8007e02:	61fb      	str	r3, [r7, #28]
 8007e04:	e015      	b.n	8007e32 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	697a      	ldr	r2, [r7, #20]
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d20b      	bcs.n	8007e28 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	1ad2      	subs	r2, r2, r3
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f7ff ff9d 	bl	8007d5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007e22:	2300      	movs	r3, #0
 8007e24:	61fb      	str	r3, [r7, #28]
 8007e26:	e004      	b.n	8007e32 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007e32:	f000 fe59 	bl	8008ae8 <vPortExitCritical>

	return xReturn;
 8007e36:	69fb      	ldr	r3, [r7, #28]
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3720      	adds	r7, #32
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	20000c50 	.word	0x20000c50
 8007e44:	20000c64 	.word	0x20000c64

08007e48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007e48:	b480      	push	{r7}
 8007e4a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007e4c:	4b03      	ldr	r3, [pc, #12]	; (8007e5c <vTaskMissedYield+0x14>)
 8007e4e:	2201      	movs	r2, #1
 8007e50:	601a      	str	r2, [r3, #0]
}
 8007e52:	bf00      	nop
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr
 8007e5c:	20000c60 	.word	0x20000c60

08007e60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007e68:	f000 f84c 	bl	8007f04 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8007e6c:	4b04      	ldr	r3, [pc, #16]	; (8007e80 <prvIdleTask+0x20>)
 8007e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e72:	601a      	str	r2, [r3, #0]
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007e7c:	e7f4      	b.n	8007e68 <prvIdleTask+0x8>
 8007e7e:	bf00      	nop
 8007e80:	e000ed04 	.word	0xe000ed04

08007e84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	607b      	str	r3, [r7, #4]
 8007e8e:	e00c      	b.n	8007eaa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	4613      	mov	r3, r2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	4413      	add	r3, r2
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	4a12      	ldr	r2, [pc, #72]	; (8007ee4 <prvInitialiseTaskLists+0x60>)
 8007e9c:	4413      	add	r3, r2
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f7fe fcf6 	bl	8006890 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	607b      	str	r3, [r7, #4]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2b37      	cmp	r3, #55	; 0x37
 8007eae:	d9ef      	bls.n	8007e90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007eb0:	480d      	ldr	r0, [pc, #52]	; (8007ee8 <prvInitialiseTaskLists+0x64>)
 8007eb2:	f7fe fced 	bl	8006890 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007eb6:	480d      	ldr	r0, [pc, #52]	; (8007eec <prvInitialiseTaskLists+0x68>)
 8007eb8:	f7fe fcea 	bl	8006890 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ebc:	480c      	ldr	r0, [pc, #48]	; (8007ef0 <prvInitialiseTaskLists+0x6c>)
 8007ebe:	f7fe fce7 	bl	8006890 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007ec2:	480c      	ldr	r0, [pc, #48]	; (8007ef4 <prvInitialiseTaskLists+0x70>)
 8007ec4:	f7fe fce4 	bl	8006890 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ec8:	480b      	ldr	r0, [pc, #44]	; (8007ef8 <prvInitialiseTaskLists+0x74>)
 8007eca:	f7fe fce1 	bl	8006890 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ece:	4b0b      	ldr	r3, [pc, #44]	; (8007efc <prvInitialiseTaskLists+0x78>)
 8007ed0:	4a05      	ldr	r2, [pc, #20]	; (8007ee8 <prvInitialiseTaskLists+0x64>)
 8007ed2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007ed4:	4b0a      	ldr	r3, [pc, #40]	; (8007f00 <prvInitialiseTaskLists+0x7c>)
 8007ed6:	4a05      	ldr	r2, [pc, #20]	; (8007eec <prvInitialiseTaskLists+0x68>)
 8007ed8:	601a      	str	r2, [r3, #0]
}
 8007eda:	bf00      	nop
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	2000077c 	.word	0x2000077c
 8007ee8:	20000bdc 	.word	0x20000bdc
 8007eec:	20000bf0 	.word	0x20000bf0
 8007ef0:	20000c0c 	.word	0x20000c0c
 8007ef4:	20000c20 	.word	0x20000c20
 8007ef8:	20000c38 	.word	0x20000c38
 8007efc:	20000c04 	.word	0x20000c04
 8007f00:	20000c08 	.word	0x20000c08

08007f04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b082      	sub	sp, #8
 8007f08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f0a:	e019      	b.n	8007f40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007f0c:	f000 fdbe 	bl	8008a8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f10:	4b0f      	ldr	r3, [pc, #60]	; (8007f50 <prvCheckTasksWaitingTermination+0x4c>)
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	68db      	ldr	r3, [r3, #12]
 8007f16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	3304      	adds	r3, #4
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f7fe fd41 	bl	80069a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007f22:	4b0c      	ldr	r3, [pc, #48]	; (8007f54 <prvCheckTasksWaitingTermination+0x50>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	3b01      	subs	r3, #1
 8007f28:	4a0a      	ldr	r2, [pc, #40]	; (8007f54 <prvCheckTasksWaitingTermination+0x50>)
 8007f2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007f2c:	4b0a      	ldr	r3, [pc, #40]	; (8007f58 <prvCheckTasksWaitingTermination+0x54>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	3b01      	subs	r3, #1
 8007f32:	4a09      	ldr	r2, [pc, #36]	; (8007f58 <prvCheckTasksWaitingTermination+0x54>)
 8007f34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007f36:	f000 fdd7 	bl	8008ae8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f80e 	bl	8007f5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f40:	4b05      	ldr	r3, [pc, #20]	; (8007f58 <prvCheckTasksWaitingTermination+0x54>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1e1      	bne.n	8007f0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007f48:	bf00      	nop
 8007f4a:	3708      	adds	r7, #8
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	20000c20 	.word	0x20000c20
 8007f54:	20000c4c 	.word	0x20000c4c
 8007f58:	20000c34 	.word	0x20000c34

08007f5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d108      	bne.n	8007f80 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f72:	4618      	mov	r0, r3
 8007f74:	f000 ff66 	bl	8008e44 <vPortFree>
				vPortFree( pxTCB );
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 ff63 	bl	8008e44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007f7e:	e017      	b.n	8007fb0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d103      	bne.n	8007f92 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 ff5a 	bl	8008e44 <vPortFree>
	}
 8007f90:	e00e      	b.n	8007fb0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d009      	beq.n	8007fb0 <prvDeleteTCB+0x54>
 8007f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa0:	f383 8811 	msr	BASEPRI, r3
 8007fa4:	f3bf 8f6f 	isb	sy
 8007fa8:	f3bf 8f4f 	dsb	sy
 8007fac:	60fb      	str	r3, [r7, #12]
 8007fae:	e7fe      	b.n	8007fae <prvDeleteTCB+0x52>
	}
 8007fb0:	bf00      	nop
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fbe:	4b0c      	ldr	r3, [pc, #48]	; (8007ff0 <prvResetNextTaskUnblockTime+0x38>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d104      	bne.n	8007fd2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007fc8:	4b0a      	ldr	r3, [pc, #40]	; (8007ff4 <prvResetNextTaskUnblockTime+0x3c>)
 8007fca:	f04f 32ff 	mov.w	r2, #4294967295
 8007fce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007fd0:	e008      	b.n	8007fe4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fd2:	4b07      	ldr	r3, [pc, #28]	; (8007ff0 <prvResetNextTaskUnblockTime+0x38>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	4a04      	ldr	r2, [pc, #16]	; (8007ff4 <prvResetNextTaskUnblockTime+0x3c>)
 8007fe2:	6013      	str	r3, [r2, #0]
}
 8007fe4:	bf00      	nop
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr
 8007ff0:	20000c04 	.word	0x20000c04
 8007ff4:	20000c6c 	.word	0x20000c6c

08007ff8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ffe:	4b0b      	ldr	r3, [pc, #44]	; (800802c <xTaskGetSchedulerState+0x34>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d102      	bne.n	800800c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008006:	2301      	movs	r3, #1
 8008008:	607b      	str	r3, [r7, #4]
 800800a:	e008      	b.n	800801e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800800c:	4b08      	ldr	r3, [pc, #32]	; (8008030 <xTaskGetSchedulerState+0x38>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d102      	bne.n	800801a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008014:	2302      	movs	r3, #2
 8008016:	607b      	str	r3, [r7, #4]
 8008018:	e001      	b.n	800801e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800801a:	2300      	movs	r3, #0
 800801c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800801e:	687b      	ldr	r3, [r7, #4]
	}
 8008020:	4618      	mov	r0, r3
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	20000c58 	.word	0x20000c58
 8008030:	20000c74 	.word	0x20000c74

08008034 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008040:	2300      	movs	r3, #0
 8008042:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d054      	beq.n	80080f4 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800804a:	4b2d      	ldr	r3, [pc, #180]	; (8008100 <xTaskPriorityDisinherit+0xcc>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	429a      	cmp	r2, r3
 8008052:	d009      	beq.n	8008068 <xTaskPriorityDisinherit+0x34>
 8008054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008058:	f383 8811 	msr	BASEPRI, r3
 800805c:	f3bf 8f6f 	isb	sy
 8008060:	f3bf 8f4f 	dsb	sy
 8008064:	60fb      	str	r3, [r7, #12]
 8008066:	e7fe      	b.n	8008066 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800806c:	2b00      	cmp	r3, #0
 800806e:	d109      	bne.n	8008084 <xTaskPriorityDisinherit+0x50>
 8008070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	60bb      	str	r3, [r7, #8]
 8008082:	e7fe      	b.n	8008082 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008088:	1e5a      	subs	r2, r3, #1
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008096:	429a      	cmp	r2, r3
 8008098:	d02c      	beq.n	80080f4 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d128      	bne.n	80080f4 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	3304      	adds	r3, #4
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7fe fc7c 	bl	80069a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080b8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080c4:	4b0f      	ldr	r3, [pc, #60]	; (8008104 <xTaskPriorityDisinherit+0xd0>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d903      	bls.n	80080d4 <xTaskPriorityDisinherit+0xa0>
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d0:	4a0c      	ldr	r2, [pc, #48]	; (8008104 <xTaskPriorityDisinherit+0xd0>)
 80080d2:	6013      	str	r3, [r2, #0]
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080d8:	4613      	mov	r3, r2
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	4413      	add	r3, r2
 80080de:	009b      	lsls	r3, r3, #2
 80080e0:	4a09      	ldr	r2, [pc, #36]	; (8008108 <xTaskPriorityDisinherit+0xd4>)
 80080e2:	441a      	add	r2, r3
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	3304      	adds	r3, #4
 80080e8:	4619      	mov	r1, r3
 80080ea:	4610      	mov	r0, r2
 80080ec:	f7fe fbfd 	bl	80068ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80080f0:	2301      	movs	r3, #1
 80080f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80080f4:	697b      	ldr	r3, [r7, #20]
	}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3718      	adds	r7, #24
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	20000778 	.word	0x20000778
 8008104:	20000c54 	.word	0x20000c54
 8008108:	2000077c 	.word	0x2000077c

0800810c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008116:	4b21      	ldr	r3, [pc, #132]	; (800819c <prvAddCurrentTaskToDelayedList+0x90>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800811c:	4b20      	ldr	r3, [pc, #128]	; (80081a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	3304      	adds	r3, #4
 8008122:	4618      	mov	r0, r3
 8008124:	f7fe fc3e 	bl	80069a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800812e:	d10a      	bne.n	8008146 <prvAddCurrentTaskToDelayedList+0x3a>
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d007      	beq.n	8008146 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008136:	4b1a      	ldr	r3, [pc, #104]	; (80081a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	3304      	adds	r3, #4
 800813c:	4619      	mov	r1, r3
 800813e:	4819      	ldr	r0, [pc, #100]	; (80081a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008140:	f7fe fbd3 	bl	80068ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008144:	e026      	b.n	8008194 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	4413      	add	r3, r2
 800814c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800814e:	4b14      	ldr	r3, [pc, #80]	; (80081a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68ba      	ldr	r2, [r7, #8]
 8008154:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008156:	68ba      	ldr	r2, [r7, #8]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	429a      	cmp	r2, r3
 800815c:	d209      	bcs.n	8008172 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800815e:	4b12      	ldr	r3, [pc, #72]	; (80081a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	4b0f      	ldr	r3, [pc, #60]	; (80081a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	3304      	adds	r3, #4
 8008168:	4619      	mov	r1, r3
 800816a:	4610      	mov	r0, r2
 800816c:	f7fe fbe1 	bl	8006932 <vListInsert>
}
 8008170:	e010      	b.n	8008194 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008172:	4b0e      	ldr	r3, [pc, #56]	; (80081ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	4b0a      	ldr	r3, [pc, #40]	; (80081a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	3304      	adds	r3, #4
 800817c:	4619      	mov	r1, r3
 800817e:	4610      	mov	r0, r2
 8008180:	f7fe fbd7 	bl	8006932 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008184:	4b0a      	ldr	r3, [pc, #40]	; (80081b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68ba      	ldr	r2, [r7, #8]
 800818a:	429a      	cmp	r2, r3
 800818c:	d202      	bcs.n	8008194 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800818e:	4a08      	ldr	r2, [pc, #32]	; (80081b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	6013      	str	r3, [r2, #0]
}
 8008194:	bf00      	nop
 8008196:	3710      	adds	r7, #16
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	20000c50 	.word	0x20000c50
 80081a0:	20000778 	.word	0x20000778
 80081a4:	20000c38 	.word	0x20000c38
 80081a8:	20000c08 	.word	0x20000c08
 80081ac:	20000c04 	.word	0x20000c04
 80081b0:	20000c6c 	.word	0x20000c6c

080081b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b08a      	sub	sp, #40	; 0x28
 80081b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80081ba:	2300      	movs	r3, #0
 80081bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80081be:	f000 faff 	bl	80087c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80081c2:	4b1c      	ldr	r3, [pc, #112]	; (8008234 <xTimerCreateTimerTask+0x80>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d021      	beq.n	800820e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80081ca:	2300      	movs	r3, #0
 80081cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80081ce:	2300      	movs	r3, #0
 80081d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80081d2:	1d3a      	adds	r2, r7, #4
 80081d4:	f107 0108 	add.w	r1, r7, #8
 80081d8:	f107 030c 	add.w	r3, r7, #12
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fe fb3d 	bl	800685c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80081e2:	6879      	ldr	r1, [r7, #4]
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	9202      	str	r2, [sp, #8]
 80081ea:	9301      	str	r3, [sp, #4]
 80081ec:	2302      	movs	r3, #2
 80081ee:	9300      	str	r3, [sp, #0]
 80081f0:	2300      	movs	r3, #0
 80081f2:	460a      	mov	r2, r1
 80081f4:	4910      	ldr	r1, [pc, #64]	; (8008238 <xTimerCreateTimerTask+0x84>)
 80081f6:	4811      	ldr	r0, [pc, #68]	; (800823c <xTimerCreateTimerTask+0x88>)
 80081f8:	f7ff f8a2 	bl	8007340 <xTaskCreateStatic>
 80081fc:	4602      	mov	r2, r0
 80081fe:	4b10      	ldr	r3, [pc, #64]	; (8008240 <xTimerCreateTimerTask+0x8c>)
 8008200:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008202:	4b0f      	ldr	r3, [pc, #60]	; (8008240 <xTimerCreateTimerTask+0x8c>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d001      	beq.n	800820e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800820a:	2301      	movs	r3, #1
 800820c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d109      	bne.n	8008228 <xTimerCreateTimerTask+0x74>
 8008214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008218:	f383 8811 	msr	BASEPRI, r3
 800821c:	f3bf 8f6f 	isb	sy
 8008220:	f3bf 8f4f 	dsb	sy
 8008224:	613b      	str	r3, [r7, #16]
 8008226:	e7fe      	b.n	8008226 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8008228:	697b      	ldr	r3, [r7, #20]
}
 800822a:	4618      	mov	r0, r3
 800822c:	3718      	adds	r7, #24
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	20000cb0 	.word	0x20000cb0
 8008238:	08009974 	.word	0x08009974
 800823c:	08008375 	.word	0x08008375
 8008240:	20000cb4 	.word	0x20000cb4

08008244 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b08a      	sub	sp, #40	; 0x28
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	607a      	str	r2, [r7, #4]
 8008250:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008252:	2300      	movs	r3, #0
 8008254:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d109      	bne.n	8008270 <xTimerGenericCommand+0x2c>
 800825c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008260:	f383 8811 	msr	BASEPRI, r3
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	623b      	str	r3, [r7, #32]
 800826e:	e7fe      	b.n	800826e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008270:	4b19      	ldr	r3, [pc, #100]	; (80082d8 <xTimerGenericCommand+0x94>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d02a      	beq.n	80082ce <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2b05      	cmp	r3, #5
 8008288:	dc18      	bgt.n	80082bc <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800828a:	f7ff feb5 	bl	8007ff8 <xTaskGetSchedulerState>
 800828e:	4603      	mov	r3, r0
 8008290:	2b02      	cmp	r3, #2
 8008292:	d109      	bne.n	80082a8 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008294:	4b10      	ldr	r3, [pc, #64]	; (80082d8 <xTimerGenericCommand+0x94>)
 8008296:	6818      	ldr	r0, [r3, #0]
 8008298:	f107 0110 	add.w	r1, r7, #16
 800829c:	2300      	movs	r3, #0
 800829e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082a0:	f7fe fc9a 	bl	8006bd8 <xQueueGenericSend>
 80082a4:	6278      	str	r0, [r7, #36]	; 0x24
 80082a6:	e012      	b.n	80082ce <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80082a8:	4b0b      	ldr	r3, [pc, #44]	; (80082d8 <xTimerGenericCommand+0x94>)
 80082aa:	6818      	ldr	r0, [r3, #0]
 80082ac:	f107 0110 	add.w	r1, r7, #16
 80082b0:	2300      	movs	r3, #0
 80082b2:	2200      	movs	r2, #0
 80082b4:	f7fe fc90 	bl	8006bd8 <xQueueGenericSend>
 80082b8:	6278      	str	r0, [r7, #36]	; 0x24
 80082ba:	e008      	b.n	80082ce <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80082bc:	4b06      	ldr	r3, [pc, #24]	; (80082d8 <xTimerGenericCommand+0x94>)
 80082be:	6818      	ldr	r0, [r3, #0]
 80082c0:	f107 0110 	add.w	r1, r7, #16
 80082c4:	2300      	movs	r3, #0
 80082c6:	683a      	ldr	r2, [r7, #0]
 80082c8:	f7fe fd68 	bl	8006d9c <xQueueGenericSendFromISR>
 80082cc:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80082ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3728      	adds	r7, #40	; 0x28
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}
 80082d8:	20000cb0 	.word	0x20000cb0

080082dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b088      	sub	sp, #32
 80082e0:	af02      	add	r7, sp, #8
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082e6:	4b22      	ldr	r3, [pc, #136]	; (8008370 <prvProcessExpiredTimer+0x94>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	3304      	adds	r3, #4
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7fe fb55 	bl	80069a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008300:	f003 0304 	and.w	r3, r3, #4
 8008304:	2b00      	cmp	r3, #0
 8008306:	d021      	beq.n	800834c <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	699a      	ldr	r2, [r3, #24]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	18d1      	adds	r1, r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	683a      	ldr	r2, [r7, #0]
 8008314:	6978      	ldr	r0, [r7, #20]
 8008316:	f000 f8d1 	bl	80084bc <prvInsertTimerInActiveList>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d01e      	beq.n	800835e <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008320:	2300      	movs	r3, #0
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	2300      	movs	r3, #0
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	2100      	movs	r1, #0
 800832a:	6978      	ldr	r0, [r7, #20]
 800832c:	f7ff ff8a 	bl	8008244 <xTimerGenericCommand>
 8008330:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d112      	bne.n	800835e <prvProcessExpiredTimer+0x82>
 8008338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800833c:	f383 8811 	msr	BASEPRI, r3
 8008340:	f3bf 8f6f 	isb	sy
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	60fb      	str	r3, [r7, #12]
 800834a:	e7fe      	b.n	800834a <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008352:	f023 0301 	bic.w	r3, r3, #1
 8008356:	b2da      	uxtb	r2, r3
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	6a1b      	ldr	r3, [r3, #32]
 8008362:	6978      	ldr	r0, [r7, #20]
 8008364:	4798      	blx	r3
}
 8008366:	bf00      	nop
 8008368:	3718      	adds	r7, #24
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	20000ca8 	.word	0x20000ca8

08008374 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800837c:	f107 0308 	add.w	r3, r7, #8
 8008380:	4618      	mov	r0, r3
 8008382:	f000 f857 	bl	8008434 <prvGetNextExpireTime>
 8008386:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	4619      	mov	r1, r3
 800838c:	68f8      	ldr	r0, [r7, #12]
 800838e:	f000 f803 	bl	8008398 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008392:	f000 f8d5 	bl	8008540 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008396:	e7f1      	b.n	800837c <prvTimerTask+0x8>

08008398 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b084      	sub	sp, #16
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80083a2:	f7ff fa71 	bl	8007888 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80083a6:	f107 0308 	add.w	r3, r7, #8
 80083aa:	4618      	mov	r0, r3
 80083ac:	f000 f866 	bl	800847c <prvSampleTimeNow>
 80083b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d130      	bne.n	800841a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d10a      	bne.n	80083d4 <prvProcessTimerOrBlockTask+0x3c>
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d806      	bhi.n	80083d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80083c6:	f7ff fa6d 	bl	80078a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80083ca:	68f9      	ldr	r1, [r7, #12]
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f7ff ff85 	bl	80082dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80083d2:	e024      	b.n	800841e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d008      	beq.n	80083ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80083da:	4b13      	ldr	r3, [pc, #76]	; (8008428 <prvProcessTimerOrBlockTask+0x90>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d101      	bne.n	80083e8 <prvProcessTimerOrBlockTask+0x50>
 80083e4:	2301      	movs	r3, #1
 80083e6:	e000      	b.n	80083ea <prvProcessTimerOrBlockTask+0x52>
 80083e8:	2300      	movs	r3, #0
 80083ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80083ec:	4b0f      	ldr	r3, [pc, #60]	; (800842c <prvProcessTimerOrBlockTask+0x94>)
 80083ee:	6818      	ldr	r0, [r3, #0]
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	683a      	ldr	r2, [r7, #0]
 80083f8:	4619      	mov	r1, r3
 80083fa:	f7fe ff6d 	bl	80072d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80083fe:	f7ff fa51 	bl	80078a4 <xTaskResumeAll>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d10a      	bne.n	800841e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008408:	4b09      	ldr	r3, [pc, #36]	; (8008430 <prvProcessTimerOrBlockTask+0x98>)
 800840a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800840e:	601a      	str	r2, [r3, #0]
 8008410:	f3bf 8f4f 	dsb	sy
 8008414:	f3bf 8f6f 	isb	sy
}
 8008418:	e001      	b.n	800841e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800841a:	f7ff fa43 	bl	80078a4 <xTaskResumeAll>
}
 800841e:	bf00      	nop
 8008420:	3710      	adds	r7, #16
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	bf00      	nop
 8008428:	20000cac 	.word	0x20000cac
 800842c:	20000cb0 	.word	0x20000cb0
 8008430:	e000ed04 	.word	0xe000ed04

08008434 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800843c:	4b0e      	ldr	r3, [pc, #56]	; (8008478 <prvGetNextExpireTime+0x44>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d101      	bne.n	800844a <prvGetNextExpireTime+0x16>
 8008446:	2201      	movs	r2, #1
 8008448:	e000      	b.n	800844c <prvGetNextExpireTime+0x18>
 800844a:	2200      	movs	r2, #0
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d105      	bne.n	8008464 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008458:	4b07      	ldr	r3, [pc, #28]	; (8008478 <prvGetNextExpireTime+0x44>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	60fb      	str	r3, [r7, #12]
 8008462:	e001      	b.n	8008468 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008464:	2300      	movs	r3, #0
 8008466:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008468:	68fb      	ldr	r3, [r7, #12]
}
 800846a:	4618      	mov	r0, r3
 800846c:	3714      	adds	r7, #20
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr
 8008476:	bf00      	nop
 8008478:	20000ca8 	.word	0x20000ca8

0800847c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008484:	f7ff fa9c 	bl	80079c0 <xTaskGetTickCount>
 8008488:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800848a:	4b0b      	ldr	r3, [pc, #44]	; (80084b8 <prvSampleTimeNow+0x3c>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	429a      	cmp	r2, r3
 8008492:	d205      	bcs.n	80084a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008494:	f000 f930 	bl	80086f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	601a      	str	r2, [r3, #0]
 800849e:	e002      	b.n	80084a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80084a6:	4a04      	ldr	r2, [pc, #16]	; (80084b8 <prvSampleTimeNow+0x3c>)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80084ac:	68fb      	ldr	r3, [r7, #12]
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	20000cb8 	.word	0x20000cb8

080084bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b086      	sub	sp, #24
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	607a      	str	r2, [r7, #4]
 80084c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80084ca:	2300      	movs	r3, #0
 80084cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	68ba      	ldr	r2, [r7, #8]
 80084d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d812      	bhi.n	8008508 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	1ad2      	subs	r2, r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d302      	bcc.n	80084f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80084f0:	2301      	movs	r3, #1
 80084f2:	617b      	str	r3, [r7, #20]
 80084f4:	e01b      	b.n	800852e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80084f6:	4b10      	ldr	r3, [pc, #64]	; (8008538 <prvInsertTimerInActiveList+0x7c>)
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	3304      	adds	r3, #4
 80084fe:	4619      	mov	r1, r3
 8008500:	4610      	mov	r0, r2
 8008502:	f7fe fa16 	bl	8006932 <vListInsert>
 8008506:	e012      	b.n	800852e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	429a      	cmp	r2, r3
 800850e:	d206      	bcs.n	800851e <prvInsertTimerInActiveList+0x62>
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	429a      	cmp	r2, r3
 8008516:	d302      	bcc.n	800851e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008518:	2301      	movs	r3, #1
 800851a:	617b      	str	r3, [r7, #20]
 800851c:	e007      	b.n	800852e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800851e:	4b07      	ldr	r3, [pc, #28]	; (800853c <prvInsertTimerInActiveList+0x80>)
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	3304      	adds	r3, #4
 8008526:	4619      	mov	r1, r3
 8008528:	4610      	mov	r0, r2
 800852a:	f7fe fa02 	bl	8006932 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800852e:	697b      	ldr	r3, [r7, #20]
}
 8008530:	4618      	mov	r0, r3
 8008532:	3718      	adds	r7, #24
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	20000cac 	.word	0x20000cac
 800853c:	20000ca8 	.word	0x20000ca8

08008540 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b08e      	sub	sp, #56	; 0x38
 8008544:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008546:	e0c6      	b.n	80086d6 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	da17      	bge.n	800857e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800854e:	1d3b      	adds	r3, r7, #4
 8008550:	3304      	adds	r3, #4
 8008552:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008556:	2b00      	cmp	r3, #0
 8008558:	d109      	bne.n	800856e <prvProcessReceivedCommands+0x2e>
 800855a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855e:	f383 8811 	msr	BASEPRI, r3
 8008562:	f3bf 8f6f 	isb	sy
 8008566:	f3bf 8f4f 	dsb	sy
 800856a:	61fb      	str	r3, [r7, #28]
 800856c:	e7fe      	b.n	800856c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800856e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008574:	6850      	ldr	r0, [r2, #4]
 8008576:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008578:	6892      	ldr	r2, [r2, #8]
 800857a:	4611      	mov	r1, r2
 800857c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2b00      	cmp	r3, #0
 8008582:	f2c0 80a7 	blt.w	80086d4 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800858a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d004      	beq.n	800859c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008594:	3304      	adds	r3, #4
 8008596:	4618      	mov	r0, r3
 8008598:	f7fe fa04 	bl	80069a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800859c:	463b      	mov	r3, r7
 800859e:	4618      	mov	r0, r3
 80085a0:	f7ff ff6c 	bl	800847c <prvSampleTimeNow>
 80085a4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2b09      	cmp	r3, #9
 80085aa:	f200 8094 	bhi.w	80086d6 <prvProcessReceivedCommands+0x196>
 80085ae:	a201      	add	r2, pc, #4	; (adr r2, 80085b4 <prvProcessReceivedCommands+0x74>)
 80085b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b4:	080085dd 	.word	0x080085dd
 80085b8:	080085dd 	.word	0x080085dd
 80085bc:	080085dd 	.word	0x080085dd
 80085c0:	0800864f 	.word	0x0800864f
 80085c4:	08008663 	.word	0x08008663
 80085c8:	080086ab 	.word	0x080086ab
 80085cc:	080085dd 	.word	0x080085dd
 80085d0:	080085dd 	.word	0x080085dd
 80085d4:	0800864f 	.word	0x0800864f
 80085d8:	08008663 	.word	0x08008663
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80085dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085e2:	f043 0301 	orr.w	r3, r3, #1
 80085e6:	b2da      	uxtb	r2, r3
 80085e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80085ee:	68ba      	ldr	r2, [r7, #8]
 80085f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f2:	699b      	ldr	r3, [r3, #24]
 80085f4:	18d1      	adds	r1, r2, r3
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085fc:	f7ff ff5e 	bl	80084bc <prvInsertTimerInActiveList>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d067      	beq.n	80086d6 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008608:	6a1b      	ldr	r3, [r3, #32]
 800860a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800860c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800860e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008610:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008614:	f003 0304 	and.w	r3, r3, #4
 8008618:	2b00      	cmp	r3, #0
 800861a:	d05c      	beq.n	80086d6 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008620:	699b      	ldr	r3, [r3, #24]
 8008622:	441a      	add	r2, r3
 8008624:	2300      	movs	r3, #0
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	2300      	movs	r3, #0
 800862a:	2100      	movs	r1, #0
 800862c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800862e:	f7ff fe09 	bl	8008244 <xTimerGenericCommand>
 8008632:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008634:	6a3b      	ldr	r3, [r7, #32]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d14d      	bne.n	80086d6 <prvProcessReceivedCommands+0x196>
 800863a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863e:	f383 8811 	msr	BASEPRI, r3
 8008642:	f3bf 8f6f 	isb	sy
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	61bb      	str	r3, [r7, #24]
 800864c:	e7fe      	b.n	800864c <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800864e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008650:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008654:	f023 0301 	bic.w	r3, r3, #1
 8008658:	b2da      	uxtb	r2, r3
 800865a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800865c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008660:	e039      	b.n	80086d6 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008664:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008668:	f043 0301 	orr.w	r3, r3, #1
 800866c:	b2da      	uxtb	r2, r3
 800866e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008670:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008678:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800867a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800867c:	699b      	ldr	r3, [r3, #24]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d109      	bne.n	8008696 <prvProcessReceivedCommands+0x156>
 8008682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	e7fe      	b.n	8008694 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008698:	699a      	ldr	r2, [r3, #24]
 800869a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869c:	18d1      	adds	r1, r2, r3
 800869e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086a4:	f7ff ff0a 	bl	80084bc <prvInsertTimerInActiveList>
					break;
 80086a8:	e015      	b.n	80086d6 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80086aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d103      	bne.n	80086c0 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80086b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086ba:	f000 fbc3 	bl	8008e44 <vPortFree>
 80086be:	e00a      	b.n	80086d6 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80086c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086c6:	f023 0301 	bic.w	r3, r3, #1
 80086ca:	b2da      	uxtb	r2, r3
 80086cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80086d2:	e000      	b.n	80086d6 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80086d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086d6:	4b07      	ldr	r3, [pc, #28]	; (80086f4 <prvProcessReceivedCommands+0x1b4>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	1d39      	adds	r1, r7, #4
 80086dc:	2200      	movs	r2, #0
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fe fbf0 	bl	8006ec4 <xQueueReceive>
 80086e4:	4603      	mov	r3, r0
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	f47f af2e 	bne.w	8008548 <prvProcessReceivedCommands+0x8>
	}
}
 80086ec:	bf00      	nop
 80086ee:	3730      	adds	r7, #48	; 0x30
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}
 80086f4:	20000cb0 	.word	0x20000cb0

080086f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b088      	sub	sp, #32
 80086fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80086fe:	e047      	b.n	8008790 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008700:	4b2d      	ldr	r3, [pc, #180]	; (80087b8 <prvSwitchTimerLists+0xc0>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	68db      	ldr	r3, [r3, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800870a:	4b2b      	ldr	r3, [pc, #172]	; (80087b8 <prvSwitchTimerLists+0xc0>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	3304      	adds	r3, #4
 8008718:	4618      	mov	r0, r3
 800871a:	f7fe f943 	bl	80069a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6a1b      	ldr	r3, [r3, #32]
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800872c:	f003 0304 	and.w	r3, r3, #4
 8008730:	2b00      	cmp	r3, #0
 8008732:	d02d      	beq.n	8008790 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	699b      	ldr	r3, [r3, #24]
 8008738:	693a      	ldr	r2, [r7, #16]
 800873a:	4413      	add	r3, r2
 800873c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800873e:	68ba      	ldr	r2, [r7, #8]
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	429a      	cmp	r2, r3
 8008744:	d90e      	bls.n	8008764 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	68ba      	ldr	r2, [r7, #8]
 800874a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008752:	4b19      	ldr	r3, [pc, #100]	; (80087b8 <prvSwitchTimerLists+0xc0>)
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	3304      	adds	r3, #4
 800875a:	4619      	mov	r1, r3
 800875c:	4610      	mov	r0, r2
 800875e:	f7fe f8e8 	bl	8006932 <vListInsert>
 8008762:	e015      	b.n	8008790 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008764:	2300      	movs	r3, #0
 8008766:	9300      	str	r3, [sp, #0]
 8008768:	2300      	movs	r3, #0
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	2100      	movs	r1, #0
 800876e:	68f8      	ldr	r0, [r7, #12]
 8008770:	f7ff fd68 	bl	8008244 <xTimerGenericCommand>
 8008774:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d109      	bne.n	8008790 <prvSwitchTimerLists+0x98>
 800877c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008780:	f383 8811 	msr	BASEPRI, r3
 8008784:	f3bf 8f6f 	isb	sy
 8008788:	f3bf 8f4f 	dsb	sy
 800878c:	603b      	str	r3, [r7, #0]
 800878e:	e7fe      	b.n	800878e <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008790:	4b09      	ldr	r3, [pc, #36]	; (80087b8 <prvSwitchTimerLists+0xc0>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1b2      	bne.n	8008700 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800879a:	4b07      	ldr	r3, [pc, #28]	; (80087b8 <prvSwitchTimerLists+0xc0>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80087a0:	4b06      	ldr	r3, [pc, #24]	; (80087bc <prvSwitchTimerLists+0xc4>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a04      	ldr	r2, [pc, #16]	; (80087b8 <prvSwitchTimerLists+0xc0>)
 80087a6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80087a8:	4a04      	ldr	r2, [pc, #16]	; (80087bc <prvSwitchTimerLists+0xc4>)
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	6013      	str	r3, [r2, #0]
}
 80087ae:	bf00      	nop
 80087b0:	3718      	adds	r7, #24
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop
 80087b8:	20000ca8 	.word	0x20000ca8
 80087bc:	20000cac 	.word	0x20000cac

080087c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b082      	sub	sp, #8
 80087c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80087c6:	f000 f961 	bl	8008a8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80087ca:	4b15      	ldr	r3, [pc, #84]	; (8008820 <prvCheckForValidListAndQueue+0x60>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d120      	bne.n	8008814 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80087d2:	4814      	ldr	r0, [pc, #80]	; (8008824 <prvCheckForValidListAndQueue+0x64>)
 80087d4:	f7fe f85c 	bl	8006890 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80087d8:	4813      	ldr	r0, [pc, #76]	; (8008828 <prvCheckForValidListAndQueue+0x68>)
 80087da:	f7fe f859 	bl	8006890 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80087de:	4b13      	ldr	r3, [pc, #76]	; (800882c <prvCheckForValidListAndQueue+0x6c>)
 80087e0:	4a10      	ldr	r2, [pc, #64]	; (8008824 <prvCheckForValidListAndQueue+0x64>)
 80087e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80087e4:	4b12      	ldr	r3, [pc, #72]	; (8008830 <prvCheckForValidListAndQueue+0x70>)
 80087e6:	4a10      	ldr	r2, [pc, #64]	; (8008828 <prvCheckForValidListAndQueue+0x68>)
 80087e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80087ea:	2300      	movs	r3, #0
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	4b11      	ldr	r3, [pc, #68]	; (8008834 <prvCheckForValidListAndQueue+0x74>)
 80087f0:	4a11      	ldr	r2, [pc, #68]	; (8008838 <prvCheckForValidListAndQueue+0x78>)
 80087f2:	2110      	movs	r1, #16
 80087f4:	200a      	movs	r0, #10
 80087f6:	f7fe f959 	bl	8006aac <xQueueGenericCreateStatic>
 80087fa:	4602      	mov	r2, r0
 80087fc:	4b08      	ldr	r3, [pc, #32]	; (8008820 <prvCheckForValidListAndQueue+0x60>)
 80087fe:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008800:	4b07      	ldr	r3, [pc, #28]	; (8008820 <prvCheckForValidListAndQueue+0x60>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d005      	beq.n	8008814 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008808:	4b05      	ldr	r3, [pc, #20]	; (8008820 <prvCheckForValidListAndQueue+0x60>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	490b      	ldr	r1, [pc, #44]	; (800883c <prvCheckForValidListAndQueue+0x7c>)
 800880e:	4618      	mov	r0, r3
 8008810:	f7fe fd3a 	bl	8007288 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008814:	f000 f968 	bl	8008ae8 <vPortExitCritical>
}
 8008818:	bf00      	nop
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	20000cb0 	.word	0x20000cb0
 8008824:	20000c80 	.word	0x20000c80
 8008828:	20000c94 	.word	0x20000c94
 800882c:	20000ca8 	.word	0x20000ca8
 8008830:	20000cac 	.word	0x20000cac
 8008834:	20000d5c 	.word	0x20000d5c
 8008838:	20000cbc 	.word	0x20000cbc
 800883c:	0800997c 	.word	0x0800997c

08008840 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008840:	b480      	push	{r7}
 8008842:	b085      	sub	sp, #20
 8008844:	af00      	add	r7, sp, #0
 8008846:	60f8      	str	r0, [r7, #12]
 8008848:	60b9      	str	r1, [r7, #8]
 800884a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	3b04      	subs	r3, #4
 8008850:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008858:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	3b04      	subs	r3, #4
 800885e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	f023 0201 	bic.w	r2, r3, #1
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	3b04      	subs	r3, #4
 800886e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008870:	4a0c      	ldr	r2, [pc, #48]	; (80088a4 <pxPortInitialiseStack+0x64>)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	3b14      	subs	r3, #20
 800887a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	3b04      	subs	r3, #4
 8008886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f06f 0202 	mvn.w	r2, #2
 800888e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	3b20      	subs	r3, #32
 8008894:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008896:	68fb      	ldr	r3, [r7, #12]
}
 8008898:	4618      	mov	r0, r3
 800889a:	3714      	adds	r7, #20
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr
 80088a4:	080088a9 	.word	0x080088a9

080088a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80088ae:	2300      	movs	r3, #0
 80088b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80088b2:	4b11      	ldr	r3, [pc, #68]	; (80088f8 <prvTaskExitError+0x50>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ba:	d009      	beq.n	80088d0 <prvTaskExitError+0x28>
 80088bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c0:	f383 8811 	msr	BASEPRI, r3
 80088c4:	f3bf 8f6f 	isb	sy
 80088c8:	f3bf 8f4f 	dsb	sy
 80088cc:	60fb      	str	r3, [r7, #12]
 80088ce:	e7fe      	b.n	80088ce <prvTaskExitError+0x26>
 80088d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d4:	f383 8811 	msr	BASEPRI, r3
 80088d8:	f3bf 8f6f 	isb	sy
 80088dc:	f3bf 8f4f 	dsb	sy
 80088e0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80088e2:	bf00      	nop
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d0fc      	beq.n	80088e4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80088ea:	bf00      	nop
 80088ec:	3714      	adds	r7, #20
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr
 80088f6:	bf00      	nop
 80088f8:	2000000c 	.word	0x2000000c
 80088fc:	00000000 	.word	0x00000000

08008900 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008900:	4b07      	ldr	r3, [pc, #28]	; (8008920 <pxCurrentTCBConst2>)
 8008902:	6819      	ldr	r1, [r3, #0]
 8008904:	6808      	ldr	r0, [r1, #0]
 8008906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800890a:	f380 8809 	msr	PSP, r0
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f04f 0000 	mov.w	r0, #0
 8008916:	f380 8811 	msr	BASEPRI, r0
 800891a:	4770      	bx	lr
 800891c:	f3af 8000 	nop.w

08008920 <pxCurrentTCBConst2>:
 8008920:	20000778 	.word	0x20000778
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008924:	bf00      	nop
 8008926:	bf00      	nop

08008928 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008928:	4808      	ldr	r0, [pc, #32]	; (800894c <prvPortStartFirstTask+0x24>)
 800892a:	6800      	ldr	r0, [r0, #0]
 800892c:	6800      	ldr	r0, [r0, #0]
 800892e:	f380 8808 	msr	MSP, r0
 8008932:	f04f 0000 	mov.w	r0, #0
 8008936:	f380 8814 	msr	CONTROL, r0
 800893a:	b662      	cpsie	i
 800893c:	b661      	cpsie	f
 800893e:	f3bf 8f4f 	dsb	sy
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	df00      	svc	0
 8008948:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800894a:	bf00      	nop
 800894c:	e000ed08 	.word	0xe000ed08

08008950 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b086      	sub	sp, #24
 8008954:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008956:	4b44      	ldr	r3, [pc, #272]	; (8008a68 <xPortStartScheduler+0x118>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a44      	ldr	r2, [pc, #272]	; (8008a6c <xPortStartScheduler+0x11c>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d109      	bne.n	8008974 <xPortStartScheduler+0x24>
 8008960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	613b      	str	r3, [r7, #16]
 8008972:	e7fe      	b.n	8008972 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008974:	4b3c      	ldr	r3, [pc, #240]	; (8008a68 <xPortStartScheduler+0x118>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a3d      	ldr	r2, [pc, #244]	; (8008a70 <xPortStartScheduler+0x120>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d109      	bne.n	8008992 <xPortStartScheduler+0x42>
 800897e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008982:	f383 8811 	msr	BASEPRI, r3
 8008986:	f3bf 8f6f 	isb	sy
 800898a:	f3bf 8f4f 	dsb	sy
 800898e:	60fb      	str	r3, [r7, #12]
 8008990:	e7fe      	b.n	8008990 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008992:	4b38      	ldr	r3, [pc, #224]	; (8008a74 <xPortStartScheduler+0x124>)
 8008994:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	b2db      	uxtb	r3, r3
 800899c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	22ff      	movs	r2, #255	; 0xff
 80089a2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80089ac:	78fb      	ldrb	r3, [r7, #3]
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80089b4:	b2da      	uxtb	r2, r3
 80089b6:	4b30      	ldr	r3, [pc, #192]	; (8008a78 <xPortStartScheduler+0x128>)
 80089b8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80089ba:	4b30      	ldr	r3, [pc, #192]	; (8008a7c <xPortStartScheduler+0x12c>)
 80089bc:	2207      	movs	r2, #7
 80089be:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80089c0:	e009      	b.n	80089d6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80089c2:	4b2e      	ldr	r3, [pc, #184]	; (8008a7c <xPortStartScheduler+0x12c>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	3b01      	subs	r3, #1
 80089c8:	4a2c      	ldr	r2, [pc, #176]	; (8008a7c <xPortStartScheduler+0x12c>)
 80089ca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80089cc:	78fb      	ldrb	r3, [r7, #3]
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	005b      	lsls	r3, r3, #1
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80089d6:	78fb      	ldrb	r3, [r7, #3]
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089de:	2b80      	cmp	r3, #128	; 0x80
 80089e0:	d0ef      	beq.n	80089c2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80089e2:	4b26      	ldr	r3, [pc, #152]	; (8008a7c <xPortStartScheduler+0x12c>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f1c3 0307 	rsb	r3, r3, #7
 80089ea:	2b04      	cmp	r3, #4
 80089ec:	d009      	beq.n	8008a02 <xPortStartScheduler+0xb2>
 80089ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	60bb      	str	r3, [r7, #8]
 8008a00:	e7fe      	b.n	8008a00 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008a02:	4b1e      	ldr	r3, [pc, #120]	; (8008a7c <xPortStartScheduler+0x12c>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	021b      	lsls	r3, r3, #8
 8008a08:	4a1c      	ldr	r2, [pc, #112]	; (8008a7c <xPortStartScheduler+0x12c>)
 8008a0a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008a0c:	4b1b      	ldr	r3, [pc, #108]	; (8008a7c <xPortStartScheduler+0x12c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008a14:	4a19      	ldr	r2, [pc, #100]	; (8008a7c <xPortStartScheduler+0x12c>)
 8008a16:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a20:	4b17      	ldr	r3, [pc, #92]	; (8008a80 <xPortStartScheduler+0x130>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a16      	ldr	r2, [pc, #88]	; (8008a80 <xPortStartScheduler+0x130>)
 8008a26:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008a2a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008a2c:	4b14      	ldr	r3, [pc, #80]	; (8008a80 <xPortStartScheduler+0x130>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a13      	ldr	r2, [pc, #76]	; (8008a80 <xPortStartScheduler+0x130>)
 8008a32:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008a36:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008a38:	f000 f8d6 	bl	8008be8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008a3c:	4b11      	ldr	r3, [pc, #68]	; (8008a84 <xPortStartScheduler+0x134>)
 8008a3e:	2200      	movs	r2, #0
 8008a40:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008a42:	f000 f8f5 	bl	8008c30 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008a46:	4b10      	ldr	r3, [pc, #64]	; (8008a88 <xPortStartScheduler+0x138>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a0f      	ldr	r2, [pc, #60]	; (8008a88 <xPortStartScheduler+0x138>)
 8008a4c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008a50:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008a52:	f7ff ff69 	bl	8008928 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008a56:	f7ff f859 	bl	8007b0c <vTaskSwitchContext>
	prvTaskExitError();
 8008a5a:	f7ff ff25 	bl	80088a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3718      	adds	r7, #24
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	e000ed00 	.word	0xe000ed00
 8008a6c:	410fc271 	.word	0x410fc271
 8008a70:	410fc270 	.word	0x410fc270
 8008a74:	e000e400 	.word	0xe000e400
 8008a78:	20000dac 	.word	0x20000dac
 8008a7c:	20000db0 	.word	0x20000db0
 8008a80:	e000ed20 	.word	0xe000ed20
 8008a84:	2000000c 	.word	0x2000000c
 8008a88:	e000ef34 	.word	0xe000ef34

08008a8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a96:	f383 8811 	msr	BASEPRI, r3
 8008a9a:	f3bf 8f6f 	isb	sy
 8008a9e:	f3bf 8f4f 	dsb	sy
 8008aa2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008aa4:	4b0e      	ldr	r3, [pc, #56]	; (8008ae0 <vPortEnterCritical+0x54>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	4a0d      	ldr	r2, [pc, #52]	; (8008ae0 <vPortEnterCritical+0x54>)
 8008aac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008aae:	4b0c      	ldr	r3, [pc, #48]	; (8008ae0 <vPortEnterCritical+0x54>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2b01      	cmp	r3, #1
 8008ab4:	d10e      	bne.n	8008ad4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ab6:	4b0b      	ldr	r3, [pc, #44]	; (8008ae4 <vPortEnterCritical+0x58>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d009      	beq.n	8008ad4 <vPortEnterCritical+0x48>
 8008ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac4:	f383 8811 	msr	BASEPRI, r3
 8008ac8:	f3bf 8f6f 	isb	sy
 8008acc:	f3bf 8f4f 	dsb	sy
 8008ad0:	603b      	str	r3, [r7, #0]
 8008ad2:	e7fe      	b.n	8008ad2 <vPortEnterCritical+0x46>
	}
}
 8008ad4:	bf00      	nop
 8008ad6:	370c      	adds	r7, #12
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr
 8008ae0:	2000000c 	.word	0x2000000c
 8008ae4:	e000ed04 	.word	0xe000ed04

08008ae8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008aee:	4b11      	ldr	r3, [pc, #68]	; (8008b34 <vPortExitCritical+0x4c>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d109      	bne.n	8008b0a <vPortExitCritical+0x22>
 8008af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008afa:	f383 8811 	msr	BASEPRI, r3
 8008afe:	f3bf 8f6f 	isb	sy
 8008b02:	f3bf 8f4f 	dsb	sy
 8008b06:	607b      	str	r3, [r7, #4]
 8008b08:	e7fe      	b.n	8008b08 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008b0a:	4b0a      	ldr	r3, [pc, #40]	; (8008b34 <vPortExitCritical+0x4c>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	3b01      	subs	r3, #1
 8008b10:	4a08      	ldr	r2, [pc, #32]	; (8008b34 <vPortExitCritical+0x4c>)
 8008b12:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008b14:	4b07      	ldr	r3, [pc, #28]	; (8008b34 <vPortExitCritical+0x4c>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d104      	bne.n	8008b26 <vPortExitCritical+0x3e>
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008b26:	bf00      	nop
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop
 8008b34:	2000000c 	.word	0x2000000c
	...

08008b40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008b40:	f3ef 8009 	mrs	r0, PSP
 8008b44:	f3bf 8f6f 	isb	sy
 8008b48:	4b15      	ldr	r3, [pc, #84]	; (8008ba0 <pxCurrentTCBConst>)
 8008b4a:	681a      	ldr	r2, [r3, #0]
 8008b4c:	f01e 0f10 	tst.w	lr, #16
 8008b50:	bf08      	it	eq
 8008b52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008b56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b5a:	6010      	str	r0, [r2, #0]
 8008b5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008b60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008b64:	f380 8811 	msr	BASEPRI, r0
 8008b68:	f3bf 8f4f 	dsb	sy
 8008b6c:	f3bf 8f6f 	isb	sy
 8008b70:	f7fe ffcc 	bl	8007b0c <vTaskSwitchContext>
 8008b74:	f04f 0000 	mov.w	r0, #0
 8008b78:	f380 8811 	msr	BASEPRI, r0
 8008b7c:	bc09      	pop	{r0, r3}
 8008b7e:	6819      	ldr	r1, [r3, #0]
 8008b80:	6808      	ldr	r0, [r1, #0]
 8008b82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b86:	f01e 0f10 	tst.w	lr, #16
 8008b8a:	bf08      	it	eq
 8008b8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008b90:	f380 8809 	msr	PSP, r0
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop
 8008b9c:	f3af 8000 	nop.w

08008ba0 <pxCurrentTCBConst>:
 8008ba0:	20000778 	.word	0x20000778
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ba4:	bf00      	nop
 8008ba6:	bf00      	nop

08008ba8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
	__asm volatile
 8008bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb2:	f383 8811 	msr	BASEPRI, r3
 8008bb6:	f3bf 8f6f 	isb	sy
 8008bba:	f3bf 8f4f 	dsb	sy
 8008bbe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008bc0:	f7fe ff0e 	bl	80079e0 <xTaskIncrementTick>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d003      	beq.n	8008bd2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008bca:	4b06      	ldr	r3, [pc, #24]	; (8008be4 <SysTick_Handler+0x3c>)
 8008bcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bd0:	601a      	str	r2, [r3, #0]
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008bdc:	bf00      	nop
 8008bde:	3708      	adds	r7, #8
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}
 8008be4:	e000ed04 	.word	0xe000ed04

08008be8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008be8:	b480      	push	{r7}
 8008bea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008bec:	4b0b      	ldr	r3, [pc, #44]	; (8008c1c <vPortSetupTimerInterrupt+0x34>)
 8008bee:	2200      	movs	r2, #0
 8008bf0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008bf2:	4b0b      	ldr	r3, [pc, #44]	; (8008c20 <vPortSetupTimerInterrupt+0x38>)
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008bf8:	4b0a      	ldr	r3, [pc, #40]	; (8008c24 <vPortSetupTimerInterrupt+0x3c>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a0a      	ldr	r2, [pc, #40]	; (8008c28 <vPortSetupTimerInterrupt+0x40>)
 8008bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8008c02:	099b      	lsrs	r3, r3, #6
 8008c04:	4a09      	ldr	r2, [pc, #36]	; (8008c2c <vPortSetupTimerInterrupt+0x44>)
 8008c06:	3b01      	subs	r3, #1
 8008c08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c0a:	4b04      	ldr	r3, [pc, #16]	; (8008c1c <vPortSetupTimerInterrupt+0x34>)
 8008c0c:	2207      	movs	r2, #7
 8008c0e:	601a      	str	r2, [r3, #0]
}
 8008c10:	bf00      	nop
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	e000e010 	.word	0xe000e010
 8008c20:	e000e018 	.word	0xe000e018
 8008c24:	20000000 	.word	0x20000000
 8008c28:	10624dd3 	.word	0x10624dd3
 8008c2c:	e000e014 	.word	0xe000e014

08008c30 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008c30:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008c40 <vPortEnableVFP+0x10>
 8008c34:	6801      	ldr	r1, [r0, #0]
 8008c36:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008c3a:	6001      	str	r1, [r0, #0]
 8008c3c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008c3e:	bf00      	nop
 8008c40:	e000ed88 	.word	0xe000ed88

08008c44 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008c44:	b480      	push	{r7}
 8008c46:	b085      	sub	sp, #20
 8008c48:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008c4a:	f3ef 8305 	mrs	r3, IPSR
 8008c4e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2b0f      	cmp	r3, #15
 8008c54:	d913      	bls.n	8008c7e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008c56:	4a16      	ldr	r2, [pc, #88]	; (8008cb0 <vPortValidateInterruptPriority+0x6c>)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	4413      	add	r3, r2
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008c60:	4b14      	ldr	r3, [pc, #80]	; (8008cb4 <vPortValidateInterruptPriority+0x70>)
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	7afa      	ldrb	r2, [r7, #11]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d209      	bcs.n	8008c7e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8008c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c6e:	f383 8811 	msr	BASEPRI, r3
 8008c72:	f3bf 8f6f 	isb	sy
 8008c76:	f3bf 8f4f 	dsb	sy
 8008c7a:	607b      	str	r3, [r7, #4]
 8008c7c:	e7fe      	b.n	8008c7c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008c7e:	4b0e      	ldr	r3, [pc, #56]	; (8008cb8 <vPortValidateInterruptPriority+0x74>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008c86:	4b0d      	ldr	r3, [pc, #52]	; (8008cbc <vPortValidateInterruptPriority+0x78>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d909      	bls.n	8008ca2 <vPortValidateInterruptPriority+0x5e>
 8008c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c92:	f383 8811 	msr	BASEPRI, r3
 8008c96:	f3bf 8f6f 	isb	sy
 8008c9a:	f3bf 8f4f 	dsb	sy
 8008c9e:	603b      	str	r3, [r7, #0]
 8008ca0:	e7fe      	b.n	8008ca0 <vPortValidateInterruptPriority+0x5c>
	}
 8008ca2:	bf00      	nop
 8008ca4:	3714      	adds	r7, #20
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop
 8008cb0:	e000e3f0 	.word	0xe000e3f0
 8008cb4:	20000dac 	.word	0x20000dac
 8008cb8:	e000ed0c 	.word	0xe000ed0c
 8008cbc:	20000db0 	.word	0x20000db0

08008cc0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b08a      	sub	sp, #40	; 0x28
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ccc:	f7fe fddc 	bl	8007888 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008cd0:	4b57      	ldr	r3, [pc, #348]	; (8008e30 <pvPortMalloc+0x170>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008cd8:	f000 f90c 	bl	8008ef4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008cdc:	4b55      	ldr	r3, [pc, #340]	; (8008e34 <pvPortMalloc+0x174>)
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f040 808c 	bne.w	8008e02 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d01c      	beq.n	8008d2a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008cf0:	2208      	movs	r2, #8
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f003 0307 	and.w	r3, r3, #7
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d013      	beq.n	8008d2a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f023 0307 	bic.w	r3, r3, #7
 8008d08:	3308      	adds	r3, #8
 8008d0a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f003 0307 	and.w	r3, r3, #7
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d009      	beq.n	8008d2a <pvPortMalloc+0x6a>
 8008d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1a:	f383 8811 	msr	BASEPRI, r3
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f3bf 8f4f 	dsb	sy
 8008d26:	617b      	str	r3, [r7, #20]
 8008d28:	e7fe      	b.n	8008d28 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d068      	beq.n	8008e02 <pvPortMalloc+0x142>
 8008d30:	4b41      	ldr	r3, [pc, #260]	; (8008e38 <pvPortMalloc+0x178>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d863      	bhi.n	8008e02 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d3a:	4b40      	ldr	r3, [pc, #256]	; (8008e3c <pvPortMalloc+0x17c>)
 8008d3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008d3e:	4b3f      	ldr	r3, [pc, #252]	; (8008e3c <pvPortMalloc+0x17c>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d44:	e004      	b.n	8008d50 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8008d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	687a      	ldr	r2, [r7, #4]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d903      	bls.n	8008d62 <pvPortMalloc+0xa2>
 8008d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1f1      	bne.n	8008d46 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008d62:	4b33      	ldr	r3, [pc, #204]	; (8008e30 <pvPortMalloc+0x170>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d04a      	beq.n	8008e02 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008d6c:	6a3b      	ldr	r3, [r7, #32]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2208      	movs	r2, #8
 8008d72:	4413      	add	r3, r2
 8008d74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	6a3b      	ldr	r3, [r7, #32]
 8008d7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d80:	685a      	ldr	r2, [r3, #4]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	1ad2      	subs	r2, r2, r3
 8008d86:	2308      	movs	r3, #8
 8008d88:	005b      	lsls	r3, r3, #1
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d91e      	bls.n	8008dcc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	4413      	add	r3, r2
 8008d94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d96:	69bb      	ldr	r3, [r7, #24]
 8008d98:	f003 0307 	and.w	r3, r3, #7
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d009      	beq.n	8008db4 <pvPortMalloc+0xf4>
 8008da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	613b      	str	r3, [r7, #16]
 8008db2:	e7fe      	b.n	8008db2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	685a      	ldr	r2, [r3, #4]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	1ad2      	subs	r2, r2, r3
 8008dbc:	69bb      	ldr	r3, [r7, #24]
 8008dbe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008dc6:	69b8      	ldr	r0, [r7, #24]
 8008dc8:	f000 f8f6 	bl	8008fb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008dcc:	4b1a      	ldr	r3, [pc, #104]	; (8008e38 <pvPortMalloc+0x178>)
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	1ad3      	subs	r3, r2, r3
 8008dd6:	4a18      	ldr	r2, [pc, #96]	; (8008e38 <pvPortMalloc+0x178>)
 8008dd8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008dda:	4b17      	ldr	r3, [pc, #92]	; (8008e38 <pvPortMalloc+0x178>)
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	4b18      	ldr	r3, [pc, #96]	; (8008e40 <pvPortMalloc+0x180>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d203      	bcs.n	8008dee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008de6:	4b14      	ldr	r3, [pc, #80]	; (8008e38 <pvPortMalloc+0x178>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a15      	ldr	r2, [pc, #84]	; (8008e40 <pvPortMalloc+0x180>)
 8008dec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008df0:	685a      	ldr	r2, [r3, #4]
 8008df2:	4b10      	ldr	r3, [pc, #64]	; (8008e34 <pvPortMalloc+0x174>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	431a      	orrs	r2, r3
 8008df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfe:	2200      	movs	r2, #0
 8008e00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008e02:	f7fe fd4f 	bl	80078a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e06:	69fb      	ldr	r3, [r7, #28]
 8008e08:	f003 0307 	and.w	r3, r3, #7
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d009      	beq.n	8008e24 <pvPortMalloc+0x164>
 8008e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	60fb      	str	r3, [r7, #12]
 8008e22:	e7fe      	b.n	8008e22 <pvPortMalloc+0x162>
	return pvReturn;
 8008e24:	69fb      	ldr	r3, [r7, #28]
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3728      	adds	r7, #40	; 0x28
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}
 8008e2e:	bf00      	nop
 8008e30:	20001974 	.word	0x20001974
 8008e34:	20001980 	.word	0x20001980
 8008e38:	20001978 	.word	0x20001978
 8008e3c:	2000196c 	.word	0x2000196c
 8008e40:	2000197c 	.word	0x2000197c

08008e44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b086      	sub	sp, #24
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d046      	beq.n	8008ee4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008e56:	2308      	movs	r3, #8
 8008e58:	425b      	negs	r3, r3
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	685a      	ldr	r2, [r3, #4]
 8008e68:	4b20      	ldr	r3, [pc, #128]	; (8008eec <vPortFree+0xa8>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4013      	ands	r3, r2
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d109      	bne.n	8008e86 <vPortFree+0x42>
 8008e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e76:	f383 8811 	msr	BASEPRI, r3
 8008e7a:	f3bf 8f6f 	isb	sy
 8008e7e:	f3bf 8f4f 	dsb	sy
 8008e82:	60fb      	str	r3, [r7, #12]
 8008e84:	e7fe      	b.n	8008e84 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d009      	beq.n	8008ea2 <vPortFree+0x5e>
 8008e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e92:	f383 8811 	msr	BASEPRI, r3
 8008e96:	f3bf 8f6f 	isb	sy
 8008e9a:	f3bf 8f4f 	dsb	sy
 8008e9e:	60bb      	str	r3, [r7, #8]
 8008ea0:	e7fe      	b.n	8008ea0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	685a      	ldr	r2, [r3, #4]
 8008ea6:	4b11      	ldr	r3, [pc, #68]	; (8008eec <vPortFree+0xa8>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4013      	ands	r3, r2
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d019      	beq.n	8008ee4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d115      	bne.n	8008ee4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	4b0b      	ldr	r3, [pc, #44]	; (8008eec <vPortFree+0xa8>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	43db      	mvns	r3, r3
 8008ec2:	401a      	ands	r2, r3
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008ec8:	f7fe fcde 	bl	8007888 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	685a      	ldr	r2, [r3, #4]
 8008ed0:	4b07      	ldr	r3, [pc, #28]	; (8008ef0 <vPortFree+0xac>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4413      	add	r3, r2
 8008ed6:	4a06      	ldr	r2, [pc, #24]	; (8008ef0 <vPortFree+0xac>)
 8008ed8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008eda:	6938      	ldr	r0, [r7, #16]
 8008edc:	f000 f86c 	bl	8008fb8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008ee0:	f7fe fce0 	bl	80078a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ee4:	bf00      	nop
 8008ee6:	3718      	adds	r7, #24
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	20001980 	.word	0x20001980
 8008ef0:	20001978 	.word	0x20001978

08008ef4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008efa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008efe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008f00:	4b27      	ldr	r3, [pc, #156]	; (8008fa0 <prvHeapInit+0xac>)
 8008f02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f003 0307 	and.w	r3, r3, #7
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00c      	beq.n	8008f28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	3307      	adds	r3, #7
 8008f12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f023 0307 	bic.w	r3, r3, #7
 8008f1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f1c:	68ba      	ldr	r2, [r7, #8]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	1ad3      	subs	r3, r2, r3
 8008f22:	4a1f      	ldr	r2, [pc, #124]	; (8008fa0 <prvHeapInit+0xac>)
 8008f24:	4413      	add	r3, r2
 8008f26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f2c:	4a1d      	ldr	r2, [pc, #116]	; (8008fa4 <prvHeapInit+0xb0>)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008f32:	4b1c      	ldr	r3, [pc, #112]	; (8008fa4 <prvHeapInit+0xb0>)
 8008f34:	2200      	movs	r2, #0
 8008f36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	68ba      	ldr	r2, [r7, #8]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008f40:	2208      	movs	r2, #8
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	1a9b      	subs	r3, r3, r2
 8008f46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f023 0307 	bic.w	r3, r3, #7
 8008f4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	4a15      	ldr	r2, [pc, #84]	; (8008fa8 <prvHeapInit+0xb4>)
 8008f54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008f56:	4b14      	ldr	r3, [pc, #80]	; (8008fa8 <prvHeapInit+0xb4>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008f5e:	4b12      	ldr	r3, [pc, #72]	; (8008fa8 <prvHeapInit+0xb4>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	2200      	movs	r2, #0
 8008f64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	68fa      	ldr	r2, [r7, #12]
 8008f6e:	1ad2      	subs	r2, r2, r3
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f74:	4b0c      	ldr	r3, [pc, #48]	; (8008fa8 <prvHeapInit+0xb4>)
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	4a0a      	ldr	r2, [pc, #40]	; (8008fac <prvHeapInit+0xb8>)
 8008f82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	4a09      	ldr	r2, [pc, #36]	; (8008fb0 <prvHeapInit+0xbc>)
 8008f8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f8c:	4b09      	ldr	r3, [pc, #36]	; (8008fb4 <prvHeapInit+0xc0>)
 8008f8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008f92:	601a      	str	r2, [r3, #0]
}
 8008f94:	bf00      	nop
 8008f96:	3714      	adds	r7, #20
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr
 8008fa0:	20000db4 	.word	0x20000db4
 8008fa4:	2000196c 	.word	0x2000196c
 8008fa8:	20001974 	.word	0x20001974
 8008fac:	2000197c 	.word	0x2000197c
 8008fb0:	20001978 	.word	0x20001978
 8008fb4:	20001980 	.word	0x20001980

08008fb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b085      	sub	sp, #20
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008fc0:	4b28      	ldr	r3, [pc, #160]	; (8009064 <prvInsertBlockIntoFreeList+0xac>)
 8008fc2:	60fb      	str	r3, [r7, #12]
 8008fc4:	e002      	b.n	8008fcc <prvInsertBlockIntoFreeList+0x14>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	60fb      	str	r3, [r7, #12]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d8f7      	bhi.n	8008fc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	68ba      	ldr	r2, [r7, #8]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d108      	bne.n	8008ffa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	685a      	ldr	r2, [r3, #4]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	441a      	add	r2, r3
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	68ba      	ldr	r2, [r7, #8]
 8009004:	441a      	add	r2, r3
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	429a      	cmp	r2, r3
 800900c:	d118      	bne.n	8009040 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681a      	ldr	r2, [r3, #0]
 8009012:	4b15      	ldr	r3, [pc, #84]	; (8009068 <prvInsertBlockIntoFreeList+0xb0>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	429a      	cmp	r2, r3
 8009018:	d00d      	beq.n	8009036 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	685a      	ldr	r2, [r3, #4]
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	441a      	add	r2, r3
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	601a      	str	r2, [r3, #0]
 8009034:	e008      	b.n	8009048 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009036:	4b0c      	ldr	r3, [pc, #48]	; (8009068 <prvInsertBlockIntoFreeList+0xb0>)
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	601a      	str	r2, [r3, #0]
 800903e:	e003      	b.n	8009048 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681a      	ldr	r2, [r3, #0]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	429a      	cmp	r2, r3
 800904e:	d002      	beq.n	8009056 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009056:	bf00      	nop
 8009058:	3714      	adds	r7, #20
 800905a:	46bd      	mov	sp, r7
 800905c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop
 8009064:	2000196c 	.word	0x2000196c
 8009068:	20001974 	.word	0x20001974

0800906c <__errno>:
 800906c:	4b01      	ldr	r3, [pc, #4]	; (8009074 <__errno+0x8>)
 800906e:	6818      	ldr	r0, [r3, #0]
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop
 8009074:	20000010 	.word	0x20000010

08009078 <__libc_init_array>:
 8009078:	b570      	push	{r4, r5, r6, lr}
 800907a:	4e0d      	ldr	r6, [pc, #52]	; (80090b0 <__libc_init_array+0x38>)
 800907c:	4c0d      	ldr	r4, [pc, #52]	; (80090b4 <__libc_init_array+0x3c>)
 800907e:	1ba4      	subs	r4, r4, r6
 8009080:	10a4      	asrs	r4, r4, #2
 8009082:	2500      	movs	r5, #0
 8009084:	42a5      	cmp	r5, r4
 8009086:	d109      	bne.n	800909c <__libc_init_array+0x24>
 8009088:	4e0b      	ldr	r6, [pc, #44]	; (80090b8 <__libc_init_array+0x40>)
 800908a:	4c0c      	ldr	r4, [pc, #48]	; (80090bc <__libc_init_array+0x44>)
 800908c:	f000 fc3c 	bl	8009908 <_init>
 8009090:	1ba4      	subs	r4, r4, r6
 8009092:	10a4      	asrs	r4, r4, #2
 8009094:	2500      	movs	r5, #0
 8009096:	42a5      	cmp	r5, r4
 8009098:	d105      	bne.n	80090a6 <__libc_init_array+0x2e>
 800909a:	bd70      	pop	{r4, r5, r6, pc}
 800909c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80090a0:	4798      	blx	r3
 80090a2:	3501      	adds	r5, #1
 80090a4:	e7ee      	b.n	8009084 <__libc_init_array+0xc>
 80090a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80090aa:	4798      	blx	r3
 80090ac:	3501      	adds	r5, #1
 80090ae:	e7f2      	b.n	8009096 <__libc_init_array+0x1e>
 80090b0:	08009a78 	.word	0x08009a78
 80090b4:	08009a78 	.word	0x08009a78
 80090b8:	08009a78 	.word	0x08009a78
 80090bc:	08009a7c 	.word	0x08009a7c

080090c0 <memcpy>:
 80090c0:	b510      	push	{r4, lr}
 80090c2:	1e43      	subs	r3, r0, #1
 80090c4:	440a      	add	r2, r1
 80090c6:	4291      	cmp	r1, r2
 80090c8:	d100      	bne.n	80090cc <memcpy+0xc>
 80090ca:	bd10      	pop	{r4, pc}
 80090cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090d4:	e7f7      	b.n	80090c6 <memcpy+0x6>

080090d6 <memset>:
 80090d6:	4402      	add	r2, r0
 80090d8:	4603      	mov	r3, r0
 80090da:	4293      	cmp	r3, r2
 80090dc:	d100      	bne.n	80090e0 <memset+0xa>
 80090de:	4770      	bx	lr
 80090e0:	f803 1b01 	strb.w	r1, [r3], #1
 80090e4:	e7f9      	b.n	80090da <memset+0x4>
	...

080090e8 <sniprintf>:
 80090e8:	b40c      	push	{r2, r3}
 80090ea:	b530      	push	{r4, r5, lr}
 80090ec:	4b17      	ldr	r3, [pc, #92]	; (800914c <sniprintf+0x64>)
 80090ee:	1e0c      	subs	r4, r1, #0
 80090f0:	b09d      	sub	sp, #116	; 0x74
 80090f2:	681d      	ldr	r5, [r3, #0]
 80090f4:	da08      	bge.n	8009108 <sniprintf+0x20>
 80090f6:	238b      	movs	r3, #139	; 0x8b
 80090f8:	602b      	str	r3, [r5, #0]
 80090fa:	f04f 30ff 	mov.w	r0, #4294967295
 80090fe:	b01d      	add	sp, #116	; 0x74
 8009100:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009104:	b002      	add	sp, #8
 8009106:	4770      	bx	lr
 8009108:	f44f 7302 	mov.w	r3, #520	; 0x208
 800910c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009110:	bf14      	ite	ne
 8009112:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009116:	4623      	moveq	r3, r4
 8009118:	9304      	str	r3, [sp, #16]
 800911a:	9307      	str	r3, [sp, #28]
 800911c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009120:	9002      	str	r0, [sp, #8]
 8009122:	9006      	str	r0, [sp, #24]
 8009124:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009128:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800912a:	ab21      	add	r3, sp, #132	; 0x84
 800912c:	a902      	add	r1, sp, #8
 800912e:	4628      	mov	r0, r5
 8009130:	9301      	str	r3, [sp, #4]
 8009132:	f000 f867 	bl	8009204 <_svfiprintf_r>
 8009136:	1c43      	adds	r3, r0, #1
 8009138:	bfbc      	itt	lt
 800913a:	238b      	movlt	r3, #139	; 0x8b
 800913c:	602b      	strlt	r3, [r5, #0]
 800913e:	2c00      	cmp	r4, #0
 8009140:	d0dd      	beq.n	80090fe <sniprintf+0x16>
 8009142:	9b02      	ldr	r3, [sp, #8]
 8009144:	2200      	movs	r2, #0
 8009146:	701a      	strb	r2, [r3, #0]
 8009148:	e7d9      	b.n	80090fe <sniprintf+0x16>
 800914a:	bf00      	nop
 800914c:	20000010 	.word	0x20000010

08009150 <__ssputs_r>:
 8009150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009154:	688e      	ldr	r6, [r1, #8]
 8009156:	429e      	cmp	r6, r3
 8009158:	4682      	mov	sl, r0
 800915a:	460c      	mov	r4, r1
 800915c:	4690      	mov	r8, r2
 800915e:	4699      	mov	r9, r3
 8009160:	d837      	bhi.n	80091d2 <__ssputs_r+0x82>
 8009162:	898a      	ldrh	r2, [r1, #12]
 8009164:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009168:	d031      	beq.n	80091ce <__ssputs_r+0x7e>
 800916a:	6825      	ldr	r5, [r4, #0]
 800916c:	6909      	ldr	r1, [r1, #16]
 800916e:	1a6f      	subs	r7, r5, r1
 8009170:	6965      	ldr	r5, [r4, #20]
 8009172:	2302      	movs	r3, #2
 8009174:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009178:	fb95 f5f3 	sdiv	r5, r5, r3
 800917c:	f109 0301 	add.w	r3, r9, #1
 8009180:	443b      	add	r3, r7
 8009182:	429d      	cmp	r5, r3
 8009184:	bf38      	it	cc
 8009186:	461d      	movcc	r5, r3
 8009188:	0553      	lsls	r3, r2, #21
 800918a:	d530      	bpl.n	80091ee <__ssputs_r+0x9e>
 800918c:	4629      	mov	r1, r5
 800918e:	f000 fb21 	bl	80097d4 <_malloc_r>
 8009192:	4606      	mov	r6, r0
 8009194:	b950      	cbnz	r0, 80091ac <__ssputs_r+0x5c>
 8009196:	230c      	movs	r3, #12
 8009198:	f8ca 3000 	str.w	r3, [sl]
 800919c:	89a3      	ldrh	r3, [r4, #12]
 800919e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091a2:	81a3      	strh	r3, [r4, #12]
 80091a4:	f04f 30ff 	mov.w	r0, #4294967295
 80091a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ac:	463a      	mov	r2, r7
 80091ae:	6921      	ldr	r1, [r4, #16]
 80091b0:	f7ff ff86 	bl	80090c0 <memcpy>
 80091b4:	89a3      	ldrh	r3, [r4, #12]
 80091b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80091ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091be:	81a3      	strh	r3, [r4, #12]
 80091c0:	6126      	str	r6, [r4, #16]
 80091c2:	6165      	str	r5, [r4, #20]
 80091c4:	443e      	add	r6, r7
 80091c6:	1bed      	subs	r5, r5, r7
 80091c8:	6026      	str	r6, [r4, #0]
 80091ca:	60a5      	str	r5, [r4, #8]
 80091cc:	464e      	mov	r6, r9
 80091ce:	454e      	cmp	r6, r9
 80091d0:	d900      	bls.n	80091d4 <__ssputs_r+0x84>
 80091d2:	464e      	mov	r6, r9
 80091d4:	4632      	mov	r2, r6
 80091d6:	4641      	mov	r1, r8
 80091d8:	6820      	ldr	r0, [r4, #0]
 80091da:	f000 fa93 	bl	8009704 <memmove>
 80091de:	68a3      	ldr	r3, [r4, #8]
 80091e0:	1b9b      	subs	r3, r3, r6
 80091e2:	60a3      	str	r3, [r4, #8]
 80091e4:	6823      	ldr	r3, [r4, #0]
 80091e6:	441e      	add	r6, r3
 80091e8:	6026      	str	r6, [r4, #0]
 80091ea:	2000      	movs	r0, #0
 80091ec:	e7dc      	b.n	80091a8 <__ssputs_r+0x58>
 80091ee:	462a      	mov	r2, r5
 80091f0:	f000 fb4a 	bl	8009888 <_realloc_r>
 80091f4:	4606      	mov	r6, r0
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d1e2      	bne.n	80091c0 <__ssputs_r+0x70>
 80091fa:	6921      	ldr	r1, [r4, #16]
 80091fc:	4650      	mov	r0, sl
 80091fe:	f000 fa9b 	bl	8009738 <_free_r>
 8009202:	e7c8      	b.n	8009196 <__ssputs_r+0x46>

08009204 <_svfiprintf_r>:
 8009204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009208:	461d      	mov	r5, r3
 800920a:	898b      	ldrh	r3, [r1, #12]
 800920c:	061f      	lsls	r7, r3, #24
 800920e:	b09d      	sub	sp, #116	; 0x74
 8009210:	4680      	mov	r8, r0
 8009212:	460c      	mov	r4, r1
 8009214:	4616      	mov	r6, r2
 8009216:	d50f      	bpl.n	8009238 <_svfiprintf_r+0x34>
 8009218:	690b      	ldr	r3, [r1, #16]
 800921a:	b96b      	cbnz	r3, 8009238 <_svfiprintf_r+0x34>
 800921c:	2140      	movs	r1, #64	; 0x40
 800921e:	f000 fad9 	bl	80097d4 <_malloc_r>
 8009222:	6020      	str	r0, [r4, #0]
 8009224:	6120      	str	r0, [r4, #16]
 8009226:	b928      	cbnz	r0, 8009234 <_svfiprintf_r+0x30>
 8009228:	230c      	movs	r3, #12
 800922a:	f8c8 3000 	str.w	r3, [r8]
 800922e:	f04f 30ff 	mov.w	r0, #4294967295
 8009232:	e0c8      	b.n	80093c6 <_svfiprintf_r+0x1c2>
 8009234:	2340      	movs	r3, #64	; 0x40
 8009236:	6163      	str	r3, [r4, #20]
 8009238:	2300      	movs	r3, #0
 800923a:	9309      	str	r3, [sp, #36]	; 0x24
 800923c:	2320      	movs	r3, #32
 800923e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009242:	2330      	movs	r3, #48	; 0x30
 8009244:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009248:	9503      	str	r5, [sp, #12]
 800924a:	f04f 0b01 	mov.w	fp, #1
 800924e:	4637      	mov	r7, r6
 8009250:	463d      	mov	r5, r7
 8009252:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009256:	b10b      	cbz	r3, 800925c <_svfiprintf_r+0x58>
 8009258:	2b25      	cmp	r3, #37	; 0x25
 800925a:	d13e      	bne.n	80092da <_svfiprintf_r+0xd6>
 800925c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009260:	d00b      	beq.n	800927a <_svfiprintf_r+0x76>
 8009262:	4653      	mov	r3, sl
 8009264:	4632      	mov	r2, r6
 8009266:	4621      	mov	r1, r4
 8009268:	4640      	mov	r0, r8
 800926a:	f7ff ff71 	bl	8009150 <__ssputs_r>
 800926e:	3001      	adds	r0, #1
 8009270:	f000 80a4 	beq.w	80093bc <_svfiprintf_r+0x1b8>
 8009274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009276:	4453      	add	r3, sl
 8009278:	9309      	str	r3, [sp, #36]	; 0x24
 800927a:	783b      	ldrb	r3, [r7, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	f000 809d 	beq.w	80093bc <_svfiprintf_r+0x1b8>
 8009282:	2300      	movs	r3, #0
 8009284:	f04f 32ff 	mov.w	r2, #4294967295
 8009288:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800928c:	9304      	str	r3, [sp, #16]
 800928e:	9307      	str	r3, [sp, #28]
 8009290:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009294:	931a      	str	r3, [sp, #104]	; 0x68
 8009296:	462f      	mov	r7, r5
 8009298:	2205      	movs	r2, #5
 800929a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800929e:	4850      	ldr	r0, [pc, #320]	; (80093e0 <_svfiprintf_r+0x1dc>)
 80092a0:	f7f6 ff96 	bl	80001d0 <memchr>
 80092a4:	9b04      	ldr	r3, [sp, #16]
 80092a6:	b9d0      	cbnz	r0, 80092de <_svfiprintf_r+0xda>
 80092a8:	06d9      	lsls	r1, r3, #27
 80092aa:	bf44      	itt	mi
 80092ac:	2220      	movmi	r2, #32
 80092ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80092b2:	071a      	lsls	r2, r3, #28
 80092b4:	bf44      	itt	mi
 80092b6:	222b      	movmi	r2, #43	; 0x2b
 80092b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80092bc:	782a      	ldrb	r2, [r5, #0]
 80092be:	2a2a      	cmp	r2, #42	; 0x2a
 80092c0:	d015      	beq.n	80092ee <_svfiprintf_r+0xea>
 80092c2:	9a07      	ldr	r2, [sp, #28]
 80092c4:	462f      	mov	r7, r5
 80092c6:	2000      	movs	r0, #0
 80092c8:	250a      	movs	r5, #10
 80092ca:	4639      	mov	r1, r7
 80092cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092d0:	3b30      	subs	r3, #48	; 0x30
 80092d2:	2b09      	cmp	r3, #9
 80092d4:	d94d      	bls.n	8009372 <_svfiprintf_r+0x16e>
 80092d6:	b1b8      	cbz	r0, 8009308 <_svfiprintf_r+0x104>
 80092d8:	e00f      	b.n	80092fa <_svfiprintf_r+0xf6>
 80092da:	462f      	mov	r7, r5
 80092dc:	e7b8      	b.n	8009250 <_svfiprintf_r+0x4c>
 80092de:	4a40      	ldr	r2, [pc, #256]	; (80093e0 <_svfiprintf_r+0x1dc>)
 80092e0:	1a80      	subs	r0, r0, r2
 80092e2:	fa0b f000 	lsl.w	r0, fp, r0
 80092e6:	4318      	orrs	r0, r3
 80092e8:	9004      	str	r0, [sp, #16]
 80092ea:	463d      	mov	r5, r7
 80092ec:	e7d3      	b.n	8009296 <_svfiprintf_r+0x92>
 80092ee:	9a03      	ldr	r2, [sp, #12]
 80092f0:	1d11      	adds	r1, r2, #4
 80092f2:	6812      	ldr	r2, [r2, #0]
 80092f4:	9103      	str	r1, [sp, #12]
 80092f6:	2a00      	cmp	r2, #0
 80092f8:	db01      	blt.n	80092fe <_svfiprintf_r+0xfa>
 80092fa:	9207      	str	r2, [sp, #28]
 80092fc:	e004      	b.n	8009308 <_svfiprintf_r+0x104>
 80092fe:	4252      	negs	r2, r2
 8009300:	f043 0302 	orr.w	r3, r3, #2
 8009304:	9207      	str	r2, [sp, #28]
 8009306:	9304      	str	r3, [sp, #16]
 8009308:	783b      	ldrb	r3, [r7, #0]
 800930a:	2b2e      	cmp	r3, #46	; 0x2e
 800930c:	d10c      	bne.n	8009328 <_svfiprintf_r+0x124>
 800930e:	787b      	ldrb	r3, [r7, #1]
 8009310:	2b2a      	cmp	r3, #42	; 0x2a
 8009312:	d133      	bne.n	800937c <_svfiprintf_r+0x178>
 8009314:	9b03      	ldr	r3, [sp, #12]
 8009316:	1d1a      	adds	r2, r3, #4
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	9203      	str	r2, [sp, #12]
 800931c:	2b00      	cmp	r3, #0
 800931e:	bfb8      	it	lt
 8009320:	f04f 33ff 	movlt.w	r3, #4294967295
 8009324:	3702      	adds	r7, #2
 8009326:	9305      	str	r3, [sp, #20]
 8009328:	4d2e      	ldr	r5, [pc, #184]	; (80093e4 <_svfiprintf_r+0x1e0>)
 800932a:	7839      	ldrb	r1, [r7, #0]
 800932c:	2203      	movs	r2, #3
 800932e:	4628      	mov	r0, r5
 8009330:	f7f6 ff4e 	bl	80001d0 <memchr>
 8009334:	b138      	cbz	r0, 8009346 <_svfiprintf_r+0x142>
 8009336:	2340      	movs	r3, #64	; 0x40
 8009338:	1b40      	subs	r0, r0, r5
 800933a:	fa03 f000 	lsl.w	r0, r3, r0
 800933e:	9b04      	ldr	r3, [sp, #16]
 8009340:	4303      	orrs	r3, r0
 8009342:	3701      	adds	r7, #1
 8009344:	9304      	str	r3, [sp, #16]
 8009346:	7839      	ldrb	r1, [r7, #0]
 8009348:	4827      	ldr	r0, [pc, #156]	; (80093e8 <_svfiprintf_r+0x1e4>)
 800934a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800934e:	2206      	movs	r2, #6
 8009350:	1c7e      	adds	r6, r7, #1
 8009352:	f7f6 ff3d 	bl	80001d0 <memchr>
 8009356:	2800      	cmp	r0, #0
 8009358:	d038      	beq.n	80093cc <_svfiprintf_r+0x1c8>
 800935a:	4b24      	ldr	r3, [pc, #144]	; (80093ec <_svfiprintf_r+0x1e8>)
 800935c:	bb13      	cbnz	r3, 80093a4 <_svfiprintf_r+0x1a0>
 800935e:	9b03      	ldr	r3, [sp, #12]
 8009360:	3307      	adds	r3, #7
 8009362:	f023 0307 	bic.w	r3, r3, #7
 8009366:	3308      	adds	r3, #8
 8009368:	9303      	str	r3, [sp, #12]
 800936a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800936c:	444b      	add	r3, r9
 800936e:	9309      	str	r3, [sp, #36]	; 0x24
 8009370:	e76d      	b.n	800924e <_svfiprintf_r+0x4a>
 8009372:	fb05 3202 	mla	r2, r5, r2, r3
 8009376:	2001      	movs	r0, #1
 8009378:	460f      	mov	r7, r1
 800937a:	e7a6      	b.n	80092ca <_svfiprintf_r+0xc6>
 800937c:	2300      	movs	r3, #0
 800937e:	3701      	adds	r7, #1
 8009380:	9305      	str	r3, [sp, #20]
 8009382:	4619      	mov	r1, r3
 8009384:	250a      	movs	r5, #10
 8009386:	4638      	mov	r0, r7
 8009388:	f810 2b01 	ldrb.w	r2, [r0], #1
 800938c:	3a30      	subs	r2, #48	; 0x30
 800938e:	2a09      	cmp	r2, #9
 8009390:	d903      	bls.n	800939a <_svfiprintf_r+0x196>
 8009392:	2b00      	cmp	r3, #0
 8009394:	d0c8      	beq.n	8009328 <_svfiprintf_r+0x124>
 8009396:	9105      	str	r1, [sp, #20]
 8009398:	e7c6      	b.n	8009328 <_svfiprintf_r+0x124>
 800939a:	fb05 2101 	mla	r1, r5, r1, r2
 800939e:	2301      	movs	r3, #1
 80093a0:	4607      	mov	r7, r0
 80093a2:	e7f0      	b.n	8009386 <_svfiprintf_r+0x182>
 80093a4:	ab03      	add	r3, sp, #12
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	4622      	mov	r2, r4
 80093aa:	4b11      	ldr	r3, [pc, #68]	; (80093f0 <_svfiprintf_r+0x1ec>)
 80093ac:	a904      	add	r1, sp, #16
 80093ae:	4640      	mov	r0, r8
 80093b0:	f3af 8000 	nop.w
 80093b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80093b8:	4681      	mov	r9, r0
 80093ba:	d1d6      	bne.n	800936a <_svfiprintf_r+0x166>
 80093bc:	89a3      	ldrh	r3, [r4, #12]
 80093be:	065b      	lsls	r3, r3, #25
 80093c0:	f53f af35 	bmi.w	800922e <_svfiprintf_r+0x2a>
 80093c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093c6:	b01d      	add	sp, #116	; 0x74
 80093c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093cc:	ab03      	add	r3, sp, #12
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	4622      	mov	r2, r4
 80093d2:	4b07      	ldr	r3, [pc, #28]	; (80093f0 <_svfiprintf_r+0x1ec>)
 80093d4:	a904      	add	r1, sp, #16
 80093d6:	4640      	mov	r0, r8
 80093d8:	f000 f882 	bl	80094e0 <_printf_i>
 80093dc:	e7ea      	b.n	80093b4 <_svfiprintf_r+0x1b0>
 80093de:	bf00      	nop
 80093e0:	08009a3c 	.word	0x08009a3c
 80093e4:	08009a42 	.word	0x08009a42
 80093e8:	08009a46 	.word	0x08009a46
 80093ec:	00000000 	.word	0x00000000
 80093f0:	08009151 	.word	0x08009151

080093f4 <_printf_common>:
 80093f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093f8:	4691      	mov	r9, r2
 80093fa:	461f      	mov	r7, r3
 80093fc:	688a      	ldr	r2, [r1, #8]
 80093fe:	690b      	ldr	r3, [r1, #16]
 8009400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009404:	4293      	cmp	r3, r2
 8009406:	bfb8      	it	lt
 8009408:	4613      	movlt	r3, r2
 800940a:	f8c9 3000 	str.w	r3, [r9]
 800940e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009412:	4606      	mov	r6, r0
 8009414:	460c      	mov	r4, r1
 8009416:	b112      	cbz	r2, 800941e <_printf_common+0x2a>
 8009418:	3301      	adds	r3, #1
 800941a:	f8c9 3000 	str.w	r3, [r9]
 800941e:	6823      	ldr	r3, [r4, #0]
 8009420:	0699      	lsls	r1, r3, #26
 8009422:	bf42      	ittt	mi
 8009424:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009428:	3302      	addmi	r3, #2
 800942a:	f8c9 3000 	strmi.w	r3, [r9]
 800942e:	6825      	ldr	r5, [r4, #0]
 8009430:	f015 0506 	ands.w	r5, r5, #6
 8009434:	d107      	bne.n	8009446 <_printf_common+0x52>
 8009436:	f104 0a19 	add.w	sl, r4, #25
 800943a:	68e3      	ldr	r3, [r4, #12]
 800943c:	f8d9 2000 	ldr.w	r2, [r9]
 8009440:	1a9b      	subs	r3, r3, r2
 8009442:	42ab      	cmp	r3, r5
 8009444:	dc28      	bgt.n	8009498 <_printf_common+0xa4>
 8009446:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800944a:	6822      	ldr	r2, [r4, #0]
 800944c:	3300      	adds	r3, #0
 800944e:	bf18      	it	ne
 8009450:	2301      	movne	r3, #1
 8009452:	0692      	lsls	r2, r2, #26
 8009454:	d42d      	bmi.n	80094b2 <_printf_common+0xbe>
 8009456:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800945a:	4639      	mov	r1, r7
 800945c:	4630      	mov	r0, r6
 800945e:	47c0      	blx	r8
 8009460:	3001      	adds	r0, #1
 8009462:	d020      	beq.n	80094a6 <_printf_common+0xb2>
 8009464:	6823      	ldr	r3, [r4, #0]
 8009466:	68e5      	ldr	r5, [r4, #12]
 8009468:	f8d9 2000 	ldr.w	r2, [r9]
 800946c:	f003 0306 	and.w	r3, r3, #6
 8009470:	2b04      	cmp	r3, #4
 8009472:	bf08      	it	eq
 8009474:	1aad      	subeq	r5, r5, r2
 8009476:	68a3      	ldr	r3, [r4, #8]
 8009478:	6922      	ldr	r2, [r4, #16]
 800947a:	bf0c      	ite	eq
 800947c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009480:	2500      	movne	r5, #0
 8009482:	4293      	cmp	r3, r2
 8009484:	bfc4      	itt	gt
 8009486:	1a9b      	subgt	r3, r3, r2
 8009488:	18ed      	addgt	r5, r5, r3
 800948a:	f04f 0900 	mov.w	r9, #0
 800948e:	341a      	adds	r4, #26
 8009490:	454d      	cmp	r5, r9
 8009492:	d11a      	bne.n	80094ca <_printf_common+0xd6>
 8009494:	2000      	movs	r0, #0
 8009496:	e008      	b.n	80094aa <_printf_common+0xb6>
 8009498:	2301      	movs	r3, #1
 800949a:	4652      	mov	r2, sl
 800949c:	4639      	mov	r1, r7
 800949e:	4630      	mov	r0, r6
 80094a0:	47c0      	blx	r8
 80094a2:	3001      	adds	r0, #1
 80094a4:	d103      	bne.n	80094ae <_printf_common+0xba>
 80094a6:	f04f 30ff 	mov.w	r0, #4294967295
 80094aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ae:	3501      	adds	r5, #1
 80094b0:	e7c3      	b.n	800943a <_printf_common+0x46>
 80094b2:	18e1      	adds	r1, r4, r3
 80094b4:	1c5a      	adds	r2, r3, #1
 80094b6:	2030      	movs	r0, #48	; 0x30
 80094b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80094bc:	4422      	add	r2, r4
 80094be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80094c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80094c6:	3302      	adds	r3, #2
 80094c8:	e7c5      	b.n	8009456 <_printf_common+0x62>
 80094ca:	2301      	movs	r3, #1
 80094cc:	4622      	mov	r2, r4
 80094ce:	4639      	mov	r1, r7
 80094d0:	4630      	mov	r0, r6
 80094d2:	47c0      	blx	r8
 80094d4:	3001      	adds	r0, #1
 80094d6:	d0e6      	beq.n	80094a6 <_printf_common+0xb2>
 80094d8:	f109 0901 	add.w	r9, r9, #1
 80094dc:	e7d8      	b.n	8009490 <_printf_common+0x9c>
	...

080094e0 <_printf_i>:
 80094e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80094e8:	460c      	mov	r4, r1
 80094ea:	7e09      	ldrb	r1, [r1, #24]
 80094ec:	b085      	sub	sp, #20
 80094ee:	296e      	cmp	r1, #110	; 0x6e
 80094f0:	4617      	mov	r7, r2
 80094f2:	4606      	mov	r6, r0
 80094f4:	4698      	mov	r8, r3
 80094f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80094f8:	f000 80b3 	beq.w	8009662 <_printf_i+0x182>
 80094fc:	d822      	bhi.n	8009544 <_printf_i+0x64>
 80094fe:	2963      	cmp	r1, #99	; 0x63
 8009500:	d036      	beq.n	8009570 <_printf_i+0x90>
 8009502:	d80a      	bhi.n	800951a <_printf_i+0x3a>
 8009504:	2900      	cmp	r1, #0
 8009506:	f000 80b9 	beq.w	800967c <_printf_i+0x19c>
 800950a:	2958      	cmp	r1, #88	; 0x58
 800950c:	f000 8083 	beq.w	8009616 <_printf_i+0x136>
 8009510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009514:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009518:	e032      	b.n	8009580 <_printf_i+0xa0>
 800951a:	2964      	cmp	r1, #100	; 0x64
 800951c:	d001      	beq.n	8009522 <_printf_i+0x42>
 800951e:	2969      	cmp	r1, #105	; 0x69
 8009520:	d1f6      	bne.n	8009510 <_printf_i+0x30>
 8009522:	6820      	ldr	r0, [r4, #0]
 8009524:	6813      	ldr	r3, [r2, #0]
 8009526:	0605      	lsls	r5, r0, #24
 8009528:	f103 0104 	add.w	r1, r3, #4
 800952c:	d52a      	bpl.n	8009584 <_printf_i+0xa4>
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	6011      	str	r1, [r2, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	da03      	bge.n	800953e <_printf_i+0x5e>
 8009536:	222d      	movs	r2, #45	; 0x2d
 8009538:	425b      	negs	r3, r3
 800953a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800953e:	486f      	ldr	r0, [pc, #444]	; (80096fc <_printf_i+0x21c>)
 8009540:	220a      	movs	r2, #10
 8009542:	e039      	b.n	80095b8 <_printf_i+0xd8>
 8009544:	2973      	cmp	r1, #115	; 0x73
 8009546:	f000 809d 	beq.w	8009684 <_printf_i+0x1a4>
 800954a:	d808      	bhi.n	800955e <_printf_i+0x7e>
 800954c:	296f      	cmp	r1, #111	; 0x6f
 800954e:	d020      	beq.n	8009592 <_printf_i+0xb2>
 8009550:	2970      	cmp	r1, #112	; 0x70
 8009552:	d1dd      	bne.n	8009510 <_printf_i+0x30>
 8009554:	6823      	ldr	r3, [r4, #0]
 8009556:	f043 0320 	orr.w	r3, r3, #32
 800955a:	6023      	str	r3, [r4, #0]
 800955c:	e003      	b.n	8009566 <_printf_i+0x86>
 800955e:	2975      	cmp	r1, #117	; 0x75
 8009560:	d017      	beq.n	8009592 <_printf_i+0xb2>
 8009562:	2978      	cmp	r1, #120	; 0x78
 8009564:	d1d4      	bne.n	8009510 <_printf_i+0x30>
 8009566:	2378      	movs	r3, #120	; 0x78
 8009568:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800956c:	4864      	ldr	r0, [pc, #400]	; (8009700 <_printf_i+0x220>)
 800956e:	e055      	b.n	800961c <_printf_i+0x13c>
 8009570:	6813      	ldr	r3, [r2, #0]
 8009572:	1d19      	adds	r1, r3, #4
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	6011      	str	r1, [r2, #0]
 8009578:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800957c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009580:	2301      	movs	r3, #1
 8009582:	e08c      	b.n	800969e <_printf_i+0x1be>
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	6011      	str	r1, [r2, #0]
 8009588:	f010 0f40 	tst.w	r0, #64	; 0x40
 800958c:	bf18      	it	ne
 800958e:	b21b      	sxthne	r3, r3
 8009590:	e7cf      	b.n	8009532 <_printf_i+0x52>
 8009592:	6813      	ldr	r3, [r2, #0]
 8009594:	6825      	ldr	r5, [r4, #0]
 8009596:	1d18      	adds	r0, r3, #4
 8009598:	6010      	str	r0, [r2, #0]
 800959a:	0628      	lsls	r0, r5, #24
 800959c:	d501      	bpl.n	80095a2 <_printf_i+0xc2>
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	e002      	b.n	80095a8 <_printf_i+0xc8>
 80095a2:	0668      	lsls	r0, r5, #25
 80095a4:	d5fb      	bpl.n	800959e <_printf_i+0xbe>
 80095a6:	881b      	ldrh	r3, [r3, #0]
 80095a8:	4854      	ldr	r0, [pc, #336]	; (80096fc <_printf_i+0x21c>)
 80095aa:	296f      	cmp	r1, #111	; 0x6f
 80095ac:	bf14      	ite	ne
 80095ae:	220a      	movne	r2, #10
 80095b0:	2208      	moveq	r2, #8
 80095b2:	2100      	movs	r1, #0
 80095b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80095b8:	6865      	ldr	r5, [r4, #4]
 80095ba:	60a5      	str	r5, [r4, #8]
 80095bc:	2d00      	cmp	r5, #0
 80095be:	f2c0 8095 	blt.w	80096ec <_printf_i+0x20c>
 80095c2:	6821      	ldr	r1, [r4, #0]
 80095c4:	f021 0104 	bic.w	r1, r1, #4
 80095c8:	6021      	str	r1, [r4, #0]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d13d      	bne.n	800964a <_printf_i+0x16a>
 80095ce:	2d00      	cmp	r5, #0
 80095d0:	f040 808e 	bne.w	80096f0 <_printf_i+0x210>
 80095d4:	4665      	mov	r5, ip
 80095d6:	2a08      	cmp	r2, #8
 80095d8:	d10b      	bne.n	80095f2 <_printf_i+0x112>
 80095da:	6823      	ldr	r3, [r4, #0]
 80095dc:	07db      	lsls	r3, r3, #31
 80095de:	d508      	bpl.n	80095f2 <_printf_i+0x112>
 80095e0:	6923      	ldr	r3, [r4, #16]
 80095e2:	6862      	ldr	r2, [r4, #4]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	bfde      	ittt	le
 80095e8:	2330      	movle	r3, #48	; 0x30
 80095ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80095ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80095f2:	ebac 0305 	sub.w	r3, ip, r5
 80095f6:	6123      	str	r3, [r4, #16]
 80095f8:	f8cd 8000 	str.w	r8, [sp]
 80095fc:	463b      	mov	r3, r7
 80095fe:	aa03      	add	r2, sp, #12
 8009600:	4621      	mov	r1, r4
 8009602:	4630      	mov	r0, r6
 8009604:	f7ff fef6 	bl	80093f4 <_printf_common>
 8009608:	3001      	adds	r0, #1
 800960a:	d14d      	bne.n	80096a8 <_printf_i+0x1c8>
 800960c:	f04f 30ff 	mov.w	r0, #4294967295
 8009610:	b005      	add	sp, #20
 8009612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009616:	4839      	ldr	r0, [pc, #228]	; (80096fc <_printf_i+0x21c>)
 8009618:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800961c:	6813      	ldr	r3, [r2, #0]
 800961e:	6821      	ldr	r1, [r4, #0]
 8009620:	1d1d      	adds	r5, r3, #4
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	6015      	str	r5, [r2, #0]
 8009626:	060a      	lsls	r2, r1, #24
 8009628:	d50b      	bpl.n	8009642 <_printf_i+0x162>
 800962a:	07ca      	lsls	r2, r1, #31
 800962c:	bf44      	itt	mi
 800962e:	f041 0120 	orrmi.w	r1, r1, #32
 8009632:	6021      	strmi	r1, [r4, #0]
 8009634:	b91b      	cbnz	r3, 800963e <_printf_i+0x15e>
 8009636:	6822      	ldr	r2, [r4, #0]
 8009638:	f022 0220 	bic.w	r2, r2, #32
 800963c:	6022      	str	r2, [r4, #0]
 800963e:	2210      	movs	r2, #16
 8009640:	e7b7      	b.n	80095b2 <_printf_i+0xd2>
 8009642:	064d      	lsls	r5, r1, #25
 8009644:	bf48      	it	mi
 8009646:	b29b      	uxthmi	r3, r3
 8009648:	e7ef      	b.n	800962a <_printf_i+0x14a>
 800964a:	4665      	mov	r5, ip
 800964c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009650:	fb02 3311 	mls	r3, r2, r1, r3
 8009654:	5cc3      	ldrb	r3, [r0, r3]
 8009656:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800965a:	460b      	mov	r3, r1
 800965c:	2900      	cmp	r1, #0
 800965e:	d1f5      	bne.n	800964c <_printf_i+0x16c>
 8009660:	e7b9      	b.n	80095d6 <_printf_i+0xf6>
 8009662:	6813      	ldr	r3, [r2, #0]
 8009664:	6825      	ldr	r5, [r4, #0]
 8009666:	6961      	ldr	r1, [r4, #20]
 8009668:	1d18      	adds	r0, r3, #4
 800966a:	6010      	str	r0, [r2, #0]
 800966c:	0628      	lsls	r0, r5, #24
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	d501      	bpl.n	8009676 <_printf_i+0x196>
 8009672:	6019      	str	r1, [r3, #0]
 8009674:	e002      	b.n	800967c <_printf_i+0x19c>
 8009676:	066a      	lsls	r2, r5, #25
 8009678:	d5fb      	bpl.n	8009672 <_printf_i+0x192>
 800967a:	8019      	strh	r1, [r3, #0]
 800967c:	2300      	movs	r3, #0
 800967e:	6123      	str	r3, [r4, #16]
 8009680:	4665      	mov	r5, ip
 8009682:	e7b9      	b.n	80095f8 <_printf_i+0x118>
 8009684:	6813      	ldr	r3, [r2, #0]
 8009686:	1d19      	adds	r1, r3, #4
 8009688:	6011      	str	r1, [r2, #0]
 800968a:	681d      	ldr	r5, [r3, #0]
 800968c:	6862      	ldr	r2, [r4, #4]
 800968e:	2100      	movs	r1, #0
 8009690:	4628      	mov	r0, r5
 8009692:	f7f6 fd9d 	bl	80001d0 <memchr>
 8009696:	b108      	cbz	r0, 800969c <_printf_i+0x1bc>
 8009698:	1b40      	subs	r0, r0, r5
 800969a:	6060      	str	r0, [r4, #4]
 800969c:	6863      	ldr	r3, [r4, #4]
 800969e:	6123      	str	r3, [r4, #16]
 80096a0:	2300      	movs	r3, #0
 80096a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096a6:	e7a7      	b.n	80095f8 <_printf_i+0x118>
 80096a8:	6923      	ldr	r3, [r4, #16]
 80096aa:	462a      	mov	r2, r5
 80096ac:	4639      	mov	r1, r7
 80096ae:	4630      	mov	r0, r6
 80096b0:	47c0      	blx	r8
 80096b2:	3001      	adds	r0, #1
 80096b4:	d0aa      	beq.n	800960c <_printf_i+0x12c>
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	079b      	lsls	r3, r3, #30
 80096ba:	d413      	bmi.n	80096e4 <_printf_i+0x204>
 80096bc:	68e0      	ldr	r0, [r4, #12]
 80096be:	9b03      	ldr	r3, [sp, #12]
 80096c0:	4298      	cmp	r0, r3
 80096c2:	bfb8      	it	lt
 80096c4:	4618      	movlt	r0, r3
 80096c6:	e7a3      	b.n	8009610 <_printf_i+0x130>
 80096c8:	2301      	movs	r3, #1
 80096ca:	464a      	mov	r2, r9
 80096cc:	4639      	mov	r1, r7
 80096ce:	4630      	mov	r0, r6
 80096d0:	47c0      	blx	r8
 80096d2:	3001      	adds	r0, #1
 80096d4:	d09a      	beq.n	800960c <_printf_i+0x12c>
 80096d6:	3501      	adds	r5, #1
 80096d8:	68e3      	ldr	r3, [r4, #12]
 80096da:	9a03      	ldr	r2, [sp, #12]
 80096dc:	1a9b      	subs	r3, r3, r2
 80096de:	42ab      	cmp	r3, r5
 80096e0:	dcf2      	bgt.n	80096c8 <_printf_i+0x1e8>
 80096e2:	e7eb      	b.n	80096bc <_printf_i+0x1dc>
 80096e4:	2500      	movs	r5, #0
 80096e6:	f104 0919 	add.w	r9, r4, #25
 80096ea:	e7f5      	b.n	80096d8 <_printf_i+0x1f8>
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d1ac      	bne.n	800964a <_printf_i+0x16a>
 80096f0:	7803      	ldrb	r3, [r0, #0]
 80096f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80096f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096fa:	e76c      	b.n	80095d6 <_printf_i+0xf6>
 80096fc:	08009a4d 	.word	0x08009a4d
 8009700:	08009a5e 	.word	0x08009a5e

08009704 <memmove>:
 8009704:	4288      	cmp	r0, r1
 8009706:	b510      	push	{r4, lr}
 8009708:	eb01 0302 	add.w	r3, r1, r2
 800970c:	d807      	bhi.n	800971e <memmove+0x1a>
 800970e:	1e42      	subs	r2, r0, #1
 8009710:	4299      	cmp	r1, r3
 8009712:	d00a      	beq.n	800972a <memmove+0x26>
 8009714:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009718:	f802 4f01 	strb.w	r4, [r2, #1]!
 800971c:	e7f8      	b.n	8009710 <memmove+0xc>
 800971e:	4283      	cmp	r3, r0
 8009720:	d9f5      	bls.n	800970e <memmove+0xa>
 8009722:	1881      	adds	r1, r0, r2
 8009724:	1ad2      	subs	r2, r2, r3
 8009726:	42d3      	cmn	r3, r2
 8009728:	d100      	bne.n	800972c <memmove+0x28>
 800972a:	bd10      	pop	{r4, pc}
 800972c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009730:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009734:	e7f7      	b.n	8009726 <memmove+0x22>
	...

08009738 <_free_r>:
 8009738:	b538      	push	{r3, r4, r5, lr}
 800973a:	4605      	mov	r5, r0
 800973c:	2900      	cmp	r1, #0
 800973e:	d045      	beq.n	80097cc <_free_r+0x94>
 8009740:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009744:	1f0c      	subs	r4, r1, #4
 8009746:	2b00      	cmp	r3, #0
 8009748:	bfb8      	it	lt
 800974a:	18e4      	addlt	r4, r4, r3
 800974c:	f000 f8d2 	bl	80098f4 <__malloc_lock>
 8009750:	4a1f      	ldr	r2, [pc, #124]	; (80097d0 <_free_r+0x98>)
 8009752:	6813      	ldr	r3, [r2, #0]
 8009754:	4610      	mov	r0, r2
 8009756:	b933      	cbnz	r3, 8009766 <_free_r+0x2e>
 8009758:	6063      	str	r3, [r4, #4]
 800975a:	6014      	str	r4, [r2, #0]
 800975c:	4628      	mov	r0, r5
 800975e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009762:	f000 b8c8 	b.w	80098f6 <__malloc_unlock>
 8009766:	42a3      	cmp	r3, r4
 8009768:	d90c      	bls.n	8009784 <_free_r+0x4c>
 800976a:	6821      	ldr	r1, [r4, #0]
 800976c:	1862      	adds	r2, r4, r1
 800976e:	4293      	cmp	r3, r2
 8009770:	bf04      	itt	eq
 8009772:	681a      	ldreq	r2, [r3, #0]
 8009774:	685b      	ldreq	r3, [r3, #4]
 8009776:	6063      	str	r3, [r4, #4]
 8009778:	bf04      	itt	eq
 800977a:	1852      	addeq	r2, r2, r1
 800977c:	6022      	streq	r2, [r4, #0]
 800977e:	6004      	str	r4, [r0, #0]
 8009780:	e7ec      	b.n	800975c <_free_r+0x24>
 8009782:	4613      	mov	r3, r2
 8009784:	685a      	ldr	r2, [r3, #4]
 8009786:	b10a      	cbz	r2, 800978c <_free_r+0x54>
 8009788:	42a2      	cmp	r2, r4
 800978a:	d9fa      	bls.n	8009782 <_free_r+0x4a>
 800978c:	6819      	ldr	r1, [r3, #0]
 800978e:	1858      	adds	r0, r3, r1
 8009790:	42a0      	cmp	r0, r4
 8009792:	d10b      	bne.n	80097ac <_free_r+0x74>
 8009794:	6820      	ldr	r0, [r4, #0]
 8009796:	4401      	add	r1, r0
 8009798:	1858      	adds	r0, r3, r1
 800979a:	4282      	cmp	r2, r0
 800979c:	6019      	str	r1, [r3, #0]
 800979e:	d1dd      	bne.n	800975c <_free_r+0x24>
 80097a0:	6810      	ldr	r0, [r2, #0]
 80097a2:	6852      	ldr	r2, [r2, #4]
 80097a4:	605a      	str	r2, [r3, #4]
 80097a6:	4401      	add	r1, r0
 80097a8:	6019      	str	r1, [r3, #0]
 80097aa:	e7d7      	b.n	800975c <_free_r+0x24>
 80097ac:	d902      	bls.n	80097b4 <_free_r+0x7c>
 80097ae:	230c      	movs	r3, #12
 80097b0:	602b      	str	r3, [r5, #0]
 80097b2:	e7d3      	b.n	800975c <_free_r+0x24>
 80097b4:	6820      	ldr	r0, [r4, #0]
 80097b6:	1821      	adds	r1, r4, r0
 80097b8:	428a      	cmp	r2, r1
 80097ba:	bf04      	itt	eq
 80097bc:	6811      	ldreq	r1, [r2, #0]
 80097be:	6852      	ldreq	r2, [r2, #4]
 80097c0:	6062      	str	r2, [r4, #4]
 80097c2:	bf04      	itt	eq
 80097c4:	1809      	addeq	r1, r1, r0
 80097c6:	6021      	streq	r1, [r4, #0]
 80097c8:	605c      	str	r4, [r3, #4]
 80097ca:	e7c7      	b.n	800975c <_free_r+0x24>
 80097cc:	bd38      	pop	{r3, r4, r5, pc}
 80097ce:	bf00      	nop
 80097d0:	20001984 	.word	0x20001984

080097d4 <_malloc_r>:
 80097d4:	b570      	push	{r4, r5, r6, lr}
 80097d6:	1ccd      	adds	r5, r1, #3
 80097d8:	f025 0503 	bic.w	r5, r5, #3
 80097dc:	3508      	adds	r5, #8
 80097de:	2d0c      	cmp	r5, #12
 80097e0:	bf38      	it	cc
 80097e2:	250c      	movcc	r5, #12
 80097e4:	2d00      	cmp	r5, #0
 80097e6:	4606      	mov	r6, r0
 80097e8:	db01      	blt.n	80097ee <_malloc_r+0x1a>
 80097ea:	42a9      	cmp	r1, r5
 80097ec:	d903      	bls.n	80097f6 <_malloc_r+0x22>
 80097ee:	230c      	movs	r3, #12
 80097f0:	6033      	str	r3, [r6, #0]
 80097f2:	2000      	movs	r0, #0
 80097f4:	bd70      	pop	{r4, r5, r6, pc}
 80097f6:	f000 f87d 	bl	80098f4 <__malloc_lock>
 80097fa:	4a21      	ldr	r2, [pc, #132]	; (8009880 <_malloc_r+0xac>)
 80097fc:	6814      	ldr	r4, [r2, #0]
 80097fe:	4621      	mov	r1, r4
 8009800:	b991      	cbnz	r1, 8009828 <_malloc_r+0x54>
 8009802:	4c20      	ldr	r4, [pc, #128]	; (8009884 <_malloc_r+0xb0>)
 8009804:	6823      	ldr	r3, [r4, #0]
 8009806:	b91b      	cbnz	r3, 8009810 <_malloc_r+0x3c>
 8009808:	4630      	mov	r0, r6
 800980a:	f000 f863 	bl	80098d4 <_sbrk_r>
 800980e:	6020      	str	r0, [r4, #0]
 8009810:	4629      	mov	r1, r5
 8009812:	4630      	mov	r0, r6
 8009814:	f000 f85e 	bl	80098d4 <_sbrk_r>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d124      	bne.n	8009866 <_malloc_r+0x92>
 800981c:	230c      	movs	r3, #12
 800981e:	6033      	str	r3, [r6, #0]
 8009820:	4630      	mov	r0, r6
 8009822:	f000 f868 	bl	80098f6 <__malloc_unlock>
 8009826:	e7e4      	b.n	80097f2 <_malloc_r+0x1e>
 8009828:	680b      	ldr	r3, [r1, #0]
 800982a:	1b5b      	subs	r3, r3, r5
 800982c:	d418      	bmi.n	8009860 <_malloc_r+0x8c>
 800982e:	2b0b      	cmp	r3, #11
 8009830:	d90f      	bls.n	8009852 <_malloc_r+0x7e>
 8009832:	600b      	str	r3, [r1, #0]
 8009834:	50cd      	str	r5, [r1, r3]
 8009836:	18cc      	adds	r4, r1, r3
 8009838:	4630      	mov	r0, r6
 800983a:	f000 f85c 	bl	80098f6 <__malloc_unlock>
 800983e:	f104 000b 	add.w	r0, r4, #11
 8009842:	1d23      	adds	r3, r4, #4
 8009844:	f020 0007 	bic.w	r0, r0, #7
 8009848:	1ac3      	subs	r3, r0, r3
 800984a:	d0d3      	beq.n	80097f4 <_malloc_r+0x20>
 800984c:	425a      	negs	r2, r3
 800984e:	50e2      	str	r2, [r4, r3]
 8009850:	e7d0      	b.n	80097f4 <_malloc_r+0x20>
 8009852:	428c      	cmp	r4, r1
 8009854:	684b      	ldr	r3, [r1, #4]
 8009856:	bf16      	itet	ne
 8009858:	6063      	strne	r3, [r4, #4]
 800985a:	6013      	streq	r3, [r2, #0]
 800985c:	460c      	movne	r4, r1
 800985e:	e7eb      	b.n	8009838 <_malloc_r+0x64>
 8009860:	460c      	mov	r4, r1
 8009862:	6849      	ldr	r1, [r1, #4]
 8009864:	e7cc      	b.n	8009800 <_malloc_r+0x2c>
 8009866:	1cc4      	adds	r4, r0, #3
 8009868:	f024 0403 	bic.w	r4, r4, #3
 800986c:	42a0      	cmp	r0, r4
 800986e:	d005      	beq.n	800987c <_malloc_r+0xa8>
 8009870:	1a21      	subs	r1, r4, r0
 8009872:	4630      	mov	r0, r6
 8009874:	f000 f82e 	bl	80098d4 <_sbrk_r>
 8009878:	3001      	adds	r0, #1
 800987a:	d0cf      	beq.n	800981c <_malloc_r+0x48>
 800987c:	6025      	str	r5, [r4, #0]
 800987e:	e7db      	b.n	8009838 <_malloc_r+0x64>
 8009880:	20001984 	.word	0x20001984
 8009884:	20001988 	.word	0x20001988

08009888 <_realloc_r>:
 8009888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800988a:	4607      	mov	r7, r0
 800988c:	4614      	mov	r4, r2
 800988e:	460e      	mov	r6, r1
 8009890:	b921      	cbnz	r1, 800989c <_realloc_r+0x14>
 8009892:	4611      	mov	r1, r2
 8009894:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009898:	f7ff bf9c 	b.w	80097d4 <_malloc_r>
 800989c:	b922      	cbnz	r2, 80098a8 <_realloc_r+0x20>
 800989e:	f7ff ff4b 	bl	8009738 <_free_r>
 80098a2:	4625      	mov	r5, r4
 80098a4:	4628      	mov	r0, r5
 80098a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098a8:	f000 f826 	bl	80098f8 <_malloc_usable_size_r>
 80098ac:	42a0      	cmp	r0, r4
 80098ae:	d20f      	bcs.n	80098d0 <_realloc_r+0x48>
 80098b0:	4621      	mov	r1, r4
 80098b2:	4638      	mov	r0, r7
 80098b4:	f7ff ff8e 	bl	80097d4 <_malloc_r>
 80098b8:	4605      	mov	r5, r0
 80098ba:	2800      	cmp	r0, #0
 80098bc:	d0f2      	beq.n	80098a4 <_realloc_r+0x1c>
 80098be:	4631      	mov	r1, r6
 80098c0:	4622      	mov	r2, r4
 80098c2:	f7ff fbfd 	bl	80090c0 <memcpy>
 80098c6:	4631      	mov	r1, r6
 80098c8:	4638      	mov	r0, r7
 80098ca:	f7ff ff35 	bl	8009738 <_free_r>
 80098ce:	e7e9      	b.n	80098a4 <_realloc_r+0x1c>
 80098d0:	4635      	mov	r5, r6
 80098d2:	e7e7      	b.n	80098a4 <_realloc_r+0x1c>

080098d4 <_sbrk_r>:
 80098d4:	b538      	push	{r3, r4, r5, lr}
 80098d6:	4c06      	ldr	r4, [pc, #24]	; (80098f0 <_sbrk_r+0x1c>)
 80098d8:	2300      	movs	r3, #0
 80098da:	4605      	mov	r5, r0
 80098dc:	4608      	mov	r0, r1
 80098de:	6023      	str	r3, [r4, #0]
 80098e0:	f7f7 fd9e 	bl	8001420 <_sbrk>
 80098e4:	1c43      	adds	r3, r0, #1
 80098e6:	d102      	bne.n	80098ee <_sbrk_r+0x1a>
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	b103      	cbz	r3, 80098ee <_sbrk_r+0x1a>
 80098ec:	602b      	str	r3, [r5, #0]
 80098ee:	bd38      	pop	{r3, r4, r5, pc}
 80098f0:	20001bf8 	.word	0x20001bf8

080098f4 <__malloc_lock>:
 80098f4:	4770      	bx	lr

080098f6 <__malloc_unlock>:
 80098f6:	4770      	bx	lr

080098f8 <_malloc_usable_size_r>:
 80098f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098fc:	1f18      	subs	r0, r3, #4
 80098fe:	2b00      	cmp	r3, #0
 8009900:	bfbc      	itt	lt
 8009902:	580b      	ldrlt	r3, [r1, r0]
 8009904:	18c0      	addlt	r0, r0, r3
 8009906:	4770      	bx	lr

08009908 <_init>:
 8009908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990a:	bf00      	nop
 800990c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800990e:	bc08      	pop	{r3}
 8009910:	469e      	mov	lr, r3
 8009912:	4770      	bx	lr

08009914 <_fini>:
 8009914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009916:	bf00      	nop
 8009918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991a:	bc08      	pop	{r3}
 800991c:	469e      	mov	lr, r3
 800991e:	4770      	bx	lr
