{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 14:49:01 2012 " "Info: Processing started: Mon Nov 05 14:49:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color -c color " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off color -c color" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "color.v(99) " "Warning (10268): Verilog HDL information at color.v(99): Always Construct contains both blocking and non-blocking assignments" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file color.v" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Info: Found entity 1: color" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "color " "Info: Elaborating entity \"color\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 color.v(130) " "Warning (10230): Verilog HDL assignment warning at color.v(130): truncated value with size 32 to match size of target (21)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "color.v(133) " "Info (10264): Verilog HDL Case Statement information at color.v(133): all case item expressions in this case statement are onehot" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.v(154) " "Warning (10230): Verilog HDL assignment warning at color.v(154): truncated value with size 32 to match size of target (10)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 color.v(176) " "Warning (10230): Verilog HDL assignment warning at color.v(176): truncated value with size 32 to match size of target (21)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.v(201) " "Warning (10230): Verilog HDL assignment warning at color.v(201): truncated value with size 32 to match size of target (10)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 color.v(207) " "Warning (10230): Verilog HDL assignment warning at color.v(207): truncated value with size 32 to match size of target (2)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[9\] data_in GND " "Warning: Reduced register \"cycleCounter\[9\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[8\] data_in GND " "Warning: Reduced register \"cycleCounter\[8\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter\[20\] data_in GND " "Warning: Reduced register \"counter\[20\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "right_check~reg0 left_check~reg0 " "Info: Duplicate register \"right_check~reg0\" merged to single register \"left_check~reg0\", power-up level changed" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|color\|newPosition 4 " "Info: State machine \"\|color\|newPosition\" contains 4 states" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|color\|newPosition " "Info: Selected Auto state machine encoding method for state machine \"\|color\|newPosition\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|color\|newPosition " "Info: Encoding result for state machine \"\|color\|newPosition\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.11 " "Info: Encoded state bit \"newPosition.11\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.01 " "Info: Encoded state bit \"newPosition.01\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.10 " "Info: Encoded state bit \"newPosition.10\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.00 " "Info: Encoded state bit \"newPosition.00\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.00 0000 " "Info: State \"\|color\|newPosition.00\" uses code string \"0000\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.10 0011 " "Info: State \"\|color\|newPosition.10\" uses code string \"0011\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.01 0101 " "Info: State \"\|color\|newPosition.01\" uses code string \"0101\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.11 1001 " "Info: State \"\|color\|newPosition.11\" uses code string \"1001\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[7\] data_in GND " "Warning: Reduced register \"cycleCounter\[7\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "direction\[1\] data_in GND " "Warning: Reduced register \"direction\[1\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "newPosition~86 " "Info: Register \"newPosition~86\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "newPosition~87 " "Info: Register \"newPosition~87\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Year-3/Color sorter/Color sorter/color.map.smsg " "Info: Generated suppressed messages file H:/Year-3/Color sorter/Color sorter/color.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Info: Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Info: Implemented 191 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Allocated 172 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 14:49:07 2012 " "Info: Processing ended: Mon Nov 05 14:49:07 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
