Scheduling of synchronous data flow models onto scratchpad memory-based embedded processors