#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pump_BUART */
Pump_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Pump_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Pump_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Pump_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Pump_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Pump_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Pump_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Pump_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Pump_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Pump_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Pump_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Pump_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Pump_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
Pump_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Pump_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pump_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pump_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Pump_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Pump_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Pump_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
Pump_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pump_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pump_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Pump_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
Pump_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
Pump_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
Pump_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Pump_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Pump_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Pump_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Pump_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Pump_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Pump_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Pump_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Pump_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
Pump_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
Pump_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Pump_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
Pump_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
Pump_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Pump_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Pump_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
Pump_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
Pump_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pump_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pump_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Pump_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Pump_BUART_sRX_RxSts__2__MASK EQU 0x04
Pump_BUART_sRX_RxSts__2__POS EQU 2
Pump_BUART_sRX_RxSts__3__MASK EQU 0x08
Pump_BUART_sRX_RxSts__3__POS EQU 3
Pump_BUART_sRX_RxSts__4__MASK EQU 0x10
Pump_BUART_sRX_RxSts__4__POS EQU 4
Pump_BUART_sRX_RxSts__5__MASK EQU 0x20
Pump_BUART_sRX_RxSts__5__POS EQU 5
Pump_BUART_sRX_RxSts__MASK EQU 0x3C
Pump_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
Pump_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Pump_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
Pump_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
Pump_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Pump_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Pump_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
Pump_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1
Pump_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Pump_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Pump_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Pump_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Pump_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Pump_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Pump_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Pump_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Pump_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
Pump_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
Pump_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Pump_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
Pump_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
Pump_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Pump_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Pump_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
Pump_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
Pump_BUART_sTX_TxSts__0__MASK EQU 0x01
Pump_BUART_sTX_TxSts__0__POS EQU 0
Pump_BUART_sTX_TxSts__1__MASK EQU 0x02
Pump_BUART_sTX_TxSts__1__POS EQU 1
Pump_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Pump_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Pump_BUART_sTX_TxSts__2__MASK EQU 0x04
Pump_BUART_sTX_TxSts__2__POS EQU 2
Pump_BUART_sTX_TxSts__3__MASK EQU 0x08
Pump_BUART_sTX_TxSts__3__POS EQU 3
Pump_BUART_sTX_TxSts__MASK EQU 0x0F
Pump_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
Pump_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Pump_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Pump_RXInternalInterrupt */
Pump_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Pump_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Pump_RXInternalInterrupt__INTC_MASK EQU 0x04
Pump_RXInternalInterrupt__INTC_NUMBER EQU 2
Pump_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Pump_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Pump_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Pump_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_RF */
Rx_RF__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Rx_RF__0__MASK EQU 0x02
Rx_RF__0__PC EQU CYREG_PRT6_PC1
Rx_RF__0__PORT EQU 6
Rx_RF__0__SHIFT EQU 1
Rx_RF__AG EQU CYREG_PRT6_AG
Rx_RF__AMUX EQU CYREG_PRT6_AMUX
Rx_RF__BIE EQU CYREG_PRT6_BIE
Rx_RF__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_RF__BYP EQU CYREG_PRT6_BYP
Rx_RF__CTL EQU CYREG_PRT6_CTL
Rx_RF__DM0 EQU CYREG_PRT6_DM0
Rx_RF__DM1 EQU CYREG_PRT6_DM1
Rx_RF__DM2 EQU CYREG_PRT6_DM2
Rx_RF__DR EQU CYREG_PRT6_DR
Rx_RF__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_RF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_RF__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_RF__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_RF__MASK EQU 0x02
Rx_RF__PORT EQU 6
Rx_RF__PRT EQU CYREG_PRT6_PRT
Rx_RF__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_RF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_RF__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_RF__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_RF__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_RF__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_RF__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_RF__PS EQU CYREG_PRT6_PS
Rx_RF__SHIFT EQU 1
Rx_RF__SLW EQU CYREG_PRT6_SLW

/* Tx_RF */
Tx_RF__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Tx_RF__0__MASK EQU 0x01
Tx_RF__0__PC EQU CYREG_PRT6_PC0
Tx_RF__0__PORT EQU 6
Tx_RF__0__SHIFT EQU 0
Tx_RF__AG EQU CYREG_PRT6_AG
Tx_RF__AMUX EQU CYREG_PRT6_AMUX
Tx_RF__BIE EQU CYREG_PRT6_BIE
Tx_RF__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_RF__BYP EQU CYREG_PRT6_BYP
Tx_RF__CTL EQU CYREG_PRT6_CTL
Tx_RF__DM0 EQU CYREG_PRT6_DM0
Tx_RF__DM1 EQU CYREG_PRT6_DM1
Tx_RF__DM2 EQU CYREG_PRT6_DM2
Tx_RF__DR EQU CYREG_PRT6_DR
Tx_RF__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_RF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_RF__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_RF__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_RF__MASK EQU 0x01
Tx_RF__PORT EQU 6
Tx_RF__PRT EQU CYREG_PRT6_PRT
Tx_RF__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_RF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_RF__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_RF__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_RF__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_RF__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_RF__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_RF__PS EQU CYREG_PRT6_PS
Tx_RF__SHIFT EQU 0
Tx_RF__SLW EQU CYREG_PRT6_SLW

/* Printer_BUART */
Printer_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Printer_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Printer_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Printer_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Printer_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Printer_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Printer_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Printer_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Printer_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Printer_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Printer_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Printer_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Printer_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
Printer_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Printer_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Printer_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Printer_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
Printer_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Printer_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Printer_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
Printer_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Printer_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Printer_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Printer_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
Printer_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
Printer_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
Printer_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Printer_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Printer_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Printer_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Printer_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Printer_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Printer_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Printer_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Printer_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
Printer_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
Printer_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Printer_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
Printer_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
Printer_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Printer_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Printer_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
Printer_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
Printer_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Printer_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Printer_BUART_sRX_RxSts__3__MASK EQU 0x08
Printer_BUART_sRX_RxSts__3__POS EQU 3
Printer_BUART_sRX_RxSts__4__MASK EQU 0x10
Printer_BUART_sRX_RxSts__4__POS EQU 4
Printer_BUART_sRX_RxSts__5__MASK EQU 0x20
Printer_BUART_sRX_RxSts__5__POS EQU 5
Printer_BUART_sRX_RxSts__MASK EQU 0x38
Printer_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
Printer_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Printer_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
Printer_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
Printer_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Printer_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Printer_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
Printer_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
Printer_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Printer_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Printer_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Printer_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Printer_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Printer_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Printer_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Printer_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Printer_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
Printer_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
Printer_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Printer_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
Printer_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
Printer_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Printer_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Printer_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
Printer_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
Printer_BUART_sTX_TxSts__0__MASK EQU 0x01
Printer_BUART_sTX_TxSts__0__POS EQU 0
Printer_BUART_sTX_TxSts__1__MASK EQU 0x02
Printer_BUART_sTX_TxSts__1__POS EQU 1
Printer_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Printer_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Printer_BUART_sTX_TxSts__2__MASK EQU 0x04
Printer_BUART_sTX_TxSts__2__POS EQU 2
Printer_BUART_sTX_TxSts__3__MASK EQU 0x08
Printer_BUART_sTX_TxSts__3__POS EQU 3
Printer_BUART_sTX_TxSts__MASK EQU 0x0F
Printer_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
Printer_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Printer_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

/* Printer_IntClock */
Printer_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Printer_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Printer_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Printer_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Printer_IntClock__INDEX EQU 0x02
Printer_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Printer_IntClock__PM_ACT_MSK EQU 0x04
Printer_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Printer_IntClock__PM_STBY_MSK EQU 0x04

/* Rx_Pump */
Rx_Pump__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rx_Pump__0__MASK EQU 0x04
Rx_Pump__0__PC EQU CYREG_PRT2_PC2
Rx_Pump__0__PORT EQU 2
Rx_Pump__0__SHIFT EQU 2
Rx_Pump__AG EQU CYREG_PRT2_AG
Rx_Pump__AMUX EQU CYREG_PRT2_AMUX
Rx_Pump__BIE EQU CYREG_PRT2_BIE
Rx_Pump__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_Pump__BYP EQU CYREG_PRT2_BYP
Rx_Pump__CTL EQU CYREG_PRT2_CTL
Rx_Pump__DM0 EQU CYREG_PRT2_DM0
Rx_Pump__DM1 EQU CYREG_PRT2_DM1
Rx_Pump__DM2 EQU CYREG_PRT2_DM2
Rx_Pump__DR EQU CYREG_PRT2_DR
Rx_Pump__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_Pump__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_Pump__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_Pump__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_Pump__MASK EQU 0x04
Rx_Pump__PORT EQU 2
Rx_Pump__PRT EQU CYREG_PRT2_PRT
Rx_Pump__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_Pump__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_Pump__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_Pump__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_Pump__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_Pump__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_Pump__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_Pump__PS EQU CYREG_PRT2_PS
Rx_Pump__SHIFT EQU 2
Rx_Pump__SLW EQU CYREG_PRT2_SLW

/* Tx_Pump */
Tx_Pump__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_Pump__0__MASK EQU 0x02
Tx_Pump__0__PC EQU CYREG_PRT2_PC1
Tx_Pump__0__PORT EQU 2
Tx_Pump__0__SHIFT EQU 1
Tx_Pump__AG EQU CYREG_PRT2_AG
Tx_Pump__AMUX EQU CYREG_PRT2_AMUX
Tx_Pump__BIE EQU CYREG_PRT2_BIE
Tx_Pump__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_Pump__BYP EQU CYREG_PRT2_BYP
Tx_Pump__CTL EQU CYREG_PRT2_CTL
Tx_Pump__DM0 EQU CYREG_PRT2_DM0
Tx_Pump__DM1 EQU CYREG_PRT2_DM1
Tx_Pump__DM2 EQU CYREG_PRT2_DM2
Tx_Pump__DR EQU CYREG_PRT2_DR
Tx_Pump__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_Pump__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_Pump__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_Pump__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_Pump__MASK EQU 0x02
Tx_Pump__PORT EQU 2
Tx_Pump__PRT EQU CYREG_PRT2_PRT
Tx_Pump__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_Pump__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_Pump__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_Pump__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_Pump__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_Pump__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_Pump__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_Pump__PS EQU CYREG_PRT2_PS
Tx_Pump__SHIFT EQU 1
Tx_Pump__SLW EQU CYREG_PRT2_SLW

/* Display1_BUART */
Display1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Display1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Display1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Display1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Display1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Display1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Display1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Display1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Display1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Display1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Display1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Display1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Display1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
Display1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Display1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Display1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Display1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Display1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Display1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Display1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
Display1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Display1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Display1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Display1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Display1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Display1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
Display1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Display1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Display1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Display1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Display1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Display1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Display1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Display1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Display1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
Display1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
Display1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Display1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
Display1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
Display1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Display1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Display1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
Display1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
Display1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Display1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Display1_BUART_sRX_RxSts__3__MASK EQU 0x08
Display1_BUART_sRX_RxSts__3__POS EQU 3
Display1_BUART_sRX_RxSts__4__MASK EQU 0x10
Display1_BUART_sRX_RxSts__4__POS EQU 4
Display1_BUART_sRX_RxSts__5__MASK EQU 0x20
Display1_BUART_sRX_RxSts__5__POS EQU 5
Display1_BUART_sRX_RxSts__MASK EQU 0x38
Display1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
Display1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Display1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
Display1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
Display1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Display1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Display1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
Display1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
Display1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Display1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Display1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Display1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Display1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Display1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Display1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Display1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Display1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
Display1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
Display1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Display1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
Display1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
Display1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Display1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Display1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
Display1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
Display1_BUART_sTX_TxSts__0__MASK EQU 0x01
Display1_BUART_sTX_TxSts__0__POS EQU 0
Display1_BUART_sTX_TxSts__1__MASK EQU 0x02
Display1_BUART_sTX_TxSts__1__POS EQU 1
Display1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Display1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Display1_BUART_sTX_TxSts__2__MASK EQU 0x04
Display1_BUART_sTX_TxSts__2__POS EQU 2
Display1_BUART_sTX_TxSts__3__MASK EQU 0x08
Display1_BUART_sTX_TxSts__3__POS EQU 3
Display1_BUART_sTX_TxSts__MASK EQU 0x0F
Display1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
Display1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Display1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

/* Display1_IntClock */
Display1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Display1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Display1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Display1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Display1_IntClock__INDEX EQU 0x01
Display1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Display1_IntClock__PM_ACT_MSK EQU 0x02
Display1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Display1_IntClock__PM_STBY_MSK EQU 0x02

/* Display1_RXInternalInterrupt */
Display1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Display1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Display1_RXInternalInterrupt__INTC_MASK EQU 0x01
Display1_RXInternalInterrupt__INTC_NUMBER EQU 0
Display1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Display1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Display1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Display1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Display2_BUART */
Display2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Display2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Display2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Display2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Display2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Display2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Display2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Display2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Display2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Display2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Display2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Display2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Display2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
Display2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Display2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Display2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Display2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Display2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Display2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Display2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
Display2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Display2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Display2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Display2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
Display2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
Display2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
Display2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Display2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Display2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Display2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Display2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Display2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Display2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Display2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Display2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
Display2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
Display2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Display2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
Display2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
Display2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Display2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Display2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
Display2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
Display2_BUART_sRX_RxSts__3__MASK EQU 0x08
Display2_BUART_sRX_RxSts__3__POS EQU 3
Display2_BUART_sRX_RxSts__4__MASK EQU 0x10
Display2_BUART_sRX_RxSts__4__POS EQU 4
Display2_BUART_sRX_RxSts__5__MASK EQU 0x20
Display2_BUART_sRX_RxSts__5__POS EQU 5
Display2_BUART_sRX_RxSts__MASK EQU 0x38
Display2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
Display2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Display2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
Display2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Display2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
Display2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
Display2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Display2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
Display2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
Display2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Display2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Display2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
Display2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
Display2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Display2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Display2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Display2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Display2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Display2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Display2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Display2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Display2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
Display2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
Display2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Display2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
Display2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
Display2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Display2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Display2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
Display2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
Display2_BUART_sTX_TxSts__0__MASK EQU 0x01
Display2_BUART_sTX_TxSts__0__POS EQU 0
Display2_BUART_sTX_TxSts__1__MASK EQU 0x02
Display2_BUART_sTX_TxSts__1__POS EQU 1
Display2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Display2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Display2_BUART_sTX_TxSts__2__MASK EQU 0x04
Display2_BUART_sTX_TxSts__2__POS EQU 2
Display2_BUART_sTX_TxSts__3__MASK EQU 0x08
Display2_BUART_sTX_TxSts__3__POS EQU 3
Display2_BUART_sTX_TxSts__MASK EQU 0x0F
Display2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
Display2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Display2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Display2_IntClock */
Display2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Display2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Display2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Display2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Display2_IntClock__INDEX EQU 0x00
Display2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Display2_IntClock__PM_ACT_MSK EQU 0x01
Display2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Display2_IntClock__PM_STBY_MSK EQU 0x01

/* Display2_RXInternalInterrupt */
Display2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Display2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Display2_RXInternalInterrupt__INTC_MASK EQU 0x02
Display2_RXInternalInterrupt__INTC_NUMBER EQU 1
Display2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Display2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Display2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Display2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_Disp1 */
Rx_Disp1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_Disp1__0__MASK EQU 0x40
Rx_Disp1__0__PC EQU CYREG_PRT1_PC6
Rx_Disp1__0__PORT EQU 1
Rx_Disp1__0__SHIFT EQU 6
Rx_Disp1__AG EQU CYREG_PRT1_AG
Rx_Disp1__AMUX EQU CYREG_PRT1_AMUX
Rx_Disp1__BIE EQU CYREG_PRT1_BIE
Rx_Disp1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_Disp1__BYP EQU CYREG_PRT1_BYP
Rx_Disp1__CTL EQU CYREG_PRT1_CTL
Rx_Disp1__DM0 EQU CYREG_PRT1_DM0
Rx_Disp1__DM1 EQU CYREG_PRT1_DM1
Rx_Disp1__DM2 EQU CYREG_PRT1_DM2
Rx_Disp1__DR EQU CYREG_PRT1_DR
Rx_Disp1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_Disp1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_Disp1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_Disp1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_Disp1__MASK EQU 0x40
Rx_Disp1__PORT EQU 1
Rx_Disp1__PRT EQU CYREG_PRT1_PRT
Rx_Disp1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_Disp1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_Disp1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_Disp1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_Disp1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_Disp1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_Disp1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_Disp1__PS EQU CYREG_PRT1_PS
Rx_Disp1__SHIFT EQU 6
Rx_Disp1__SLW EQU CYREG_PRT1_SLW

/* Rx_Disp2 */
Rx_Disp2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Rx_Disp2__0__MASK EQU 0x10
Rx_Disp2__0__PC EQU CYREG_PRT5_PC4
Rx_Disp2__0__PORT EQU 5
Rx_Disp2__0__SHIFT EQU 4
Rx_Disp2__AG EQU CYREG_PRT5_AG
Rx_Disp2__AMUX EQU CYREG_PRT5_AMUX
Rx_Disp2__BIE EQU CYREG_PRT5_BIE
Rx_Disp2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_Disp2__BYP EQU CYREG_PRT5_BYP
Rx_Disp2__CTL EQU CYREG_PRT5_CTL
Rx_Disp2__DM0 EQU CYREG_PRT5_DM0
Rx_Disp2__DM1 EQU CYREG_PRT5_DM1
Rx_Disp2__DM2 EQU CYREG_PRT5_DM2
Rx_Disp2__DR EQU CYREG_PRT5_DR
Rx_Disp2__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_Disp2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_Disp2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_Disp2__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_Disp2__MASK EQU 0x10
Rx_Disp2__PORT EQU 5
Rx_Disp2__PRT EQU CYREG_PRT5_PRT
Rx_Disp2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_Disp2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_Disp2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_Disp2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_Disp2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_Disp2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_Disp2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_Disp2__PS EQU CYREG_PRT5_PS
Rx_Disp2__SHIFT EQU 4
Rx_Disp2__SLW EQU CYREG_PRT5_SLW

/* Rx_Print */
Rx_Print__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_Print__0__MASK EQU 0x40
Rx_Print__0__PC EQU CYREG_PRT6_PC6
Rx_Print__0__PORT EQU 6
Rx_Print__0__SHIFT EQU 6
Rx_Print__AG EQU CYREG_PRT6_AG
Rx_Print__AMUX EQU CYREG_PRT6_AMUX
Rx_Print__BIE EQU CYREG_PRT6_BIE
Rx_Print__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_Print__BYP EQU CYREG_PRT6_BYP
Rx_Print__CTL EQU CYREG_PRT6_CTL
Rx_Print__DM0 EQU CYREG_PRT6_DM0
Rx_Print__DM1 EQU CYREG_PRT6_DM1
Rx_Print__DM2 EQU CYREG_PRT6_DM2
Rx_Print__DR EQU CYREG_PRT6_DR
Rx_Print__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_Print__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_Print__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_Print__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_Print__MASK EQU 0x40
Rx_Print__PORT EQU 6
Rx_Print__PRT EQU CYREG_PRT6_PRT
Rx_Print__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_Print__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_Print__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_Print__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_Print__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_Print__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_Print__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_Print__PS EQU CYREG_PRT6_PS
Rx_Print__SHIFT EQU 6
Rx_Print__SLW EQU CYREG_PRT6_SLW

/* Tx_Disp1 */
Tx_Disp1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_Disp1__0__MASK EQU 0x80
Tx_Disp1__0__PC EQU CYREG_PRT1_PC7
Tx_Disp1__0__PORT EQU 1
Tx_Disp1__0__SHIFT EQU 7
Tx_Disp1__AG EQU CYREG_PRT1_AG
Tx_Disp1__AMUX EQU CYREG_PRT1_AMUX
Tx_Disp1__BIE EQU CYREG_PRT1_BIE
Tx_Disp1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_Disp1__BYP EQU CYREG_PRT1_BYP
Tx_Disp1__CTL EQU CYREG_PRT1_CTL
Tx_Disp1__DM0 EQU CYREG_PRT1_DM0
Tx_Disp1__DM1 EQU CYREG_PRT1_DM1
Tx_Disp1__DM2 EQU CYREG_PRT1_DM2
Tx_Disp1__DR EQU CYREG_PRT1_DR
Tx_Disp1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_Disp1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_Disp1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_Disp1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_Disp1__MASK EQU 0x80
Tx_Disp1__PORT EQU 1
Tx_Disp1__PRT EQU CYREG_PRT1_PRT
Tx_Disp1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_Disp1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_Disp1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_Disp1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_Disp1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_Disp1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_Disp1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_Disp1__PS EQU CYREG_PRT1_PS
Tx_Disp1__SHIFT EQU 7
Tx_Disp1__SLW EQU CYREG_PRT1_SLW

/* Tx_Disp2 */
Tx_Disp2__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Tx_Disp2__0__MASK EQU 0x20
Tx_Disp2__0__PC EQU CYREG_PRT5_PC5
Tx_Disp2__0__PORT EQU 5
Tx_Disp2__0__SHIFT EQU 5
Tx_Disp2__AG EQU CYREG_PRT5_AG
Tx_Disp2__AMUX EQU CYREG_PRT5_AMUX
Tx_Disp2__BIE EQU CYREG_PRT5_BIE
Tx_Disp2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_Disp2__BYP EQU CYREG_PRT5_BYP
Tx_Disp2__CTL EQU CYREG_PRT5_CTL
Tx_Disp2__DM0 EQU CYREG_PRT5_DM0
Tx_Disp2__DM1 EQU CYREG_PRT5_DM1
Tx_Disp2__DM2 EQU CYREG_PRT5_DM2
Tx_Disp2__DR EQU CYREG_PRT5_DR
Tx_Disp2__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_Disp2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_Disp2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_Disp2__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_Disp2__MASK EQU 0x20
Tx_Disp2__PORT EQU 5
Tx_Disp2__PRT EQU CYREG_PRT5_PRT
Tx_Disp2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_Disp2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_Disp2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_Disp2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_Disp2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_Disp2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_Disp2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_Disp2__PS EQU CYREG_PRT5_PS
Tx_Disp2__SHIFT EQU 5
Tx_Disp2__SLW EQU CYREG_PRT5_SLW

/* Tx_Print */
Tx_Print__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Tx_Print__0__MASK EQU 0x80
Tx_Print__0__PC EQU CYREG_PRT6_PC7
Tx_Print__0__PORT EQU 6
Tx_Print__0__SHIFT EQU 7
Tx_Print__AG EQU CYREG_PRT6_AG
Tx_Print__AMUX EQU CYREG_PRT6_AMUX
Tx_Print__BIE EQU CYREG_PRT6_BIE
Tx_Print__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_Print__BYP EQU CYREG_PRT6_BYP
Tx_Print__CTL EQU CYREG_PRT6_CTL
Tx_Print__DM0 EQU CYREG_PRT6_DM0
Tx_Print__DM1 EQU CYREG_PRT6_DM1
Tx_Print__DM2 EQU CYREG_PRT6_DM2
Tx_Print__DR EQU CYREG_PRT6_DR
Tx_Print__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_Print__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_Print__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_Print__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_Print__MASK EQU 0x80
Tx_Print__PORT EQU 6
Tx_Print__PRT EQU CYREG_PRT6_PRT
Tx_Print__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_Print__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_Print__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_Print__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_Print__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_Print__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_Print__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_Print__PS EQU CYREG_PRT6_PS
Tx_Print__SHIFT EQU 7
Tx_Print__SLW EQU CYREG_PRT6_SLW

/* Clock_Pump */
Clock_Pump__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_Pump__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_Pump__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_Pump__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Pump__INDEX EQU 0x04
Clock_Pump__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Pump__PM_ACT_MSK EQU 0x10
Clock_Pump__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Pump__PM_STBY_MSK EQU 0x10

/* RF_Physical_BUART */
RF_Physical_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RF_Physical_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
RF_Physical_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
RF_Physical_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
RF_Physical_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
RF_Physical_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
RF_Physical_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
RF_Physical_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
RF_Physical_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
RF_Physical_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RF_Physical_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
RF_Physical_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
RF_Physical_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
RF_Physical_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
RF_Physical_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RF_Physical_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RF_Physical_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
RF_Physical_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RF_Physical_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
RF_Physical_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
RF_Physical_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RF_Physical_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
RF_Physical_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
RF_Physical_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
RF_Physical_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
RF_Physical_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
RF_Physical_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RF_Physical_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
RF_Physical_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
RF_Physical_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
RF_Physical_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
RF_Physical_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
RF_Physical_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
RF_Physical_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
RF_Physical_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
RF_Physical_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RF_Physical_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
RF_Physical_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
RF_Physical_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
RF_Physical_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RF_Physical_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RF_Physical_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
RF_Physical_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
RF_Physical_BUART_sRX_RxSts__3__MASK EQU 0x08
RF_Physical_BUART_sRX_RxSts__3__POS EQU 3
RF_Physical_BUART_sRX_RxSts__4__MASK EQU 0x10
RF_Physical_BUART_sRX_RxSts__4__POS EQU 4
RF_Physical_BUART_sRX_RxSts__5__MASK EQU 0x20
RF_Physical_BUART_sRX_RxSts__5__POS EQU 5
RF_Physical_BUART_sRX_RxSts__MASK EQU 0x38
RF_Physical_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
RF_Physical_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
RF_Physical_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
RF_Physical_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
RF_Physical_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
RF_Physical_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
RF_Physical_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
RF_Physical_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RF_Physical_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
RF_Physical_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
RF_Physical_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
RF_Physical_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
RF_Physical_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
RF_Physical_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
RF_Physical_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
RF_Physical_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
RF_Physical_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RF_Physical_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
RF_Physical_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
RF_Physical_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
RF_Physical_BUART_sTX_TxSts__0__MASK EQU 0x01
RF_Physical_BUART_sTX_TxSts__0__POS EQU 0
RF_Physical_BUART_sTX_TxSts__1__MASK EQU 0x02
RF_Physical_BUART_sTX_TxSts__1__POS EQU 1
RF_Physical_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RF_Physical_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
RF_Physical_BUART_sTX_TxSts__2__MASK EQU 0x04
RF_Physical_BUART_sTX_TxSts__2__POS EQU 2
RF_Physical_BUART_sTX_TxSts__3__MASK EQU 0x08
RF_Physical_BUART_sTX_TxSts__3__POS EQU 3
RF_Physical_BUART_sTX_TxSts__MASK EQU 0x0F
RF_Physical_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
RF_Physical_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RF_Physical_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST

/* RF_Physical_IntClock */
RF_Physical_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
RF_Physical_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
RF_Physical_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
RF_Physical_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
RF_Physical_IntClock__INDEX EQU 0x03
RF_Physical_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
RF_Physical_IntClock__PM_ACT_MSK EQU 0x08
RF_Physical_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
RF_Physical_IntClock__PM_STBY_MSK EQU 0x08

/* RF_Physical_RXInternalInterrupt */
RF_Physical_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RF_Physical_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RF_Physical_RXInternalInterrupt__INTC_MASK EQU 0x08
RF_Physical_RXInternalInterrupt__INTC_NUMBER EQU 3
RF_Physical_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
RF_Physical_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
RF_Physical_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RF_Physical_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
