# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 10
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-39.10"
attribute \dynports 1
module \priority_memory
  parameter \ABITS 4
  parameter \WIDTH 8
  attribute \src "dut.sv:2.2-2.5"
  wire input 1 \clk
  attribute \src "dut.sv:2.7-2.13"
  wire input 2 \wren_a
  attribute \src "dut.sv:2.15-2.21"
  wire input 3 \rden_a
  attribute \src "dut.sv:2.23-2.29"
  wire width 4 input 4 \addr_a
  attribute \src "dut.sv:2.31-2.38"
  wire width 8 input 5 \wdata_a
  attribute \src "dut.sv:2.40-2.47"
  wire width 8 output 6 \rdata_a
  attribute \src "dut.sv:3.2-3.8"
  wire input 7 \wren_b
  attribute \src "dut.sv:3.10-3.16"
  wire input 8 \rden_b
  attribute \src "dut.sv:3.18-3.24"
  wire width 4 input 9 \addr_b
  attribute \src "dut.sv:3.26-3.33"
  wire width 8 input 10 \wdata_b
  attribute \src "dut.sv:3.35-3.42"
  wire width 8 output 11 \rdata_b
  attribute \src "dut.sv:17.10-17.11"
  wire width 32 \i
  wire width 4 $memwr$\mem$addr$3
  wire width 8 $memwr$\mem$data$4
  wire $memwr$\mem$en$5
  wire width 8 \memrd_mem_DATA
  attribute \src "dut.sv:34.18-34.34"
  wire $eq$dut.sv:34$6_Y
  wire $auto$rtlil.cc:3406:LogicAnd$9
  wire width 8 \memrd_mem_DATA_1
  attribute \src "dut.sv:15.18-15.21"
  memory width 8 size 16 \mem
  attribute \src "dut.sv:28.19-28.25"
  cell $memrd \memrd_mem
    parameter \MEMID "\\mem"
    parameter \ABITS 4
    parameter \WIDTH 8
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \TRANSPARENT 0
    connect \CLK 1'x
    connect \EN 1'1
    connect \ADDR \addr_a
    connect \DATA \memrd_mem_DATA
  end
  attribute \src "dut.sv:34.18-34.34"
  cell $eq $eq$dut.sv:34$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \addr_a
    connect \B \addr_b
    connect \Y $eq$dut.sv:34$6_Y
  end
  cell $logic_and $logic_and$dut.sv:34$8
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_a
    connect \B $eq$dut.sv:34$6_Y
    connect \Y $auto$rtlil.cc:3406:LogicAnd$9
  end
  attribute \src "dut.sv:37.20-37.26"
  cell $memrd \memrd_mem_1
    parameter \MEMID "\\mem"
    parameter \ABITS 4
    parameter \WIDTH 8
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \TRANSPARENT 0
    connect \CLK 1'x
    connect \EN 1'1
    connect \ADDR \addr_b
    connect \DATA \memrd_mem_DATA_1
  end
  attribute \src "dut.sv:18.2-21.5"
  process $proc$dut.sv:18$1
    sync always
    sync init
      update \rdata_a 8'00000000
      update \rdata_b 8'00000000
  end
  attribute \src "dut.sv:23.2-38.5"
  attribute \always_ff 1
  process $proc$dut.sv:23$2
    assign $memwr$\mem$en$5 1'0
    attribute \src "dut.sv:25.3-28.27"
    switch \wren_a
    attribute \src "dut.sv:25.3-28.27"
      case 1'1
        assign $memwr$\mem$addr$3 \addr_a
        assign $memwr$\mem$data$4 \wdata_a
        assign $memwr$\mem$en$5 1'1
    attribute \src "dut.sv:25.3-28.27"
      case 
        attribute \src "dut.sv:27.8-28.27"
        switch \rden_a
        attribute \src "dut.sv:27.8-28.27"
          case 1'1
            assign \rdata_a \memrd_mem_DATA
        attribute \src "dut.sv:27.8-28.27"
          case 
        end
    end
    attribute \src "dut.sv:31.3-37.28"
    switch \wren_b
    attribute \src "dut.sv:31.3-37.28"
      case 1'1
        assign $memwr$\mem$addr$3 \addr_b
        assign $memwr$\mem$data$4 \wdata_b
        assign $memwr$\mem$en$5 1'1
    attribute \src "dut.sv:31.3-37.28"
      case 
        attribute \src "dut.sv:33.8-37.28"
        switch \rden_b
        attribute \src "dut.sv:33.8-37.28"
          case 1'1
            attribute \src "dut.sv:34.4-37.28"
            switch $auto$rtlil.cc:3406:LogicAnd$9
            attribute \src "dut.sv:34.4-37.28"
              case 1'1
                assign \rdata_b \wdata_a
            attribute \src "dut.sv:34.4-37.28"
              case 
                assign \rdata_b \memrd_mem_DATA_1
            end
        attribute \src "dut.sv:33.8-37.28"
          case 
        end
    end
    sync posedge \clk
      memwr \mem $memwr$\mem$addr$3 $memwr$\mem$data$4 { $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 } 0'x
  end
end
