// Seed: 2699106092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8[(-1)] = 1;
  wire [1 : 1] id_18;
  always @(*);
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_6 = 32'd54
) (
    input wand _id_0,
    input wor id_1
    , id_16,
    output wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri1 _id_6,
    input wand id_7
    , id_17,
    input wor id_8,
    output supply1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wire id_14
);
  wire id_18;
  assign id_17[id_6] = -1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  logic id_19;
  assign id_17 = $signed(49);
  ;
endmodule
