<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.12.08.02:01:37"
 outputDirectory="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <interface name="s1" kind="nios_custom_instruction" start="0">
   <property name="CIName" value="" />
   <property name="NPort" value="4" />
   <property name="clockCycle" value="0" />
   <property name="clockCycleType" value="COMBINATORIAL" />
   <property name="opcodeExtension" value="0" />
   <property name="opcodeExtensionLocked" value="true" />
   <property name="opcodeExtensionLockedValue" value="224" />
   <property name="operands" value="2" />
   <port name="s1_dataa" direction="input" role="dataa" width="32" />
   <port name="s1_datab" direction="input" role="datab" width="32" />
   <port name="s1_n" direction="input" role="n" width="4" />
   <port name="s1_result" direction="output" role="result" width="32" />
  </interface>
  <interface name="s2" kind="nios_custom_instruction" start="0">
   <property name="CIName" value="" />
   <property name="NPort" value="3" />
   <property name="clockCycle" value="1" />
   <property name="clockCycleType" value="VARIABLE" />
   <property name="opcodeExtension" value="0" />
   <property name="opcodeExtensionLocked" value="true" />
   <property name="opcodeExtensionLockedValue" value="248" />
   <property name="operands" value="2" />
   <port name="s2_clk" direction="input" role="clk" width="1" />
   <port name="s2_clk_en" direction="input" role="clk_en" width="1" />
   <port name="s2_dataa" direction="input" role="dataa" width="32" />
   <port name="s2_datab" direction="input" role="datab" width="32" />
   <port name="s2_n" direction="input" role="n" width="3" />
   <port name="s2_reset" direction="input" role="reset" width="1" />
   <port name="s2_reset_req" direction="input" role="reset_req" width="1" />
   <port name="s2_start" direction="input" role="start" width="1" />
   <port name="s2_done" direction="output" role="done" width="1" />
   <port name="s2_result" direction="output" role="result" width="32" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="float:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1544256092,AUTO_UNIQUE_ID=(altera_nios_custom_instr_floating_point_2:17.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,arithmetic_present=true,comparison_present=true,conversion_present=true,deviceFamily=Cyclone V,root_present=true(altera_nios_custom_instr_floating_point_2_combi:17.1:arithmetic_present=1,comparison_present=1,deviceFamily=Cyclone V)(altera_nios_custom_instr_floating_point_2_multi:17.1:arithmetic_present=1,conversion_present=1,deviceFamily=Cyclone V,root_present=1))"
   instancePathKey="float"
   kind="float"
   version="1.0"
   name="float">
  <parameter name="AUTO_GENERATION_ID" value="1544256092" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/float.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v"
       type="VERILOG" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="float">queue size: 0 starting:float "float"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="float"><![CDATA["<b>float</b>" reuses <b>altera_nios_custom_instr_floating_point_2</b> "<b>submodules/float_nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="float">queue size: 0 starting:altera_nios_custom_instr_floating_point_2 "submodules/float_nios_custom_instr_floating_point_2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>float</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="float">queue size: 1 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="float">queue size: 0 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2:17.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,arithmetic_present=true,comparison_present=true,conversion_present=true,deviceFamily=Cyclone V,root_present=true(altera_nios_custom_instr_floating_point_2_combi:17.1:arithmetic_present=1,comparison_present=1,deviceFamily=Cyclone V)(altera_nios_custom_instr_floating_point_2_multi:17.1:arithmetic_present=1,conversion_present=1,deviceFamily=Cyclone V,root_present=1)"
   instancePathKey="float:.:nios_custom_instr_floating_point_2_0"
   kind="altera_nios_custom_instr_floating_point_2"
   version="17.1"
   name="float_nios_custom_instr_floating_point_2_0">
  <parameter name="arithmetic_present" value="true" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="root_present" value="true" />
  <parameter name="comparison_present" value="true" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="conversion_present" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="float" as="nios_custom_instr_floating_point_2_0" />
  <messages>
   <message level="Debug" culprit="float">queue size: 0 starting:altera_nios_custom_instr_floating_point_2 "submodules/float_nios_custom_instr_floating_point_2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>float</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="float">queue size: 1 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="float">queue size: 0 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_combi:17.1:arithmetic_present=1,comparison_present=1,deviceFamily=Cyclone V"
   instancePathKey="float:.:nios_custom_instr_floating_point_2_0:.:fpci_combi"
   kind="altera_nios_custom_instr_floating_point_2_combi"
   version="17.1"
   name="fpoint2_combi">
  <parameter name="arithmetic_present" value="1" />
  <parameter name="comparison_present" value="1" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <generatedFiles>
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="float_nios_custom_instr_floating_point_2_0"
     as="fpci_combi" />
  <messages>
   <message level="Debug" culprit="float">queue size: 1 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_multi:17.1:arithmetic_present=1,conversion_present=1,deviceFamily=Cyclone V,root_present=1"
   instancePathKey="float:.:nios_custom_instr_floating_point_2_0:.:fpci_multi"
   kind="altera_nios_custom_instr_floating_point_2_multi"
   version="17.1"
   name="fpoint2_multi">
  <parameter name="arithmetic_present" value="1" />
  <parameter name="root_present" value="1" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="conversion_present" value="1" />
  <generatedFiles>
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="float_nios_custom_instr_floating_point_2_0"
     as="fpci_multi" />
  <messages>
   <message level="Debug" culprit="float">queue size: 0 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
</deploy>
