/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_1_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_Seq_1_intClock__ENABLE CYREG_CLK_DIVIDER_A00
#define ADC_SAR_Seq_1_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__REGISTER CYREG_CLK_DIVIDER_A00
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 14u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* EZI2C_1 */
#define EZI2C_1_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define EZI2C_1_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define EZI2C_1_SCB__CTRL CYREG_SCB1_CTRL
#define EZI2C_1_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define EZI2C_1_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define EZI2C_1_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define EZI2C_1_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define EZI2C_1_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define EZI2C_1_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define EZI2C_1_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define EZI2C_1_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define EZI2C_1_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define EZI2C_1_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define EZI2C_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define EZI2C_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define EZI2C_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define EZI2C_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define EZI2C_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define EZI2C_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define EZI2C_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define EZI2C_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define EZI2C_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define EZI2C_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define EZI2C_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define EZI2C_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define EZI2C_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define EZI2C_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define EZI2C_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define EZI2C_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define EZI2C_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define EZI2C_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define EZI2C_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define EZI2C_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define EZI2C_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define EZI2C_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define EZI2C_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define EZI2C_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define EZI2C_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define EZI2C_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define EZI2C_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define EZI2C_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define EZI2C_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define EZI2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define EZI2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define EZI2C_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define EZI2C_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define EZI2C_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define EZI2C_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define EZI2C_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define EZI2C_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define EZI2C_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define EZI2C_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define EZI2C_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define EZI2C_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define EZI2C_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define EZI2C_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define EZI2C_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define EZI2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define EZI2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define EZI2C_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define EZI2C_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define EZI2C_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define EZI2C_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define EZI2C_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define EZI2C_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define EZI2C_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define EZI2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define EZI2C_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define EZI2C_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define EZI2C_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define EZI2C_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define EZI2C_1_SCB__SS0_POSISTION 0u
#define EZI2C_1_SCB__SS1_POSISTION 1u
#define EZI2C_1_SCB__SS2_POSISTION 2u
#define EZI2C_1_SCB__SS3_POSISTION 3u
#define EZI2C_1_SCB__STATUS CYREG_SCB1_STATUS
#define EZI2C_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define EZI2C_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define EZI2C_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define EZI2C_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define EZI2C_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define EZI2C_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define EZI2C_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define EZI2C_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_1_SCB_IRQ__INTC_MASK 0x800u
#define EZI2C_1_SCB_IRQ__INTC_NUMBER 11u
#define EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define EZI2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define EZI2C_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define EZI2C_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define EZI2C_1_SCBCLK__ENABLE_MASK 0x80000000u
#define EZI2C_1_SCBCLK__MASK 0x80000000u
#define EZI2C_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00
#define EZI2C_1_scl__0__DM__MASK 0x07u
#define EZI2C_1_scl__0__DM__SHIFT 0u
#define EZI2C_1_scl__0__DR CYREG_PRT3_DR
#define EZI2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_1_scl__0__HSIOM_GPIO 0u
#define EZI2C_1_scl__0__HSIOM_I2C 14u
#define EZI2C_1_scl__0__HSIOM_I2C_SCL 14u
#define EZI2C_1_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_1_scl__0__HSIOM_SHIFT 0u
#define EZI2C_1_scl__0__HSIOM_SPI 15u
#define EZI2C_1_scl__0__HSIOM_SPI_MOSI 15u
#define EZI2C_1_scl__0__HSIOM_UART 9u
#define EZI2C_1_scl__0__HSIOM_UART_RX 9u
#define EZI2C_1_scl__0__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_1_scl__0__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_1_scl__0__MASK 0x01u
#define EZI2C_1_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_1_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_1_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_1_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_1_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_1_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_1_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_1_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_1_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_1_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_1_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_1_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_1_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_1_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_1_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_1_scl__0__PC CYREG_PRT3_PC
#define EZI2C_1_scl__0__PC2 CYREG_PRT3_PC2
#define EZI2C_1_scl__0__PORT 3u
#define EZI2C_1_scl__0__PS CYREG_PRT3_PS
#define EZI2C_1_scl__0__SHIFT 0u
#define EZI2C_1_scl__DR CYREG_PRT3_DR
#define EZI2C_1_scl__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_1_scl__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_1_scl__MASK 0x01u
#define EZI2C_1_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_1_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_1_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_1_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_1_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_1_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_1_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_1_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_1_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_1_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_1_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_1_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_1_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_1_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_1_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_1_scl__PC CYREG_PRT3_PC
#define EZI2C_1_scl__PC2 CYREG_PRT3_PC2
#define EZI2C_1_scl__PORT 3u
#define EZI2C_1_scl__PS CYREG_PRT3_PS
#define EZI2C_1_scl__SHIFT 0u
#define EZI2C_1_sda__0__DM__MASK 0x38u
#define EZI2C_1_sda__0__DM__SHIFT 3u
#define EZI2C_1_sda__0__DR CYREG_PRT3_DR
#define EZI2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_1_sda__0__HSIOM_GPIO 0u
#define EZI2C_1_sda__0__HSIOM_I2C 14u
#define EZI2C_1_sda__0__HSIOM_I2C_SDA 14u
#define EZI2C_1_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_1_sda__0__HSIOM_SHIFT 4u
#define EZI2C_1_sda__0__HSIOM_SPI 15u
#define EZI2C_1_sda__0__HSIOM_SPI_MISO 15u
#define EZI2C_1_sda__0__HSIOM_UART 9u
#define EZI2C_1_sda__0__HSIOM_UART_TX 9u
#define EZI2C_1_sda__0__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_1_sda__0__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_1_sda__0__MASK 0x02u
#define EZI2C_1_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_1_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_1_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_1_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_1_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_1_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_1_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_1_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_1_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_1_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_1_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_1_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_1_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_1_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_1_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_1_sda__0__PC CYREG_PRT3_PC
#define EZI2C_1_sda__0__PC2 CYREG_PRT3_PC2
#define EZI2C_1_sda__0__PORT 3u
#define EZI2C_1_sda__0__PS CYREG_PRT3_PS
#define EZI2C_1_sda__0__SHIFT 1u
#define EZI2C_1_sda__DR CYREG_PRT3_DR
#define EZI2C_1_sda__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_1_sda__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_1_sda__MASK 0x02u
#define EZI2C_1_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_1_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_1_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_1_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_1_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_1_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_1_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_1_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_1_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_1_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_1_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_1_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_1_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_1_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_1_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_1_sda__PC CYREG_PRT3_PC
#define EZI2C_1_sda__PC2 CYREG_PRT3_PC2
#define EZI2C_1_sda__PORT 3u
#define EZI2C_1_sda__PS CYREG_PRT3_PS
#define EZI2C_1_sda__SHIFT 1u

/* Pin_1 */
#define Pin_1__0__DM__MASK 0x07u
#define Pin_1__0__DM__SHIFT 0u
#define Pin_1__0__DR CYREG_PRT1_DR
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_1__0__HSIOM_MASK 0x0000000Fu
#define Pin_1__0__HSIOM_SHIFT 0u
#define Pin_1__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_1__0__OUT_SEL_SHIFT 0u
#define Pin_1__0__OUT_SEL_VAL 2u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_1__0__PC CYREG_PRT1_PC
#define Pin_1__0__PC2 CYREG_PRT1_PC2
#define Pin_1__0__PORT 1u
#define Pin_1__0__PS CYREG_PRT1_PS
#define Pin_1__0__SHIFT 0u
#define Pin_1__DR CYREG_PRT1_DR
#define Pin_1__INTCFG CYREG_PRT1_INTCFG
#define Pin_1__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_1__MASK 0x01u
#define Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_1__PC CYREG_PRT1_PC
#define Pin_1__PC2 CYREG_PRT1_PC2
#define Pin_1__PORT 1u
#define Pin_1__PS CYREG_PRT1_PS
#define Pin_1__SHIFT 0u
#define Pin_10__0__DM__MASK 0x38u
#define Pin_10__0__DM__SHIFT 3u
#define Pin_10__0__DR CYREG_PRT2_DR
#define Pin_10__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_10__0__HSIOM_MASK 0x000000F0u
#define Pin_10__0__HSIOM_SHIFT 4u
#define Pin_10__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_10__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_10__0__MASK 0x02u
#define Pin_10__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_10__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_10__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_10__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_10__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_10__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_10__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_10__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_10__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_10__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_10__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_10__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_10__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_10__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_10__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_10__0__PC CYREG_PRT2_PC
#define Pin_10__0__PC2 CYREG_PRT2_PC2
#define Pin_10__0__PORT 2u
#define Pin_10__0__PS CYREG_PRT2_PS
#define Pin_10__0__SHIFT 1u
#define Pin_10__DR CYREG_PRT2_DR
#define Pin_10__INTCFG CYREG_PRT2_INTCFG
#define Pin_10__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_10__MASK 0x02u
#define Pin_10__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_10__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_10__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_10__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_10__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_10__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_10__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_10__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_10__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_10__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_10__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_10__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_10__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_10__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_10__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_10__PC CYREG_PRT2_PC
#define Pin_10__PC2 CYREG_PRT2_PC2
#define Pin_10__PORT 2u
#define Pin_10__PS CYREG_PRT2_PS
#define Pin_10__SHIFT 1u
#define Pin_11__0__DM__MASK 0x1C0u
#define Pin_11__0__DM__SHIFT 6u
#define Pin_11__0__DR CYREG_PRT2_DR
#define Pin_11__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_11__0__HSIOM_MASK 0x00000F00u
#define Pin_11__0__HSIOM_SHIFT 8u
#define Pin_11__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_11__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_11__0__MASK 0x04u
#define Pin_11__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_11__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_11__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_11__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_11__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_11__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_11__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_11__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_11__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_11__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_11__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_11__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_11__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_11__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_11__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_11__0__PC CYREG_PRT2_PC
#define Pin_11__0__PC2 CYREG_PRT2_PC2
#define Pin_11__0__PORT 2u
#define Pin_11__0__PS CYREG_PRT2_PS
#define Pin_11__0__SHIFT 2u
#define Pin_11__DR CYREG_PRT2_DR
#define Pin_11__INTCFG CYREG_PRT2_INTCFG
#define Pin_11__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_11__MASK 0x04u
#define Pin_11__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_11__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_11__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_11__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_11__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_11__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_11__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_11__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_11__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_11__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_11__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_11__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_11__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_11__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_11__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_11__PC CYREG_PRT2_PC
#define Pin_11__PC2 CYREG_PRT2_PC2
#define Pin_11__PORT 2u
#define Pin_11__PS CYREG_PRT2_PS
#define Pin_11__SHIFT 2u
#define Pin_12__0__DM__MASK 0xE00u
#define Pin_12__0__DM__SHIFT 9u
#define Pin_12__0__DR CYREG_PRT2_DR
#define Pin_12__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_12__0__HSIOM_MASK 0x0000F000u
#define Pin_12__0__HSIOM_SHIFT 12u
#define Pin_12__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_12__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_12__0__MASK 0x08u
#define Pin_12__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_12__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_12__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_12__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_12__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_12__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_12__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_12__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_12__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_12__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_12__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_12__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_12__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_12__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_12__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_12__0__PC CYREG_PRT2_PC
#define Pin_12__0__PC2 CYREG_PRT2_PC2
#define Pin_12__0__PORT 2u
#define Pin_12__0__PS CYREG_PRT2_PS
#define Pin_12__0__SHIFT 3u
#define Pin_12__DR CYREG_PRT2_DR
#define Pin_12__INTCFG CYREG_PRT2_INTCFG
#define Pin_12__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_12__MASK 0x08u
#define Pin_12__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_12__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_12__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_12__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_12__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_12__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_12__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_12__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_12__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_12__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_12__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_12__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_12__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_12__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_12__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_12__PC CYREG_PRT2_PC
#define Pin_12__PC2 CYREG_PRT2_PC2
#define Pin_12__PORT 2u
#define Pin_12__PS CYREG_PRT2_PS
#define Pin_12__SHIFT 3u
#define Pin_13__0__DM__MASK 0x7000u
#define Pin_13__0__DM__SHIFT 12u
#define Pin_13__0__DR CYREG_PRT2_DR
#define Pin_13__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_13__0__HSIOM_MASK 0x000F0000u
#define Pin_13__0__HSIOM_SHIFT 16u
#define Pin_13__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_13__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_13__0__MASK 0x10u
#define Pin_13__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_13__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_13__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_13__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_13__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_13__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_13__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_13__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_13__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_13__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_13__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_13__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_13__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_13__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_13__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_13__0__PC CYREG_PRT2_PC
#define Pin_13__0__PC2 CYREG_PRT2_PC2
#define Pin_13__0__PORT 2u
#define Pin_13__0__PS CYREG_PRT2_PS
#define Pin_13__0__SHIFT 4u
#define Pin_13__DR CYREG_PRT2_DR
#define Pin_13__INTCFG CYREG_PRT2_INTCFG
#define Pin_13__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_13__MASK 0x10u
#define Pin_13__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_13__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_13__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_13__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_13__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_13__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_13__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_13__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_13__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_13__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_13__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_13__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_13__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_13__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_13__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_13__PC CYREG_PRT2_PC
#define Pin_13__PC2 CYREG_PRT2_PC2
#define Pin_13__PORT 2u
#define Pin_13__PS CYREG_PRT2_PS
#define Pin_13__SHIFT 4u
#define Pin_14__0__DM__MASK 0x38000u
#define Pin_14__0__DM__SHIFT 15u
#define Pin_14__0__DR CYREG_PRT2_DR
#define Pin_14__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_14__0__HSIOM_MASK 0x00F00000u
#define Pin_14__0__HSIOM_SHIFT 20u
#define Pin_14__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_14__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_14__0__MASK 0x20u
#define Pin_14__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_14__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_14__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_14__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_14__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_14__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_14__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_14__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_14__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_14__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_14__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_14__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_14__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_14__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_14__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_14__0__PC CYREG_PRT2_PC
#define Pin_14__0__PC2 CYREG_PRT2_PC2
#define Pin_14__0__PORT 2u
#define Pin_14__0__PS CYREG_PRT2_PS
#define Pin_14__0__SHIFT 5u
#define Pin_14__DR CYREG_PRT2_DR
#define Pin_14__INTCFG CYREG_PRT2_INTCFG
#define Pin_14__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_14__MASK 0x20u
#define Pin_14__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_14__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_14__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_14__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_14__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_14__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_14__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_14__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_14__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_14__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_14__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_14__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_14__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_14__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_14__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_14__PC CYREG_PRT2_PC
#define Pin_14__PC2 CYREG_PRT2_PC2
#define Pin_14__PORT 2u
#define Pin_14__PS CYREG_PRT2_PS
#define Pin_14__SHIFT 5u
#define Pin_15__0__DM__MASK 0x1C0000u
#define Pin_15__0__DM__SHIFT 18u
#define Pin_15__0__DR CYREG_PRT2_DR
#define Pin_15__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_15__0__HSIOM_MASK 0x0F000000u
#define Pin_15__0__HSIOM_SHIFT 24u
#define Pin_15__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_15__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_15__0__MASK 0x40u
#define Pin_15__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_15__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_15__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_15__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_15__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_15__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_15__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_15__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_15__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_15__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_15__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_15__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_15__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_15__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_15__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_15__0__PC CYREG_PRT2_PC
#define Pin_15__0__PC2 CYREG_PRT2_PC2
#define Pin_15__0__PORT 2u
#define Pin_15__0__PS CYREG_PRT2_PS
#define Pin_15__0__SHIFT 6u
#define Pin_15__DR CYREG_PRT2_DR
#define Pin_15__INTCFG CYREG_PRT2_INTCFG
#define Pin_15__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_15__MASK 0x40u
#define Pin_15__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_15__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_15__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_15__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_15__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_15__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_15__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_15__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_15__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_15__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_15__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_15__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_15__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_15__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_15__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_15__PC CYREG_PRT2_PC
#define Pin_15__PC2 CYREG_PRT2_PC2
#define Pin_15__PORT 2u
#define Pin_15__PS CYREG_PRT2_PS
#define Pin_15__SHIFT 6u
#define Pin_16__0__DM__MASK 0xE00000u
#define Pin_16__0__DM__SHIFT 21u
#define Pin_16__0__DR CYREG_PRT2_DR
#define Pin_16__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_16__0__HSIOM_MASK 0xF0000000u
#define Pin_16__0__HSIOM_SHIFT 28u
#define Pin_16__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_16__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_16__0__MASK 0x80u
#define Pin_16__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_16__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_16__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_16__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_16__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_16__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_16__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_16__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_16__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_16__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_16__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_16__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_16__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_16__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_16__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_16__0__PC CYREG_PRT2_PC
#define Pin_16__0__PC2 CYREG_PRT2_PC2
#define Pin_16__0__PORT 2u
#define Pin_16__0__PS CYREG_PRT2_PS
#define Pin_16__0__SHIFT 7u
#define Pin_16__DR CYREG_PRT2_DR
#define Pin_16__INTCFG CYREG_PRT2_INTCFG
#define Pin_16__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_16__MASK 0x80u
#define Pin_16__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_16__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_16__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_16__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_16__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_16__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_16__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_16__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_16__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_16__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_16__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_16__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_16__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_16__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_16__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_16__PC CYREG_PRT2_PC
#define Pin_16__PC2 CYREG_PRT2_PC2
#define Pin_16__PORT 2u
#define Pin_16__PS CYREG_PRT2_PS
#define Pin_16__SHIFT 7u
#define Pin_19__0__DM__MASK 0x7000u
#define Pin_19__0__DM__SHIFT 12u
#define Pin_19__0__DR CYREG_PRT3_DR
#define Pin_19__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_19__0__HSIOM_MASK 0x000F0000u
#define Pin_19__0__HSIOM_SHIFT 16u
#define Pin_19__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_19__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_19__0__MASK 0x10u
#define Pin_19__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_19__0__OUT_SEL_SHIFT 8u
#define Pin_19__0__OUT_SEL_VAL 2u
#define Pin_19__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_19__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_19__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_19__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_19__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_19__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_19__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_19__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_19__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_19__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_19__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_19__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_19__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_19__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_19__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_19__0__PC CYREG_PRT3_PC
#define Pin_19__0__PC2 CYREG_PRT3_PC2
#define Pin_19__0__PORT 3u
#define Pin_19__0__PS CYREG_PRT3_PS
#define Pin_19__0__SHIFT 4u
#define Pin_19__DR CYREG_PRT3_DR
#define Pin_19__INTCFG CYREG_PRT3_INTCFG
#define Pin_19__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_19__MASK 0x10u
#define Pin_19__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_19__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_19__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_19__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_19__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_19__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_19__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_19__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_19__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_19__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_19__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_19__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_19__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_19__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_19__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_19__PC CYREG_PRT3_PC
#define Pin_19__PC2 CYREG_PRT3_PC2
#define Pin_19__PORT 3u
#define Pin_19__PS CYREG_PRT3_PS
#define Pin_19__SHIFT 4u

/* Pin_2 */
#define Pin_2__0__DM__MASK 0x38u
#define Pin_2__0__DM__SHIFT 3u
#define Pin_2__0__DR CYREG_PRT1_DR
#define Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__0__HSIOM_MASK 0x000000F0u
#define Pin_2__0__HSIOM_SHIFT 4u
#define Pin_2__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_2__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_2__0__MASK 0x02u
#define Pin_2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_2__0__OUT_SEL_SHIFT 2u
#define Pin_2__0__OUT_SEL_VAL 2u
#define Pin_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__0__PC CYREG_PRT1_PC
#define Pin_2__0__PC2 CYREG_PRT1_PC2
#define Pin_2__0__PORT 1u
#define Pin_2__0__PS CYREG_PRT1_PS
#define Pin_2__0__SHIFT 1u
#define Pin_2__DR CYREG_PRT1_DR
#define Pin_2__INTCFG CYREG_PRT1_INTCFG
#define Pin_2__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_2__MASK 0x02u
#define Pin_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__PC CYREG_PRT1_PC
#define Pin_2__PC2 CYREG_PRT1_PC2
#define Pin_2__PORT 1u
#define Pin_2__PS CYREG_PRT1_PS
#define Pin_2__SHIFT 1u
#define Pin_20__0__DM__MASK 0x38000u
#define Pin_20__0__DM__SHIFT 15u
#define Pin_20__0__DR CYREG_PRT3_DR
#define Pin_20__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_20__0__HSIOM_MASK 0x00F00000u
#define Pin_20__0__HSIOM_SHIFT 20u
#define Pin_20__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_20__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_20__0__MASK 0x20u
#define Pin_20__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_20__0__OUT_SEL_SHIFT 10u
#define Pin_20__0__OUT_SEL_VAL 2u
#define Pin_20__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_20__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_20__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_20__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_20__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_20__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_20__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_20__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_20__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_20__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_20__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_20__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_20__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_20__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_20__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_20__0__PC CYREG_PRT3_PC
#define Pin_20__0__PC2 CYREG_PRT3_PC2
#define Pin_20__0__PORT 3u
#define Pin_20__0__PS CYREG_PRT3_PS
#define Pin_20__0__SHIFT 5u
#define Pin_20__DR CYREG_PRT3_DR
#define Pin_20__INTCFG CYREG_PRT3_INTCFG
#define Pin_20__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_20__MASK 0x20u
#define Pin_20__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_20__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_20__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_20__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_20__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_20__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_20__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_20__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_20__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_20__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_20__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_20__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_20__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_20__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_20__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_20__PC CYREG_PRT3_PC
#define Pin_20__PC2 CYREG_PRT3_PC2
#define Pin_20__PORT 3u
#define Pin_20__PS CYREG_PRT3_PS
#define Pin_20__SHIFT 5u
#define Pin_21__0__DM__MASK 0x1C0000u
#define Pin_21__0__DM__SHIFT 18u
#define Pin_21__0__DR CYREG_PRT3_DR
#define Pin_21__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_21__0__HSIOM_MASK 0x0F000000u
#define Pin_21__0__HSIOM_SHIFT 24u
#define Pin_21__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_21__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_21__0__MASK 0x40u
#define Pin_21__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_21__0__OUT_SEL_SHIFT 12u
#define Pin_21__0__OUT_SEL_VAL 2u
#define Pin_21__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_21__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_21__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_21__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_21__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_21__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_21__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_21__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_21__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_21__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_21__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_21__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_21__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_21__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_21__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_21__0__PC CYREG_PRT3_PC
#define Pin_21__0__PC2 CYREG_PRT3_PC2
#define Pin_21__0__PORT 3u
#define Pin_21__0__PS CYREG_PRT3_PS
#define Pin_21__0__SHIFT 6u
#define Pin_21__DR CYREG_PRT3_DR
#define Pin_21__INTCFG CYREG_PRT3_INTCFG
#define Pin_21__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_21__MASK 0x40u
#define Pin_21__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_21__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_21__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_21__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_21__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_21__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_21__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_21__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_21__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_21__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_21__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_21__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_21__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_21__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_21__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_21__PC CYREG_PRT3_PC
#define Pin_21__PC2 CYREG_PRT3_PC2
#define Pin_21__PORT 3u
#define Pin_21__PS CYREG_PRT3_PS
#define Pin_21__SHIFT 6u
#define Pin_22__0__DM__MASK 0xE00000u
#define Pin_22__0__DM__SHIFT 21u
#define Pin_22__0__DR CYREG_PRT3_DR
#define Pin_22__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_22__0__HSIOM_MASK 0xF0000000u
#define Pin_22__0__HSIOM_SHIFT 28u
#define Pin_22__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_22__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_22__0__MASK 0x80u
#define Pin_22__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_22__0__OUT_SEL_SHIFT 14u
#define Pin_22__0__OUT_SEL_VAL 2u
#define Pin_22__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_22__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_22__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_22__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_22__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_22__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_22__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_22__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_22__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_22__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_22__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_22__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_22__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_22__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_22__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_22__0__PC CYREG_PRT3_PC
#define Pin_22__0__PC2 CYREG_PRT3_PC2
#define Pin_22__0__PORT 3u
#define Pin_22__0__PS CYREG_PRT3_PS
#define Pin_22__0__SHIFT 7u
#define Pin_22__DR CYREG_PRT3_DR
#define Pin_22__INTCFG CYREG_PRT3_INTCFG
#define Pin_22__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_22__MASK 0x80u
#define Pin_22__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_22__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_22__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_22__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_22__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_22__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_22__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_22__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_22__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_22__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_22__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_22__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_22__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_22__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_22__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_22__PC CYREG_PRT3_PC
#define Pin_22__PC2 CYREG_PRT3_PC2
#define Pin_22__PORT 3u
#define Pin_22__PS CYREG_PRT3_PS
#define Pin_22__SHIFT 7u
#define Pin_23__0__DM__MASK 0x07u
#define Pin_23__0__DM__SHIFT 0u
#define Pin_23__0__DR CYREG_PRT4_DR
#define Pin_23__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Pin_23__0__HSIOM_MASK 0x0000000Fu
#define Pin_23__0__HSIOM_SHIFT 0u
#define Pin_23__0__INTCFG CYREG_PRT4_INTCFG
#define Pin_23__0__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_23__0__MASK 0x01u
#define Pin_23__0__PC CYREG_PRT4_PC
#define Pin_23__0__PC2 CYREG_PRT4_PC2
#define Pin_23__0__PORT 4u
#define Pin_23__0__PS CYREG_PRT4_PS
#define Pin_23__0__SHIFT 0u
#define Pin_23__DR CYREG_PRT4_DR
#define Pin_23__INTCFG CYREG_PRT4_INTCFG
#define Pin_23__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_23__MASK 0x01u
#define Pin_23__PC CYREG_PRT4_PC
#define Pin_23__PC2 CYREG_PRT4_PC2
#define Pin_23__PORT 4u
#define Pin_23__PS CYREG_PRT4_PS
#define Pin_23__SHIFT 0u
#define Pin_24__0__DM__MASK 0x38u
#define Pin_24__0__DM__SHIFT 3u
#define Pin_24__0__DR CYREG_PRT4_DR
#define Pin_24__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Pin_24__0__HSIOM_MASK 0x000000F0u
#define Pin_24__0__HSIOM_SHIFT 4u
#define Pin_24__0__INTCFG CYREG_PRT4_INTCFG
#define Pin_24__0__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_24__0__MASK 0x02u
#define Pin_24__0__PC CYREG_PRT4_PC
#define Pin_24__0__PC2 CYREG_PRT4_PC2
#define Pin_24__0__PORT 4u
#define Pin_24__0__PS CYREG_PRT4_PS
#define Pin_24__0__SHIFT 1u
#define Pin_24__DR CYREG_PRT4_DR
#define Pin_24__INTCFG CYREG_PRT4_INTCFG
#define Pin_24__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_24__MASK 0x02u
#define Pin_24__PC CYREG_PRT4_PC
#define Pin_24__PC2 CYREG_PRT4_PC2
#define Pin_24__PORT 4u
#define Pin_24__PS CYREG_PRT4_PS
#define Pin_24__SHIFT 1u
#define Pin_25__0__DM__MASK 0x1C0u
#define Pin_25__0__DM__SHIFT 6u
#define Pin_25__0__DR CYREG_PRT4_DR
#define Pin_25__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Pin_25__0__HSIOM_MASK 0x00000F00u
#define Pin_25__0__HSIOM_SHIFT 8u
#define Pin_25__0__INTCFG CYREG_PRT4_INTCFG
#define Pin_25__0__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_25__0__MASK 0x04u
#define Pin_25__0__PC CYREG_PRT4_PC
#define Pin_25__0__PC2 CYREG_PRT4_PC2
#define Pin_25__0__PORT 4u
#define Pin_25__0__PS CYREG_PRT4_PS
#define Pin_25__0__SHIFT 2u
#define Pin_25__DR CYREG_PRT4_DR
#define Pin_25__INTCFG CYREG_PRT4_INTCFG
#define Pin_25__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_25__MASK 0x04u
#define Pin_25__PC CYREG_PRT4_PC
#define Pin_25__PC2 CYREG_PRT4_PC2
#define Pin_25__PORT 4u
#define Pin_25__PS CYREG_PRT4_PS
#define Pin_25__SHIFT 2u
#define Pin_26__0__DM__MASK 0xE00u
#define Pin_26__0__DM__SHIFT 9u
#define Pin_26__0__DR CYREG_PRT4_DR
#define Pin_26__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Pin_26__0__HSIOM_MASK 0x0000F000u
#define Pin_26__0__HSIOM_SHIFT 12u
#define Pin_26__0__INTCFG CYREG_PRT4_INTCFG
#define Pin_26__0__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_26__0__MASK 0x08u
#define Pin_26__0__PC CYREG_PRT4_PC
#define Pin_26__0__PC2 CYREG_PRT4_PC2
#define Pin_26__0__PORT 4u
#define Pin_26__0__PS CYREG_PRT4_PS
#define Pin_26__0__SHIFT 3u
#define Pin_26__DR CYREG_PRT4_DR
#define Pin_26__INTCFG CYREG_PRT4_INTCFG
#define Pin_26__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_26__MASK 0x08u
#define Pin_26__PC CYREG_PRT4_PC
#define Pin_26__PC2 CYREG_PRT4_PC2
#define Pin_26__PORT 4u
#define Pin_26__PS CYREG_PRT4_PS
#define Pin_26__SHIFT 3u
#define Pin_27__0__DM__MASK 0x07u
#define Pin_27__0__DM__SHIFT 0u
#define Pin_27__0__DR CYREG_PRT0_DR
#define Pin_27__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_27__0__HSIOM_MASK 0x0000000Fu
#define Pin_27__0__HSIOM_SHIFT 0u
#define Pin_27__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_27__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_27__0__MASK 0x01u
#define Pin_27__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_27__0__OUT_SEL_SHIFT 0u
#define Pin_27__0__OUT_SEL_VAL 1u
#define Pin_27__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_27__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_27__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_27__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_27__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_27__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_27__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_27__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_27__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_27__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_27__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_27__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_27__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_27__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_27__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_27__0__PC CYREG_PRT0_PC
#define Pin_27__0__PC2 CYREG_PRT0_PC2
#define Pin_27__0__PORT 0u
#define Pin_27__0__PS CYREG_PRT0_PS
#define Pin_27__0__SHIFT 0u
#define Pin_27__DR CYREG_PRT0_DR
#define Pin_27__INTCFG CYREG_PRT0_INTCFG
#define Pin_27__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_27__MASK 0x01u
#define Pin_27__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_27__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_27__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_27__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_27__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_27__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_27__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_27__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_27__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_27__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_27__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_27__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_27__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_27__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_27__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_27__PC CYREG_PRT0_PC
#define Pin_27__PC2 CYREG_PRT0_PC2
#define Pin_27__PORT 0u
#define Pin_27__PS CYREG_PRT0_PS
#define Pin_27__SHIFT 0u
#define Pin_28__0__DM__MASK 0x38u
#define Pin_28__0__DM__SHIFT 3u
#define Pin_28__0__DR CYREG_PRT0_DR
#define Pin_28__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_28__0__HSIOM_MASK 0x000000F0u
#define Pin_28__0__HSIOM_SHIFT 4u
#define Pin_28__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_28__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_28__0__MASK 0x02u
#define Pin_28__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_28__0__OUT_SEL_SHIFT 2u
#define Pin_28__0__OUT_SEL_VAL 1u
#define Pin_28__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_28__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_28__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_28__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_28__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_28__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_28__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_28__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_28__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_28__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_28__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_28__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_28__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_28__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_28__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_28__0__PC CYREG_PRT0_PC
#define Pin_28__0__PC2 CYREG_PRT0_PC2
#define Pin_28__0__PORT 0u
#define Pin_28__0__PS CYREG_PRT0_PS
#define Pin_28__0__SHIFT 1u
#define Pin_28__DR CYREG_PRT0_DR
#define Pin_28__INTCFG CYREG_PRT0_INTCFG
#define Pin_28__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_28__MASK 0x02u
#define Pin_28__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_28__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_28__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_28__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_28__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_28__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_28__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_28__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_28__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_28__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_28__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_28__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_28__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_28__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_28__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_28__PC CYREG_PRT0_PC
#define Pin_28__PC2 CYREG_PRT0_PC2
#define Pin_28__PORT 0u
#define Pin_28__PS CYREG_PRT0_PS
#define Pin_28__SHIFT 1u
#define Pin_29__0__DM__MASK 0x1C0u
#define Pin_29__0__DM__SHIFT 6u
#define Pin_29__0__DR CYREG_PRT0_DR
#define Pin_29__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_29__0__HSIOM_MASK 0x00000F00u
#define Pin_29__0__HSIOM_SHIFT 8u
#define Pin_29__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_29__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_29__0__MASK 0x04u
#define Pin_29__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_29__0__OUT_SEL_SHIFT 4u
#define Pin_29__0__OUT_SEL_VAL 1u
#define Pin_29__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_29__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_29__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_29__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_29__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_29__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_29__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_29__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_29__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_29__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_29__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_29__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_29__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_29__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_29__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_29__0__PC CYREG_PRT0_PC
#define Pin_29__0__PC2 CYREG_PRT0_PC2
#define Pin_29__0__PORT 0u
#define Pin_29__0__PS CYREG_PRT0_PS
#define Pin_29__0__SHIFT 2u
#define Pin_29__DR CYREG_PRT0_DR
#define Pin_29__INTCFG CYREG_PRT0_INTCFG
#define Pin_29__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_29__MASK 0x04u
#define Pin_29__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_29__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_29__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_29__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_29__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_29__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_29__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_29__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_29__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_29__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_29__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_29__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_29__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_29__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_29__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_29__PC CYREG_PRT0_PC
#define Pin_29__PC2 CYREG_PRT0_PC2
#define Pin_29__PORT 0u
#define Pin_29__PS CYREG_PRT0_PS
#define Pin_29__SHIFT 2u

/* Pin_3 */
#define Pin_3__0__DM__MASK 0x1C0u
#define Pin_3__0__DM__SHIFT 6u
#define Pin_3__0__DR CYREG_PRT1_DR
#define Pin_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_3__0__HSIOM_MASK 0x00000F00u
#define Pin_3__0__HSIOM_SHIFT 8u
#define Pin_3__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_3__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_3__0__MASK 0x04u
#define Pin_3__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_3__0__OUT_SEL_SHIFT 4u
#define Pin_3__0__OUT_SEL_VAL 2u
#define Pin_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_3__0__PC CYREG_PRT1_PC
#define Pin_3__0__PC2 CYREG_PRT1_PC2
#define Pin_3__0__PORT 1u
#define Pin_3__0__PS CYREG_PRT1_PS
#define Pin_3__0__SHIFT 2u
#define Pin_3__DR CYREG_PRT1_DR
#define Pin_3__INTCFG CYREG_PRT1_INTCFG
#define Pin_3__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_3__MASK 0x04u
#define Pin_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_3__PC CYREG_PRT1_PC
#define Pin_3__PC2 CYREG_PRT1_PC2
#define Pin_3__PORT 1u
#define Pin_3__PS CYREG_PRT1_PS
#define Pin_3__SHIFT 2u
#define Pin_30__0__DM__MASK 0xE00u
#define Pin_30__0__DM__SHIFT 9u
#define Pin_30__0__DR CYREG_PRT0_DR
#define Pin_30__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_30__0__HSIOM_MASK 0x0000F000u
#define Pin_30__0__HSIOM_SHIFT 12u
#define Pin_30__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_30__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_30__0__MASK 0x08u
#define Pin_30__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_30__0__OUT_SEL_SHIFT 6u
#define Pin_30__0__OUT_SEL_VAL 1u
#define Pin_30__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_30__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_30__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_30__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_30__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_30__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_30__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_30__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_30__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_30__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_30__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_30__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_30__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_30__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_30__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_30__0__PC CYREG_PRT0_PC
#define Pin_30__0__PC2 CYREG_PRT0_PC2
#define Pin_30__0__PORT 0u
#define Pin_30__0__PS CYREG_PRT0_PS
#define Pin_30__0__SHIFT 3u
#define Pin_30__DR CYREG_PRT0_DR
#define Pin_30__INTCFG CYREG_PRT0_INTCFG
#define Pin_30__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_30__MASK 0x08u
#define Pin_30__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_30__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_30__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_30__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_30__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_30__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_30__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_30__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_30__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_30__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_30__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_30__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_30__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_30__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_30__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_30__PC CYREG_PRT0_PC
#define Pin_30__PC2 CYREG_PRT0_PC2
#define Pin_30__PORT 0u
#define Pin_30__PS CYREG_PRT0_PS
#define Pin_30__SHIFT 3u
#define Pin_31__0__DM__MASK 0x7000u
#define Pin_31__0__DM__SHIFT 12u
#define Pin_31__0__DR CYREG_PRT0_DR
#define Pin_31__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_31__0__HSIOM_MASK 0x000F0000u
#define Pin_31__0__HSIOM_SHIFT 16u
#define Pin_31__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_31__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_31__0__MASK 0x10u
#define Pin_31__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_31__0__OUT_SEL_SHIFT 8u
#define Pin_31__0__OUT_SEL_VAL 3u
#define Pin_31__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_31__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_31__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_31__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_31__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_31__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_31__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_31__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_31__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_31__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_31__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_31__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_31__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_31__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_31__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_31__0__PC CYREG_PRT0_PC
#define Pin_31__0__PC2 CYREG_PRT0_PC2
#define Pin_31__0__PORT 0u
#define Pin_31__0__PS CYREG_PRT0_PS
#define Pin_31__0__SHIFT 4u
#define Pin_31__DR CYREG_PRT0_DR
#define Pin_31__INTCFG CYREG_PRT0_INTCFG
#define Pin_31__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_31__MASK 0x10u
#define Pin_31__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_31__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_31__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_31__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_31__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_31__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_31__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_31__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_31__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_31__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_31__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_31__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_31__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_31__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_31__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_31__PC CYREG_PRT0_PC
#define Pin_31__PC2 CYREG_PRT0_PC2
#define Pin_31__PORT 0u
#define Pin_31__PS CYREG_PRT0_PS
#define Pin_31__SHIFT 4u
#define Pin_32__0__DM__MASK 0x38000u
#define Pin_32__0__DM__SHIFT 15u
#define Pin_32__0__DR CYREG_PRT0_DR
#define Pin_32__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_32__0__HSIOM_MASK 0x00F00000u
#define Pin_32__0__HSIOM_SHIFT 20u
#define Pin_32__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_32__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_32__0__MASK 0x20u
#define Pin_32__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_32__0__OUT_SEL_SHIFT 10u
#define Pin_32__0__OUT_SEL_VAL 3u
#define Pin_32__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_32__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_32__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_32__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_32__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_32__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_32__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_32__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_32__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_32__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_32__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_32__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_32__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_32__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_32__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_32__0__PC CYREG_PRT0_PC
#define Pin_32__0__PC2 CYREG_PRT0_PC2
#define Pin_32__0__PORT 0u
#define Pin_32__0__PS CYREG_PRT0_PS
#define Pin_32__0__SHIFT 5u
#define Pin_32__DR CYREG_PRT0_DR
#define Pin_32__INTCFG CYREG_PRT0_INTCFG
#define Pin_32__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_32__MASK 0x20u
#define Pin_32__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_32__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_32__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_32__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_32__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_32__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_32__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_32__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_32__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_32__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_32__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_32__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_32__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_32__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_32__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_32__PC CYREG_PRT0_PC
#define Pin_32__PC2 CYREG_PRT0_PC2
#define Pin_32__PORT 0u
#define Pin_32__PS CYREG_PRT0_PS
#define Pin_32__SHIFT 5u
#define Pin_33__0__DM__MASK 0x1C0000u
#define Pin_33__0__DM__SHIFT 18u
#define Pin_33__0__DR CYREG_PRT0_DR
#define Pin_33__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_33__0__HSIOM_MASK 0x0F000000u
#define Pin_33__0__HSIOM_SHIFT 24u
#define Pin_33__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_33__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_33__0__MASK 0x40u
#define Pin_33__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_33__0__OUT_SEL_SHIFT 12u
#define Pin_33__0__OUT_SEL_VAL 3u
#define Pin_33__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_33__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_33__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_33__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_33__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_33__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_33__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_33__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_33__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_33__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_33__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_33__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_33__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_33__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_33__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_33__0__PC CYREG_PRT0_PC
#define Pin_33__0__PC2 CYREG_PRT0_PC2
#define Pin_33__0__PORT 0u
#define Pin_33__0__PS CYREG_PRT0_PS
#define Pin_33__0__SHIFT 6u
#define Pin_33__DR CYREG_PRT0_DR
#define Pin_33__INTCFG CYREG_PRT0_INTCFG
#define Pin_33__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_33__MASK 0x40u
#define Pin_33__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_33__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_33__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_33__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_33__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_33__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_33__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_33__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_33__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_33__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_33__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_33__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_33__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_33__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_33__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_33__PC CYREG_PRT0_PC
#define Pin_33__PC2 CYREG_PRT0_PC2
#define Pin_33__PORT 0u
#define Pin_33__PS CYREG_PRT0_PS
#define Pin_33__SHIFT 6u
#define Pin_34__0__DM__MASK 0xE00000u
#define Pin_34__0__DM__SHIFT 21u
#define Pin_34__0__DR CYREG_PRT0_DR
#define Pin_34__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_34__0__HSIOM_MASK 0xF0000000u
#define Pin_34__0__HSIOM_SHIFT 28u
#define Pin_34__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_34__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_34__0__MASK 0x80u
#define Pin_34__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_34__0__OUT_SEL_SHIFT 14u
#define Pin_34__0__OUT_SEL_VAL 3u
#define Pin_34__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_34__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_34__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_34__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_34__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_34__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_34__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_34__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_34__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_34__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_34__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_34__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_34__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_34__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_34__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_34__0__PC CYREG_PRT0_PC
#define Pin_34__0__PC2 CYREG_PRT0_PC2
#define Pin_34__0__PORT 0u
#define Pin_34__0__PS CYREG_PRT0_PS
#define Pin_34__0__SHIFT 7u
#define Pin_34__DR CYREG_PRT0_DR
#define Pin_34__INTCFG CYREG_PRT0_INTCFG
#define Pin_34__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_34__MASK 0x80u
#define Pin_34__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_34__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_34__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_34__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_34__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_34__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_34__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_34__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_34__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_34__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_34__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_34__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_34__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_34__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_34__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_34__PC CYREG_PRT0_PC
#define Pin_34__PC2 CYREG_PRT0_PC2
#define Pin_34__PORT 0u
#define Pin_34__PS CYREG_PRT0_PS
#define Pin_34__SHIFT 7u

/* Pin_4 */
#define Pin_4__0__DM__MASK 0xE00u
#define Pin_4__0__DM__SHIFT 9u
#define Pin_4__0__DR CYREG_PRT1_DR
#define Pin_4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_4__0__HSIOM_MASK 0x0000F000u
#define Pin_4__0__HSIOM_SHIFT 12u
#define Pin_4__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_4__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_4__0__MASK 0x08u
#define Pin_4__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_4__0__OUT_SEL_SHIFT 6u
#define Pin_4__0__OUT_SEL_VAL 2u
#define Pin_4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_4__0__PC CYREG_PRT1_PC
#define Pin_4__0__PC2 CYREG_PRT1_PC2
#define Pin_4__0__PORT 1u
#define Pin_4__0__PS CYREG_PRT1_PS
#define Pin_4__0__SHIFT 3u
#define Pin_4__DR CYREG_PRT1_DR
#define Pin_4__INTCFG CYREG_PRT1_INTCFG
#define Pin_4__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_4__MASK 0x08u
#define Pin_4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_4__PC CYREG_PRT1_PC
#define Pin_4__PC2 CYREG_PRT1_PC2
#define Pin_4__PORT 1u
#define Pin_4__PS CYREG_PRT1_PS
#define Pin_4__SHIFT 3u

/* Pin_5 */
#define Pin_5__0__DM__MASK 0x7000u
#define Pin_5__0__DM__SHIFT 12u
#define Pin_5__0__DR CYREG_PRT1_DR
#define Pin_5__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_5__0__HSIOM_MASK 0x000F0000u
#define Pin_5__0__HSIOM_SHIFT 16u
#define Pin_5__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_5__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_5__0__MASK 0x10u
#define Pin_5__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_5__0__OUT_SEL_SHIFT 8u
#define Pin_5__0__OUT_SEL_VAL 2u
#define Pin_5__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_5__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_5__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_5__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_5__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_5__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_5__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_5__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_5__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_5__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_5__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_5__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_5__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_5__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_5__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_5__0__PC CYREG_PRT1_PC
#define Pin_5__0__PC2 CYREG_PRT1_PC2
#define Pin_5__0__PORT 1u
#define Pin_5__0__PS CYREG_PRT1_PS
#define Pin_5__0__SHIFT 4u
#define Pin_5__DR CYREG_PRT1_DR
#define Pin_5__INTCFG CYREG_PRT1_INTCFG
#define Pin_5__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_5__MASK 0x10u
#define Pin_5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_5__PC CYREG_PRT1_PC
#define Pin_5__PC2 CYREG_PRT1_PC2
#define Pin_5__PORT 1u
#define Pin_5__PS CYREG_PRT1_PS
#define Pin_5__SHIFT 4u

/* Pin_6 */
#define Pin_6__0__DM__MASK 0x38000u
#define Pin_6__0__DM__SHIFT 15u
#define Pin_6__0__DR CYREG_PRT1_DR
#define Pin_6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_6__0__HSIOM_MASK 0x00F00000u
#define Pin_6__0__HSIOM_SHIFT 20u
#define Pin_6__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_6__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_6__0__MASK 0x20u
#define Pin_6__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_6__0__OUT_SEL_SHIFT 10u
#define Pin_6__0__OUT_SEL_VAL 2u
#define Pin_6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_6__0__PC CYREG_PRT1_PC
#define Pin_6__0__PC2 CYREG_PRT1_PC2
#define Pin_6__0__PORT 1u
#define Pin_6__0__PS CYREG_PRT1_PS
#define Pin_6__0__SHIFT 5u
#define Pin_6__DR CYREG_PRT1_DR
#define Pin_6__INTCFG CYREG_PRT1_INTCFG
#define Pin_6__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_6__MASK 0x20u
#define Pin_6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_6__PC CYREG_PRT1_PC
#define Pin_6__PC2 CYREG_PRT1_PC2
#define Pin_6__PORT 1u
#define Pin_6__PS CYREG_PRT1_PS
#define Pin_6__SHIFT 5u

/* Pin_7 */
#define Pin_7__0__DM__MASK 0x1C0000u
#define Pin_7__0__DM__SHIFT 18u
#define Pin_7__0__DR CYREG_PRT1_DR
#define Pin_7__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_7__0__HSIOM_MASK 0x0F000000u
#define Pin_7__0__HSIOM_SHIFT 24u
#define Pin_7__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_7__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_7__0__MASK 0x40u
#define Pin_7__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_7__0__OUT_SEL_SHIFT 12u
#define Pin_7__0__OUT_SEL_VAL 2u
#define Pin_7__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_7__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_7__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_7__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_7__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_7__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_7__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_7__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_7__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_7__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_7__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_7__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_7__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_7__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_7__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_7__0__PC CYREG_PRT1_PC
#define Pin_7__0__PC2 CYREG_PRT1_PC2
#define Pin_7__0__PORT 1u
#define Pin_7__0__PS CYREG_PRT1_PS
#define Pin_7__0__SHIFT 6u
#define Pin_7__DR CYREG_PRT1_DR
#define Pin_7__INTCFG CYREG_PRT1_INTCFG
#define Pin_7__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_7__MASK 0x40u
#define Pin_7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_7__PC CYREG_PRT1_PC
#define Pin_7__PC2 CYREG_PRT1_PC2
#define Pin_7__PORT 1u
#define Pin_7__PS CYREG_PRT1_PS
#define Pin_7__SHIFT 6u

/* Pin_8 */
#define Pin_8__0__DM__MASK 0xE00000u
#define Pin_8__0__DM__SHIFT 21u
#define Pin_8__0__DR CYREG_PRT1_DR
#define Pin_8__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_8__0__HSIOM_MASK 0xF0000000u
#define Pin_8__0__HSIOM_SHIFT 28u
#define Pin_8__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_8__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_8__0__MASK 0x80u
#define Pin_8__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_8__0__OUT_SEL_SHIFT 14u
#define Pin_8__0__OUT_SEL_VAL 2u
#define Pin_8__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_8__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_8__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_8__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_8__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_8__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_8__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_8__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_8__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_8__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_8__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_8__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_8__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_8__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_8__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_8__0__PC CYREG_PRT1_PC
#define Pin_8__0__PC2 CYREG_PRT1_PC2
#define Pin_8__0__PORT 1u
#define Pin_8__0__PS CYREG_PRT1_PS
#define Pin_8__0__SHIFT 7u
#define Pin_8__DR CYREG_PRT1_DR
#define Pin_8__INTCFG CYREG_PRT1_INTCFG
#define Pin_8__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_8__MASK 0x80u
#define Pin_8__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_8__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_8__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_8__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_8__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_8__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_8__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_8__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_8__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_8__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_8__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_8__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_8__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_8__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_8__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_8__PC CYREG_PRT1_PC
#define Pin_8__PC2 CYREG_PRT1_PC2
#define Pin_8__PORT 1u
#define Pin_8__PS CYREG_PRT1_PS
#define Pin_8__SHIFT 7u

/* Pin_9 */
#define Pin_9__0__DM__MASK 0x07u
#define Pin_9__0__DM__SHIFT 0u
#define Pin_9__0__DR CYREG_PRT2_DR
#define Pin_9__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_9__0__HSIOM_MASK 0x0000000Fu
#define Pin_9__0__HSIOM_SHIFT 0u
#define Pin_9__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_9__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_9__0__MASK 0x01u
#define Pin_9__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_9__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_9__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_9__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_9__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_9__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_9__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_9__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_9__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_9__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_9__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_9__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_9__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_9__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_9__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_9__0__PC CYREG_PRT2_PC
#define Pin_9__0__PC2 CYREG_PRT2_PC2
#define Pin_9__0__PORT 2u
#define Pin_9__0__PS CYREG_PRT2_PS
#define Pin_9__0__SHIFT 0u
#define Pin_9__DR CYREG_PRT2_DR
#define Pin_9__INTCFG CYREG_PRT2_INTCFG
#define Pin_9__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_9__MASK 0x01u
#define Pin_9__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_9__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_9__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_9__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_9__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_9__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_9__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_9__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_9__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_9__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_9__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_9__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_9__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_9__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_9__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_9__PC CYREG_PRT2_PC
#define Pin_9__PC2 CYREG_PRT2_PC2
#define Pin_9__PORT 2u
#define Pin_9__PS CYREG_PRT2_PS
#define Pin_9__SHIFT 0u

/* Miscellaneous */
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04D81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
