;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 3/21/2024 4:26:38 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x00000004091C  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x0008FA  	2298
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x091C	0x2092CF  	MOV	#2348, W15
0x091E	0x247FF0  	MOV	#18431, W0
0x0920	0xB7A020  	MOV	WREG, SPLIM
0x0922	0x200010  	MOV	#1, W0
0x0924	0xB7A034  	MOV	WREG, PSVPAG
0x0926	0x200040  	MOV	#4, W0
0x0928	0xB72044  	IOR	CORCON
0x092A	0x00000002094E  	CALL	2382
;modbusNewTry.c,9 :: 		void main()
;modbusNewTry.c,12 :: 		rs485Init();
0x092E	0x07FE36  	RCALL	_rs485Init
;modbusNewTry.c,13 :: 		giris_port_coklayici();   //Panel giris datalari icin entegre aktif edildi.
0x0930	0x07FE62  	RCALL	_giris_port_coklayici
;modbusNewTry.c,14 :: 		cikis_port_coklayici();   //Panel cikis datalari icin entegre aktif edildi.
0x0932	0x07FF53  	RCALL	_cikis_port_coklayici
;modbusNewTry.c,15 :: 		asm CLRWDT;
0x0934	0xFE6000  	CLRWDT
;modbusNewTry.c,16 :: 		Delay_ms(100);
0x0936	0x200038  	MOV	#3, W8
0x0938	0x208D57  	MOV	#2261, W7
L_main0:
0x093A	0xED200E  	DEC	W7
0x093C	0x3AFFFE  	BRA NZ	L_main0
0x093E	0xED2010  	DEC	W8
0x0940	0x3AFFFC  	BRA NZ	L_main0
;modbusNewTry.c,17 :: 		joystick_init();
0x0942	0x07FFC3  	RCALL	_joystick_init
;modbusNewTry.c,19 :: 		while(1)
L_main2:
;modbusNewTry.c,21 :: 		asm CLRWDT;
0x0944	0xFE6000  	CLRWDT
;modbusNewTry.c,23 :: 		butonBilgi();
0x0946	0x07FF85  	RCALL	_butonBilgi
;modbusNewTry.c,24 :: 		rs485DataGonder();   //Sorgu geldikce YIKK datalari yorumlanip ekrana aktariliyor.
0x0948	0x07FDFE  	RCALL	_rs485DataGonder
;modbusNewTry.c,27 :: 		}
0x094A	0x37FFFC  	BRA	L_main2
;modbusNewTry.c,28 :: 		}
L_end_main:
L__main_end_loop:
0x094C	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_rs485Init:
;uygulama.c,117 :: 		void rs485Init()
;uygulama.c,119 :: 		rs_485_RX_direction=1;
0x059C	0x781F8A  	PUSH	W10
0x059E	0x781F8B  	PUSH	W11
0x05A0	0x781F8C  	PUSH	W12
0x05A2	0x781F8D  	PUSH	W13
0x05A4	0xA822F1  	BSET	rs_485_RX_direction, BitPos(rs_485_RX_direction+0)
;uygulama.c,120 :: 		rs_485_rxtx_pin_direction=0;
0x05A6	0xA902F1  	BCLR	rs_485_rxtx_pin_direction, BitPos(rs_485_rxtx_pin_direction+0)
;uygulama.c,121 :: 		rs_485_TX_direction=0;
0x05A8	0xA9E2F0  	BCLR	rs_485_TX_direction, BitPos(rs_485_TX_direction+0)
;uygulama.c,124 :: 		oscconbits.IOLOCK=0; //unlock
0x05AA	0xA9C742  	BCLR	OSCCONbits, #6
;uygulama.c,125 :: 		RPINR19bits.U2RXR=27; //uart2 I RP27
0x05AC	0xB3C1B0  	MOV.B	#27, W0
0x05AE	0x784080  	MOV.B	W0, W1
0x05B0	0x206A60  	MOV	#lo_addr(RPINR19bits), W0
0x05B2	0x68C090  	XOR.B	W1, [W0], W1
0x05B4	0xB3C3F0  	MOV.B	#63, W0
0x05B6	0x60C080  	AND.B	W1, W0, W1
0x05B8	0x206A60  	MOV	#lo_addr(RPINR19bits), W0
0x05BA	0x68C090  	XOR.B	W1, [W0], W1
0x05BC	0x206A60  	MOV	#lo_addr(RPINR19bits), W0
0x05BE	0x784801  	MOV.B	W1, [W0]
;uygulama.c,126 :: 		RPOR13bits.RP26R=5;   //uart2 O RP26
0x05C0	0xB3C050  	MOV.B	#5, W0
0x05C2	0x784080  	MOV.B	W0, W1
0x05C4	0x206DA0  	MOV	#lo_addr(RPOR13bits), W0
0x05C6	0x68C090  	XOR.B	W1, [W0], W1
0x05C8	0xB3C3F0  	MOV.B	#63, W0
0x05CA	0x60C080  	AND.B	W1, W0, W1
0x05CC	0x206DA0  	MOV	#lo_addr(RPOR13bits), W0
0x05CE	0x68C090  	XOR.B	W1, [W0], W1
0x05D0	0x206DA0  	MOV	#lo_addr(RPOR13bits), W0
0x05D2	0x784801  	MOV.B	W1, [W0]
;uygulama.c,127 :: 		UART2_Init(19200);    //uart baud rate ayarlandi gercekte 19200
0x05D4	0x24B00A  	MOV	#19200, W10
0x05D6	0x20000B  	MOV	#0, W11
0x05D8	0x07FF19  	RCALL	_UART2_Init
;uygulama.c,132 :: 		UART_Set_Active(&UART2_Read, &UART2_Write, &UART2_Data_Ready, &UART2_Tx_Idle);
0x05DA	0x2FFFFD  	MOV	#lo_addr(_UART2_Tx_Idle), W13
0x05DC	0x2FFFFC  	MOV	#lo_addr(_UART2_Data_Ready), W12
0x05DE	0x202BCB  	MOV	#lo_addr(_UART2_Write), W11
0x05E0	0x2FFFFA  	MOV	#lo_addr(_UART2_Read), W10
0x05E2	0x07FF0D  	RCALL	_UART_Set_Active
;uygulama.c,134 :: 		U2STAbits.UTXEN = 1;   //enable transmission
0x05E4	0xA84233  	BSET	U2STAbits, #10
;uygulama.c,135 :: 		IFS1bits.U2RXIF = 0;
0x05E6	0xA9C087  	BCLR	IFS1bits, #14
;uygulama.c,136 :: 		IEC1bits.U2RXIE = 1;   //enable U1RX interrupt
0x05E8	0xA8C097  	BSET	IEC1bits, #14
;uygulama.c,138 :: 		rs_485_rxtx_pin=0;
0x05EA	0xA902F5  	BCLR	rs_485_rxtx_pin, BitPos(rs_485_rxtx_pin+0)
;uygulama.c,139 :: 		}
L_end_rs485Init:
0x05EC	0x7806CF  	POP	W13
0x05EE	0x78064F  	POP	W12
0x05F0	0x7805CF  	POP	W11
0x05F2	0x78054F  	POP	W10
0x05F4	0x060000  	RETURN
; end of _rs485Init
_UART2_Init:
0x040C	0xFA0008  	LNK	#8
;__Lib_UART_1234_p24_p33.c,398 :: 		
;__Lib_UART_1234_p24_p33.c,401 :: 		
0x040E	0x202BC0  	MOV	#lo_addr(_UART2_Write), W0
0x0410	0x8840D0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,402 :: 		
0x0412	0x2FFFF0  	MOV	#lo_addr(_UART2_Read), W0
0x0414	0x8840F0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,403 :: 		
0x0416	0x2FFFF0  	MOV	#lo_addr(_UART2_Data_Ready), W0
0x0418	0x8840E0  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,404 :: 		
0x041A	0x2FFFF0  	MOV	#lo_addr(_UART2_Tx_Idle), W0
0x041C	0x8840C0  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,409 :: 		
0x041E	0xEF2230  	CLR	U2MODE
;__Lib_UART_1234_p24_p33.c,410 :: 		
0x0420	0x280000  	MOV	#32768, W0
0x0422	0xB7A232  	MOV	WREG, U2STA
;__Lib_UART_1234_p24_p33.c,414 :: 		
0x0424	0xA96230  	BCLR	U2MODE, #3
;__Lib_UART_1234_p24_p33.c,415 :: 		
0x0426	0x07FF6F  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0428	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,417 :: 		
0x042A	0x203E80  	MOV	#1000, W0
0x042C	0x200001  	MOV	#0, W1
0x042E	0x07FF14  	RCALL	__Multiply_32x32
0x0430	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,419 :: 		
0x0432	0x07FF6C  	RCALL	_Get_Fosc_Per_Cyc
0x0434	0xDE0041  	LSR	W0, #1, W0
0x0436	0x400064  	ADD	W0, #4, W0
0x0438	0x780080  	MOV	W0, W1
0x043A	0x470060  	ADD	W14, #0, W0
0x043C	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init178:
0x043E	0xE90081  	DEC	W1, W1
0x0440	0x350003  	BRA LT	L__UART2_Init179
0x0442	0xD01810  	SL	[W0], [W0++]
0x0444	0xD29010  	RLC	[W0], [W0--]
0x0446	0x37FFFB  	BRA	L__UART2_Init178
L__UART2_Init179:
;__Lib_UART_1234_p24_p33.c,421 :: 		
0x0448	0xBE9F82  	PUSH.D	W2
0x044A	0xBE9F8A  	PUSH.D	W10
0x044C	0xBE0002  	MOV.D	W2, W0
0x044E	0x90010E  	MOV	[W14+0], W2
0x0450	0x90019E  	MOV	[W14+2], W3
0x0452	0xEB0200  	CLR	W4
0x0454	0x07FED5  	RCALL	__Modulus_32x32
0x0456	0xBE054F  	POP.D	W10
0x0458	0xBE014F  	POP.D	W2
0x045A	0x980720  	MOV	W0, [W14+4]
0x045C	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,422 :: 		
0x045E	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0460	0xBE0002  	MOV.D	W2, W0
0x0462	0x90010E  	MOV	[W14+0], W2
0x0464	0x90019E  	MOV	[W14+2], W3
0x0466	0xEB0200  	CLR	W4
0x0468	0x07FF00  	RCALL	__Divide_32x32
0x046A	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x046C	0x780180  	MOV	W0, W3
0x046E	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,424 :: 		
0x0470	0x470060  	ADD	W14, #0, W0
0x0472	0xD10150  	LSR	[++W0], W2
0x0474	0xD380C0  	RRC	[--W0], W1
0x0476	0x470064  	ADD	W14, #4, W0
0x0478	0xE10830  	CP	W1, [W0++]
0x047A	0xE19020  	CPB	W2, [W0--]
0x047C	0x310007  	BRA GEU	L__UART2_Init116
L__UART2_Init180:
;__Lib_UART_1234_p24_p33.c,425 :: 		
0x047E	0x418061  	ADD	W3, #1, W0
0x0480	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0482	0x780280  	MOV	W0, W5
0x0484	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0486	0x780105  	MOV	W5, W2
0x0488	0x780186  	MOV	W6, W3
0x048A	0x370002  	BRA	L_UART2_Init38
L__UART2_Init116:
;__Lib_UART_1234_p24_p33.c,424 :: 		
0x048C	0x780103  	MOV	W3, W2
0x048E	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,425 :: 		
L_UART2_Init38:
;__Lib_UART_1234_p24_p33.c,428 :: 		
; tmp start address is: 4 (W2)
0x0490	0x718002  	IOR	W3, W2, W0
0x0492	0x3A0033  	BRA NZ	L__UART2_Init118
L__UART2_Init181:
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,430 :: 		
0x0494	0x07FF38  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0496	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,432 :: 		
0x0498	0x203E80  	MOV	#1000, W0
0x049A	0x200001  	MOV	#0, W1
0x049C	0x07FEDD  	RCALL	__Multiply_32x32
0x049E	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,434 :: 		
0x04A0	0x07FF35  	RCALL	_Get_Fosc_Per_Cyc
0x04A2	0xDE0041  	LSR	W0, #1, W0
0x04A4	0xECA000  	INC2	W0
0x04A6	0x780080  	MOV	W0, W1
0x04A8	0x470060  	ADD	W14, #0, W0
0x04AA	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init182:
0x04AC	0xE90081  	DEC	W1, W1
0x04AE	0x350003  	BRA LT	L__UART2_Init183
0x04B0	0xD01810  	SL	[W0], [W0++]
0x04B2	0xD29010  	RLC	[W0], [W0--]
0x04B4	0x37FFFB  	BRA	L__UART2_Init182
L__UART2_Init183:
;__Lib_UART_1234_p24_p33.c,436 :: 		
0x04B6	0xBE9F82  	PUSH.D	W2
0x04B8	0xBE0002  	MOV.D	W2, W0
0x04BA	0x90010E  	MOV	[W14+0], W2
0x04BC	0x90019E  	MOV	[W14+2], W3
0x04BE	0xEB0200  	CLR	W4
0x04C0	0x07FE9F  	RCALL	__Modulus_32x32
0x04C2	0xBE014F  	POP.D	W2
0x04C4	0x980720  	MOV	W0, [W14+4]
0x04C6	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,437 :: 		
0x04C8	0xBE0002  	MOV.D	W2, W0
0x04CA	0x90010E  	MOV	[W14+0], W2
0x04CC	0x90019E  	MOV	[W14+2], W3
0x04CE	0xEB0200  	CLR	W4
0x04D0	0x07FECC  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x04D2	0x780180  	MOV	W0, W3
0x04D4	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,439 :: 		
0x04D6	0x470060  	ADD	W14, #0, W0
0x04D8	0xD10150  	LSR	[++W0], W2
0x04DA	0xD380C0  	RRC	[--W0], W1
0x04DC	0x470064  	ADD	W14, #4, W0
0x04DE	0xE10830  	CP	W1, [W0++]
0x04E0	0xE19020  	CPB	W2, [W0--]
0x04E2	0x310007  	BRA GEU	L__UART2_Init117
L__UART2_Init184:
;__Lib_UART_1234_p24_p33.c,440 :: 		
0x04E4	0x418061  	ADD	W3, #1, W0
0x04E6	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x04E8	0x780280  	MOV	W0, W5
0x04EA	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x04EC	0x780105  	MOV	W5, W2
0x04EE	0x780186  	MOV	W6, W3
0x04F0	0x370002  	BRA	L_UART2_Init40
L__UART2_Init117:
;__Lib_UART_1234_p24_p33.c,439 :: 		
0x04F2	0x780103  	MOV	W3, W2
0x04F4	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,440 :: 		
L_UART2_Init40:
;__Lib_UART_1234_p24_p33.c,442 :: 		
; tmp start address is: 4 (W2)
0x04F6	0xA86230  	BSET	U2MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,443 :: 		
0x04F8	0x370000  	BRA	L_UART2_Init39
L__UART2_Init118:
;__Lib_UART_1234_p24_p33.c,428 :: 		
;__Lib_UART_1234_p24_p33.c,443 :: 		
L_UART2_Init39:
;__Lib_UART_1234_p24_p33.c,445 :: 		
; tmp start address is: 4 (W2)
0x04FA	0x510061  	SUB	W2, #1, W0
0x04FC	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x04FE	0x8811C0  	MOV	W0, U2BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,448 :: 		
0x0500	0xA92232  	BCLR	U2STA, #1
;__Lib_UART_1234_p24_p33.c,450 :: 		
0x0502	0xA8E231  	BSET	U2MODE, #15
;__Lib_UART_1234_p24_p33.c,451 :: 		
0x0504	0xA84233  	BSET	U2STA, #10
;__Lib_UART_1234_p24_p33.c,453 :: 		
0x0506	0x07FEF8  	RCALL	_Delay_100ms
0x0508	0x07FEF7  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,455 :: 		
L_end_UART2_Init:
0x050A	0xFA8000  	ULNK
0x050C	0x060000  	RETURN
; end of _UART2_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x0306	0x21F400  	MOV	#8000, W0
0x0308	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x030A	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x030C	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x030E	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x02F8	0x200038  	MOV	#3, W8
0x02FA	0x208D57  	MOV	#2261, W7
L_Delay_100ms31:
0x02FC	0xED200E  	DEC	W7
0x02FE	0x3AFFFE  	BRA NZ	L_Delay_100ms31
0x0300	0xED2010  	DEC	W8
0x0302	0x3AFFFC  	BRA NZ	L_Delay_100ms31
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x0304	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0258	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x025A	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x025C	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x025E	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0260	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x0262	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x0264	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x0266	0xFA8000  	ULNK
0x0268	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0200	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0202	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0204	0x000000040254  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0208	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x020A	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x020C	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x020E	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0210	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0212	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0214	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0216	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x0218	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x021A	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x021C	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x021E	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0220	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0222	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0224	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0226	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x0228	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x022A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x022C	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x022E	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0230	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x0232	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0234	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x0236	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x0238	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x023A	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x023C	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x023E	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x0240	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x0242	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x0244	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x0246	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x0248	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x024A	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x024C	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x024E	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x0250	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0252	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0254	0xFA8000  	ULNK
0x0256	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x026A	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x026C	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x026E	0x0000000402B8  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0272	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0274	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0276	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x0278	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x027A	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x027C	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x027E	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0280	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0282	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x0284	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x0286	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x0288	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x028A	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x028C	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x028E	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0290	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0292	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x0294	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x0296	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x0298	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x029A	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x029C	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x029E	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x02A0	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x02A2	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x02A4	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x02A6	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x02A8	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x02AA	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x02AC	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x02AE	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x02B0	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x02B2	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x02B4	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x02B6	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x02B8	0xFA8000  	ULNK
0x02BA	0x060000  	RETURN
; end of __Divide_32x32
_UART_Set_Active:
0x03FE	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,1010 :: 		
;__Lib_UART_1234_p24_p33.c,1011 :: 		
0x0400	0x8840FA  	MOV	W10, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,1012 :: 		
0x0402	0x8840DB  	MOV	W11, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,1013 :: 		
0x0404	0x8840EC  	MOV	W12, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,1014 :: 		
0x0406	0x8840CD  	MOV	W13, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,1015 :: 		
L_end_UART_Set_Active:
0x0408	0xFA8000  	ULNK
0x040A	0x060000  	RETURN
; end of _UART_Set_Active
_giris_port_coklayici:
;Pebble_IO.c,62 :: 		void giris_port_coklayici()
;Pebble_IO.c,64 :: 		clock165();                        // Boþ Pin
0x05F6	0x781F8A  	PUSH	W10
0x05F8	0x781F8B  	PUSH	W11
0x05FA	0x07FF9B  	RCALL	_clock165
;Pebble_IO.c,65 :: 		clock165();                        // Boþ Pin
0x05FC	0x07FF9A  	RCALL	_clock165
;Pebble_IO.c,66 :: 		P2C26R67=qdata_165;clock165();     // Joystick-3 Aþaðý Kurtulma
0x05FE	0x208260  	MOV	#lo_addr(_P2C26R67), W0
0x0600	0xA05010  	BSET	[W0], BitPos(_P2C26R67+0)
0x0602	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0604	0xA15010  	BCLR	[W0], BitPos(_P2C26R67+0)
0x0606	0x07FF95  	RCALL	_clock165
;Pebble_IO.c,67 :: 		P2C25R66=qdata_165;clock165();     // Joystick-3 Yukarý Kurtulma
0x0608	0x208240  	MOV	#lo_addr(_P2C25R66), W0
0x060A	0xA06010  	BSET	[W0], BitPos(_P2C25R66+0)
0x060C	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x060E	0xA16010  	BCLR	[W0], BitPos(_P2C25R66+0)
0x0610	0x07FF90  	RCALL	_clock165
;Pebble_IO.c,68 :: 		P2C24R65=qdata_165;clock165();     // Joystick-2 Aþaðý Kurtulma
0x0612	0x208240  	MOV	#lo_addr(_P2C24R65), W0
0x0614	0xA05010  	BSET	[W0], BitPos(_P2C24R65+0)
0x0616	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0618	0xA15010  	BCLR	[W0], BitPos(_P2C24R65+0)
0x061A	0x07FF8B  	RCALL	_clock165
;Pebble_IO.c,69 :: 		P2C23R64=qdata_165;clock165();     // Joystick-2 Yukarý Kurtulma
0x061C	0x208240  	MOV	#lo_addr(_P2C23R64), W0
0x061E	0xA04010  	BSET	[W0], BitPos(_P2C23R64+0)
0x0620	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0622	0xA14010  	BCLR	[W0], BitPos(_P2C23R64+0)
0x0624	0x07FF86  	RCALL	_clock165
;Pebble_IO.c,70 :: 		P2C22R63=qdata_165;clock165();     // Joystick-1 Aþaðý Kurtulma
0x0626	0x208240  	MOV	#lo_addr(_P2C22R63), W0
0x0628	0xA01010  	BSET	[W0], BitPos(_P2C22R63+0)
0x062A	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x062C	0xA11010  	BCLR	[W0], BitPos(_P2C22R63+0)
0x062E	0x07FF81  	RCALL	_clock165
;Pebble_IO.c,71 :: 		P2C21R62=qdata_165;clock165();     // Joystick-1 Yukarý Kurtulma
0x0630	0x208240  	MOV	#lo_addr(_P2C21R62), W0
0x0632	0xA00010  	BSET	[W0], BitPos(_P2C21R62+0)
0x0634	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0636	0xA10010  	BCLR	[W0], BitPos(_P2C21R62+0)
0x0638	0x07FF7C  	RCALL	_clock165
;Pebble_IO.c,73 :: 		P3R25=qdata_165;clock165();        // Buton-1
0x063A	0x208240  	MOV	#lo_addr(_P3R25), W0
0x063C	0xA03010  	BSET	[W0], BitPos(_P3R25+0)
0x063E	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0640	0xA13010  	BCLR	[W0], BitPos(_P3R25+0)
0x0642	0x07FF77  	RCALL	_clock165
;Pebble_IO.c,74 :: 		P3R30=qdata_165;clock165();        // Buton-2
0x0644	0x208240  	MOV	#lo_addr(_P3R30), W0
0x0646	0xA02010  	BSET	[W0], BitPos(_P3R30+0)
0x0648	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x064A	0xA12010  	BCLR	[W0], BitPos(_P3R30+0)
0x064C	0x07FF72  	RCALL	_clock165
;Pebble_IO.c,75 :: 		P2C33R72=qdata_165;clock165();     // Joystick-6 Yukarý Kurtulma
0x064E	0x208240  	MOV	#lo_addr(_P2C33R72), W0
0x0650	0xA07010  	BSET	[W0], BitPos(_P2C33R72+0)
0x0652	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0654	0xA17010  	BCLR	[W0], BitPos(_P2C33R72+0)
0x0656	0x07FF6D  	RCALL	_clock165
;Pebble_IO.c,76 :: 		P2C34R73=qdata_165;clock165();     // Joystick-6 Aþaðý Kurtulma
0x0658	0x208240  	MOV	#lo_addr(_P2C34R73), W0
0x065A	0xA0E010  	BSET	[W0], BitPos(_P2C34R73+0)
0x065C	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x065E	0xA1E010  	BCLR	[W0], BitPos(_P2C34R73+0)
0x0660	0x07FF68  	RCALL	_clock165
;Pebble_IO.c,77 :: 		P2C31R70=qdata_165;clock165();     // Joystick-5 Yukarý Kurtulma
0x0662	0x208240  	MOV	#lo_addr(_P2C31R70), W0
0x0664	0xA0D010  	BSET	[W0], BitPos(_P2C31R70+0)
0x0666	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0668	0xA1D010  	BCLR	[W0], BitPos(_P2C31R70+0)
0x066A	0x07FF63  	RCALL	_clock165
;Pebble_IO.c,78 :: 		P2C32R71=qdata_165;clock165();     // Joystick-5 Aþaðý Kurtulma
0x066C	0x208260  	MOV	#lo_addr(_P2C32R71), W0
0x066E	0xA00010  	BSET	[W0], BitPos(_P2C32R71+0)
0x0670	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0672	0xA10010  	BCLR	[W0], BitPos(_P2C32R71+0)
0x0674	0x07FF5E  	RCALL	_clock165
;Pebble_IO.c,79 :: 		P2C29R68=qdata_165;clock165();     // Joystick-4 Yukarý Kurtulma
0x0676	0x208240  	MOV	#lo_addr(_P2C29R68), W0
0x0678	0xA0F010  	BSET	[W0], BitPos(_P2C29R68+0)
0x067A	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x067C	0xA1F010  	BCLR	[W0], BitPos(_P2C29R68+0)
0x067E	0x07FF59  	RCALL	_clock165
;Pebble_IO.c,80 :: 		P2C30R69=qdata_165;clock165();     // Joystick-4 Aþaðý Kurtulma
0x0680	0x208240  	MOV	#lo_addr(_P2C30R69), W0
0x0682	0xA0C010  	BSET	[W0], BitPos(_P2C30R69+0)
0x0684	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0686	0xA1C010  	BCLR	[W0], BitPos(_P2C30R69+0)
0x0688	0x07FF54  	RCALL	_clock165
;Pebble_IO.c,82 :: 		P3R26=qdata_165;clock165();        // Buton-6
0x068A	0x208240  	MOV	#lo_addr(_P3R26), W0
0x068C	0xA09010  	BSET	[W0], BitPos(_P3R26+0)
0x068E	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0690	0xA19010  	BCLR	[W0], BitPos(_P3R26+0)
0x0692	0x07FF4F  	RCALL	_clock165
;Pebble_IO.c,83 :: 		P3R46=qdata_165;clock165();        // Buton-5
0x0694	0x208240  	MOV	#lo_addr(_P3R46), W0
0x0696	0xA08010  	BSET	[W0], BitPos(_P3R46+0)
0x0698	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x069A	0xA18010  	BCLR	[W0], BitPos(_P3R46+0)
0x069C	0x07FF4A  	RCALL	_clock165
;Pebble_IO.c,84 :: 		P3R40=qdata_165;clock165();        // Buton-4
0x069E	0x208240  	MOV	#lo_addr(_P3R40), W0
0x06A0	0xA0B010  	BSET	[W0], BitPos(_P3R40+0)
0x06A2	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06A4	0xA1B010  	BCLR	[W0], BitPos(_P3R40+0)
0x06A6	0x07FF45  	RCALL	_clock165
;Pebble_IO.c,85 :: 		P3R35=qdata_165;clock165();        // Buton-3
0x06A8	0x208240  	MOV	#lo_addr(_P3R35), W0
0x06AA	0xA0A010  	BSET	[W0], BitPos(_P3R35+0)
0x06AC	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06AE	0xA1A010  	BCLR	[W0], BitPos(_P3R35+0)
0x06B0	0x07FF40  	RCALL	_clock165
;Pebble_IO.c,86 :: 		P3R31=qdata_165;clock165();        // Buton-7
0x06B2	0x208280  	MOV	#lo_addr(_P3R31), W0
0x06B4	0xA08010  	BSET	[W0], BitPos(_P3R31+0)
0x06B6	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06B8	0xA18010  	BCLR	[W0], BitPos(_P3R31+0)
0x06BA	0x07FF3B  	RCALL	_clock165
;Pebble_IO.c,87 :: 		P3R36=qdata_165;clock165();        // Buton-8
0x06BC	0x208280  	MOV	#lo_addr(_P3R36), W0
0x06BE	0xA07010  	BSET	[W0], BitPos(_P3R36+0)
0x06C0	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06C2	0xA17010  	BCLR	[W0], BitPos(_P3R36+0)
0x06C4	0x07FF36  	RCALL	_clock165
;Pebble_IO.c,88 :: 		P3R41=qdata_165;clock165();        // Buton-9
0x06C6	0x208280  	MOV	#lo_addr(_P3R41), W0
0x06C8	0xA0A010  	BSET	[W0], BitPos(_P3R41+0)
0x06CA	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06CC	0xA1A010  	BCLR	[W0], BitPos(_P3R41+0)
0x06CE	0x07FF31  	RCALL	_clock165
;Pebble_IO.c,89 :: 		P3R47=qdata_165;clock165();        // Buton-10
0x06D0	0x208280  	MOV	#lo_addr(_P3R47), W0
0x06D2	0xA09010  	BSET	[W0], BitPos(_P3R47+0)
0x06D4	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06D6	0xA19010  	BCLR	[W0], BitPos(_P3R47+0)
0x06D8	0x07FF2C  	RCALL	_clock165
;Pebble_IO.c,91 :: 		P1R17=qdata_165;clock165();        // Toggle-1
0x06DA	0x208280  	MOV	#lo_addr(_P1R17), W0
0x06DC	0xA06010  	BSET	[W0], BitPos(_P1R17+0)
0x06DE	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06E0	0xA16010  	BCLR	[W0], BitPos(_P1R17+0)
0x06E2	0x07FF27  	RCALL	_clock165
;Pebble_IO.c,92 :: 		P1R22=qdata_165;clock165();        // Toggle-2
0x06E4	0x208280  	MOV	#lo_addr(_P1R22), W0
0x06E6	0xA03010  	BSET	[W0], BitPos(_P1R22+0)
0x06E8	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06EA	0xA13010  	BCLR	[W0], BitPos(_P1R22+0)
0x06EC	0x07FF22  	RCALL	_clock165
;Pebble_IO.c,93 :: 		P3R57=qdata_165;clock165();        // Toggle-24
0x06EE	0x208280  	MOV	#lo_addr(_P3R57), W0
0x06F0	0xA02010  	BSET	[W0], BitPos(_P3R57+0)
0x06F2	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06F4	0xA12010  	BCLR	[W0], BitPos(_P3R57+0)
0x06F6	0x07FF1D  	RCALL	_clock165
;Pebble_IO.c,94 :: 		P3R51=qdata_165;clock165();        // Toggle-23
0x06F8	0x208280  	MOV	#lo_addr(_P3R51), W0
0x06FA	0xA05010  	BSET	[W0], BitPos(_P3R51+0)
0x06FC	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x06FE	0xA15010  	BCLR	[W0], BitPos(_P3R51+0)
0x0700	0x07FF18  	RCALL	_clock165
;Pebble_IO.c,95 :: 		P1R33=qdata_165;clock165();        // Toggle-12
0x0702	0x208280  	MOV	#lo_addr(_P1R33), W0
0x0704	0xA04010  	BSET	[W0], BitPos(_P1R33+0)
0x0706	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0708	0xA14010  	BCLR	[W0], BitPos(_P1R33+0)
0x070A	0x07FF13  	RCALL	_clock165
;Pebble_IO.c,96 :: 		P1R38=qdata_165;clock165();        // Toggle-13
0x070C	0x208280  	MOV	#lo_addr(_P1R38), W0
0x070E	0xA0B010  	BSET	[W0], BitPos(_P1R38+0)
0x0710	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0712	0xA1B010  	BCLR	[W0], BitPos(_P1R38+0)
0x0714	0x07FF0E  	RCALL	_clock165
;Pebble_IO.c,97 :: 		P1R43=qdata_165;clock165();        // Toggle-14
0x0716	0x2092A0  	MOV	#lo_addr(_P1R43), W0
0x0718	0xA02010  	BSET	[W0], BitPos(_P1R43+0)
0x071A	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x071C	0xA12010  	BCLR	[W0], BitPos(_P1R43+0)
0x071E	0x07FF09  	RCALL	_clock165
;Pebble_IO.c,98 :: 		P1R27=qdata_165;clock165();        // Toggle-3
0x0720	0x2092A0  	MOV	#lo_addr(_P1R27), W0
0x0722	0xA01010  	BSET	[W0], BitPos(_P1R27+0)
0x0724	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0726	0xA11010  	BCLR	[W0], BitPos(_P1R27+0)
0x0728	0x07FF04  	RCALL	_clock165
;Pebble_IO.c,100 :: 		P1R56=qdata_165;clock165();        // Toggle-16
0x072A	0x2092A0  	MOV	#lo_addr(_P1R56), W0
0x072C	0xA04010  	BSET	[W0], BitPos(_P1R56+0)
0x072E	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0730	0xA14010  	BCLR	[W0], BitPos(_P1R56+0)
0x0732	0x07FEFF  	RCALL	_clock165
;Pebble_IO.c,101 :: 		P1R37=qdata_165;clock165();        // Toggle-5
0x0734	0x2092A0  	MOV	#lo_addr(_P1R37), W0
0x0736	0xA03010  	BSET	[W0], BitPos(_P1R37+0)
0x0738	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x073A	0xA13010  	BCLR	[W0], BitPos(_P1R37+0)
0x073C	0x07FEFA  	RCALL	_clock165
;Pebble_IO.c,102 :: 		P1R50=qdata_165;clock165();        // Toggle-15
0x073E	0x2092A0  	MOV	#lo_addr(_P1R50), W0
0x0740	0xA00010  	BSET	[W0], BitPos(_P1R50+0)
0x0742	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0744	0xA10010  	BCLR	[W0], BitPos(_P1R50+0)
0x0746	0x07FEF5  	RCALL	_clock165
;Pebble_IO.c,103 :: 		P1R32=qdata_165;clock165();        // Toggle-4
0x0748	0x208280  	MOV	#lo_addr(_P1R32), W0
0x074A	0xA0D010  	BSET	[W0], BitPos(_P1R32+0)
0x074C	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x074E	0xA1D010  	BCLR	[W0], BitPos(_P1R32+0)
0x0750	0x07FEF0  	RCALL	_clock165
;Pebble_IO.c,104 :: 		P1R32=qdata_165;clock165();        // Toggle-18
0x0752	0x208280  	MOV	#lo_addr(_P1R32), W0
0x0754	0xA0D010  	BSET	[W0], BitPos(_P1R32+0)
0x0756	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0758	0xA1D010  	BCLR	[W0], BitPos(_P1R32+0)
0x075A	0x07FEEB  	RCALL	_clock165
;Pebble_IO.c,105 :: 		P1R49=qdata_165;clock165();        // Toggle-7
0x075C	0x208280  	MOV	#lo_addr(_P1R49), W0
0x075E	0xA0C010  	BSET	[W0], BitPos(_P1R49+0)
0x0760	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0762	0xA1C010  	BCLR	[W0], BitPos(_P1R49+0)
0x0764	0x07FEE6  	RCALL	_clock165
;Pebble_IO.c,106 :: 		P1R19=qdata_165;clock165();        // Toggle-17
0x0766	0x208280  	MOV	#lo_addr(_P1R19), W0
0x0768	0xA0F010  	BSET	[W0], BitPos(_P1R19+0)
0x076A	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x076C	0xA1F010  	BCLR	[W0], BitPos(_P1R19+0)
0x076E	0x07FEE1  	RCALL	_clock165
;Pebble_IO.c,107 :: 		P1R42=qdata_165;clock165();        // Toggle-6
0x0770	0x208280  	MOV	#lo_addr(_P1R42), W0
0x0772	0xA0E010  	BSET	[W0], BitPos(_P1R42+0)
0x0774	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0776	0xA1E010  	BCLR	[W0], BitPos(_P1R42+0)
0x0778	0x07FEDC  	RCALL	_clock165
;Pebble_IO.c,109 :: 		P1R28=qdata_165;clock165();        // Toggle-11
0x077A	0x208260  	MOV	#lo_addr(_P1R28), W0
0x077C	0xA0F010  	BSET	[W0], BitPos(_P1R28+0)
0x077E	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0780	0xA1F010  	BCLR	[W0], BitPos(_P1R28+0)
0x0782	0x07FED7  	RCALL	_clock165
;Pebble_IO.c,110 :: 		P1R44=qdata_165;clock165();        // Toggle-22
0x0784	0x208260  	MOV	#lo_addr(_P1R44), W0
0x0786	0xA0E010  	BSET	[W0], BitPos(_P1R44+0)
0x0788	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x078A	0xA1E010  	BCLR	[W0], BitPos(_P1R44+0)
0x078C	0x07FED2  	RCALL	_clock165
;Pebble_IO.c,111 :: 		P1R23=qdata_165;clock165();        // Toggle-10
0x078E	0x208280  	MOV	#lo_addr(_P1R23), W0
0x0790	0xA01010  	BSET	[W0], BitPos(_P1R23+0)
0x0792	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x0794	0xA11010  	BCLR	[W0], BitPos(_P1R23+0)
0x0796	0x07FECD  	RCALL	_clock165
;Pebble_IO.c,112 :: 		P1R39=qdata_165;clock165();        // Toggle-21
0x0798	0x208280  	MOV	#lo_addr(_P1R39), W0
0x079A	0xA00010  	BSET	[W0], BitPos(_P1R39+0)
0x079C	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x079E	0xA10010  	BCLR	[W0], BitPos(_P1R39+0)
0x07A0	0x07FEC8  	RCALL	_clock165
;Pebble_IO.c,113 :: 		P1R18=qdata_165;clock165();        // Toggle-9
0x07A2	0x208260  	MOV	#lo_addr(_P1R18), W0
0x07A4	0xA0D010  	BSET	[W0], BitPos(_P1R18+0)
0x07A6	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x07A8	0xA1D010  	BCLR	[W0], BitPos(_P1R18+0)
0x07AA	0x07FEC3  	RCALL	_clock165
;Pebble_IO.c,114 :: 		P1R34=qdata_165;clock165();        // Toggle-20
0x07AC	0x208260  	MOV	#lo_addr(_P1R34), W0
0x07AE	0xA0B010  	BSET	[W0], BitPos(_P1R34+0)
0x07B0	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x07B2	0xA1B010  	BCLR	[W0], BitPos(_P1R34+0)
0x07B4	0x07FEBE  	RCALL	_clock165
;Pebble_IO.c,115 :: 		P1R55=qdata_165;clock165();        // Toggle-8
0x07B6	0x208260  	MOV	#lo_addr(_P1R55), W0
0x07B8	0xA0A010  	BSET	[W0], BitPos(_P1R55+0)
0x07BA	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x07BC	0xA1A010  	BCLR	[W0], BitPos(_P1R55+0)
0x07BE	0x07FEB9  	RCALL	_clock165
;Pebble_IO.c,116 :: 		P1R29=qdata_165;clock165();        // Toggle-19
0x07C0	0x208260  	MOV	#lo_addr(_P1R29), W0
0x07C2	0xA0C010  	BSET	[W0], BitPos(_P1R29+0)
0x07C4	0xAE22E2  	BTSS	RE1_bit, BitPos(RE1_bit+0)
0x07C6	0xA1C010  	BCLR	[W0], BitPos(_P1R29+0)
0x07C8	0x07FEB4  	RCALL	_clock165
;Pebble_IO.c,119 :: 		load_165=0;
0x07CA	0xA9A2DA  	BCLR	RD5_bit, BitPos(RD5_bit+0)
;Pebble_IO.c,120 :: 		Delay_Cyc_Long(1);
0x07CC	0x20001A  	MOV	#1, W10
0x07CE	0x20000B  	MOV	#0, W11
0x07D0	0x07FD7C  	RCALL	_Delay_Cyc_Long
;Pebble_IO.c,121 :: 		load_165=1;
0x07D2	0xA8A2DA  	BSET	RD5_bit, BitPos(RD5_bit+0)
;Pebble_IO.c,122 :: 		}
L_end_giris_port_coklayici:
0x07D4	0x7805CF  	POP	W11
0x07D6	0x78054F  	POP	W10
0x07D8	0x060000  	RETURN
; end of _giris_port_coklayici
_clock165:
;Pebble_IO.c,55 :: 		void clock165(void)
;Pebble_IO.c,57 :: 		clk_165=1;
0x0532	0x781F8A  	PUSH	W10
0x0534	0x781F8B  	PUSH	W11
0x0536	0xA802E2  	BSET	RE0_bit, BitPos(RE0_bit+0)
;Pebble_IO.c,58 :: 		Delay_Cyc_Long(1);
0x0538	0x20001A  	MOV	#1, W10
0x053A	0x20000B  	MOV	#0, W11
0x053C	0x07FEC6  	RCALL	_Delay_Cyc_Long
;Pebble_IO.c,59 :: 		clk_165=0;
0x053E	0xA902E2  	BCLR	RE0_bit, BitPos(RE0_bit+0)
;Pebble_IO.c,60 :: 		}
L_end_clock165:
0x0540	0x7805CF  	POP	W11
0x0542	0x78054F  	POP	W10
0x0544	0x060000  	RETURN
; end of _clock165
_Delay_Cyc_Long:
;__Lib_Delays.c,144 :: 		void Delay_Cyc_Long(unsigned long CycNo) {
;__Lib_Delays.c,145 :: 		W8 = CycNo;
0x02CA	0x78040A  	MOV	W10, W8
;__Lib_Delays.c,146 :: 		W9 = HiWord(CycNo);
0x02CC	0x200140  	MOV	#lo_addr(W10), W0
0x02CE	0xECA000  	INC2	W0
0x02D0	0x780490  	MOV	[W0], W9
;__Lib_Delays.c,148 :: 		PUSH       W8
0x02D2	0xF80010  	PUSH	W8
;__Lib_Delays.c,150 :: 		MOV        #14, W7                    //   in asm because dsPIC30 can
0x02D4	0x2000E7  	MOV	#14, W7
;__Lib_Delays.c,151 :: 		Label1:                                   //   generate DO instruction
Label1:
;__Lib_Delays.c,152 :: 		DEC        W7, W7                     //   instead of a loop.
0x02D6	0xE90387  	DEC	W7, W7
;__Lib_Delays.c,153 :: 		BRA LT,    Label2                     //
0x02D8	0x350003  	BRA LT	Label2
;__Lib_Delays.c,154 :: 		LSR        W9, W9                     // in that case code execution
0x02DA	0xD10489  	LSR	W9, W9
;__Lib_Delays.c,155 :: 		RRC        W8, W8                     //   time would be different
0x02DC	0xD38408  	RRC	W8, W8
;__Lib_Delays.c,156 :: 		BRA        Label1                     //   between dsPIC30 family
0x02DE	0x37FFFB  	BRA	Label1
;__Lib_Delays.c,157 :: 		Label2:                                   //   and PIC24/dsPIC33 families
Label2:
;__Lib_Delays.c,159 :: 		POP        W9
0x02E0	0xF90012  	POP	W9
;__Lib_Delays.c,160 :: 		MOV        #16383, W7
0x02E2	0x23FFF7  	MOV	#16383, W7
;__Lib_Delays.c,161 :: 		AND        W9, W7, W9
0x02E4	0x648487  	AND	W9, W7, W9
;__Lib_Delays.c,163 :: 		Delay_Cyc_loop:
Delay_Cyc_loop:
;__Lib_Delays.c,164 :: 		CP0 W8                 ; skip delay
0x02E6	0xE20010  	CP0	W8
;__Lib_Delays.c,165 :: 		BRA Z, Delay_Cyc_rem   ;    if W8 = 0
0x02E8	0x320004  	BRA Z	Delay_Cyc_rem
;__Lib_Delays.c,166 :: 		repeat #16377          ; perform delay by
0x02EA	0x093FF9  	REPEAT	#16377
;__Lib_Delays.c,167 :: 		NOP                    ;   by executing W8*16384 <nop>s in Delay_Cyc_loop
0x02EC	0x000000  	NOP
;__Lib_Delays.c,168 :: 		DEC W8, W8             ; next loop
0x02EE	0xE90408  	DEC	W8, W8
;__Lib_Delays.c,169 :: 		bra Delay_Cyc_loop
0x02F0	0x37FFFA  	BRA	Delay_Cyc_loop
;__Lib_Delays.c,170 :: 		Delay_Cyc_rem:
Delay_Cyc_rem:
;__Lib_Delays.c,171 :: 		REPEAT W9              ; execute whats
0x02F2	0x098009  	REPEAT	W9
;__Lib_Delays.c,172 :: 		nop                    ;   remaining after the division
0x02F4	0x000000  	NOP
;__Lib_Delays.c,174 :: 		}
L_end_Delay_Cyc_Long:
0x02F6	0x060000  	RETURN
; end of _Delay_Cyc_Long
_cikis_port_coklayici:
;Pebble_IO.c,132 :: 		void cikis_port_coklayici()
;Pebble_IO.c,134 :: 		clock595();
0x07DA	0x781F8A  	PUSH	W10
0x07DC	0x781F8B  	PUSH	W11
0x07DE	0x07FD98  	RCALL	_clock595
;Pebble_IO.c,135 :: 		clock595();
0x07E0	0x07FD97  	RCALL	_clock595
;Pebble_IO.c,137 :: 		idata_595=P3R9;clock595();     // Led-4
0x07E2	0x208260  	MOV	#lo_addr(_P3R9), W0
0x07E4	0xA61010  	BTSS	[W0], BitPos(_P3R9+0)
0x07E6	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x07E8	0xA71010  	BTSC	[W0], BitPos(_P3R9+0)
0x07EA	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x07EC	0x07FD91  	RCALL	_clock595
;Pebble_IO.c,138 :: 		idata_595=P3R6;clock595();     // Led-3
0x07EE	0x208260  	MOV	#lo_addr(_P3R6), W0
0x07F0	0xA63010  	BTSS	[W0], BitPos(_P3R6+0)
0x07F2	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x07F4	0xA73010  	BTSC	[W0], BitPos(_P3R6+0)
0x07F6	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x07F8	0x07FD8B  	RCALL	_clock595
;Pebble_IO.c,139 :: 		idata_595=P3R2;clock595();     // Led-2
0x07FA	0x208260  	MOV	#lo_addr(_P3R2), W0
0x07FC	0xA62010  	BTSS	[W0], BitPos(_P3R2+0)
0x07FE	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x0800	0xA72010  	BTSC	[W0], BitPos(_P3R2+0)
0x0802	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x0804	0x07FD85  	RCALL	_clock595
;Pebble_IO.c,140 :: 		idata_595=P3R8;clock595();     // Led-1
0x0806	0x208260  	MOV	#lo_addr(_P3R8), W0
0x0808	0xA64010  	BTSS	[W0], BitPos(_P3R8+0)
0x080A	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x080C	0xA74010  	BTSC	[W0], BitPos(_P3R8+0)
0x080E	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x0810	0x07FD7F  	RCALL	_clock595
;Pebble_IO.c,141 :: 		idata_595=P3R5;clock595();     // Batarya Led Kýrmýzý
0x0812	0x208260  	MOV	#lo_addr(_P3R5), W0
0x0814	0xA67010  	BTSS	[W0], BitPos(_P3R5+0)
0x0816	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x0818	0xA77010  	BTSC	[W0], BitPos(_P3R5+0)
0x081A	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x081C	0x07FD79  	RCALL	_clock595
;Pebble_IO.c,142 :: 		idata_595=P3R1;clock595();     // Batarya Led Yeþil
0x081E	0x208260  	MOV	#lo_addr(_P3R1), W0
0x0820	0xA66010  	BTSS	[W0], BitPos(_P3R1+0)
0x0822	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x0824	0xA76010  	BTSC	[W0], BitPos(_P3R1+0)
0x0826	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x0828	0x07FD73  	RCALL	_clock595
;Pebble_IO.c,143 :: 		idata_595=P3R7;clock595();     // Durum Led Kýrmýzý
0x082A	0x208260  	MOV	#lo_addr(_P3R7), W0
0x082C	0xA69010  	BTSS	[W0], BitPos(_P3R7+0)
0x082E	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x0830	0xA79010  	BTSC	[W0], BitPos(_P3R7+0)
0x0832	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x0834	0x07FD6D  	RCALL	_clock595
;Pebble_IO.c,144 :: 		idata_595=P3R4;clock595();     // Durum Led Yeþil
0x0836	0x208260  	MOV	#lo_addr(_P3R4), W0
0x0838	0xA68010  	BTSS	[W0], BitPos(_P3R4+0)
0x083A	0xA902CB  	BCLR	RB8_bit, BitPos(RB8_bit+0)
0x083C	0xA78010  	BTSC	[W0], BitPos(_P3R4+0)
0x083E	0xA802CB  	BSET	RB8_bit, BitPos(RB8_bit+0)
0x0840	0x07FD67  	RCALL	_clock595
;Pebble_IO.c,146 :: 		load_595=0;
0x0842	0xA9E2CA  	BCLR	RB7_bit, BitPos(RB7_bit+0)
;Pebble_IO.c,147 :: 		Delay_Cyc_Long(1);
0x0844	0x20001A  	MOV	#1, W10
0x0846	0x20000B  	MOV	#0, W11
0x0848	0x07FD40  	RCALL	_Delay_Cyc_Long
;Pebble_IO.c,148 :: 		load_595=1;
0x084A	0xA8E2CA  	BSET	RB7_bit, BitPos(RB7_bit+0)
;Pebble_IO.c,149 :: 		}
L_end_cikis_port_coklayici:
0x084C	0x7805CF  	POP	W11
0x084E	0x78054F  	POP	W10
0x0850	0x060000  	RETURN
; end of _cikis_port_coklayici
_clock595:
;Pebble_IO.c,124 :: 		void clock595(void)
;Pebble_IO.c,126 :: 		clk_595=1;
0x0310	0x781F8A  	PUSH	W10
0x0312	0x781F8B  	PUSH	W11
0x0314	0xA8C2CA  	BSET	RB6_bit, BitPos(RB6_bit+0)
;Pebble_IO.c,127 :: 		Delay_Cyc_Long(1);
0x0316	0x20001A  	MOV	#1, W10
0x0318	0x20000B  	MOV	#0, W11
0x031A	0x07FFD7  	RCALL	_Delay_Cyc_Long
;Pebble_IO.c,128 :: 		clk_595=0;
0x031C	0xA9C2CA  	BCLR	RB6_bit, BitPos(RB6_bit+0)
;Pebble_IO.c,129 :: 		}
L_end_clock595:
0x031E	0x7805CF  	POP	W11
0x0320	0x78054F  	POP	W10
0x0322	0x060000  	RETURN
; end of _clock595
_joystick_init:
;uygulama.c,83 :: 		void joystick_init()
;uygulama.c,88 :: 		AD1PCFGL=0b0100011111100011; //ANALOG PINLER 0-1-2-4-5-11-12-13-14
0x08CA	0x247E30  	MOV	#18403, W0
0x08CC	0xB7A32C  	MOV	WREG, AD1PCFGL
;uygulama.c,90 :: 		cm1con.f15=0;                //comparator1 kapalý
0x08CE	0xA9E635  	BCLR	CM1CON, #15
;uygulama.c,91 :: 		cm2con.f15=0;                //comparator2 kapalý
0x08D0	0xA9E637  	BCLR	CM2CON, #15
;uygulama.c,92 :: 		cm3con.f15=0;                //comparator3 kapalý
0x08D2	0xA9E639  	BCLR	CM3CON, #15
;uygulama.c,94 :: 		ADC1_Init();
0x08D4	0x07FD4C  	RCALL	_ADC1_Init
;uygulama.c,96 :: 		JOY1_dir=1;                  //J37
0x08D6	0xA822C8  	BSET	TRISB1_bit, BitPos(TRISB1_bit+0)
;uygulama.c,97 :: 		JOY2_dir=1;                  //J39
0x08D8	0xA802C8  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
;uygulama.c,98 :: 		JOY3_dir =1;                 //J41
0x08DA	0xA882C8  	BSET	TRISB4_bit, BitPos(TRISB4_bit+0)
;uygulama.c,99 :: 		JOY4_dir =1;                 //J43
0x08DC	0xA842C8  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
;uygulama.c,100 :: 		JOY5_dir =1;                 //J45
0x08DE	0xA862C9  	BSET	TRISB11_bit, BitPos(TRISB11_bit+0)
;uygulama.c,101 :: 		JOY6_dir =1;                 //J47
0x08E0	0xA882C9  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
;uygulama.c,102 :: 		J29R30_dir=1;
0x08E2	0xA8C2C9  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
;uygulama.c,103 :: 		J29R29_dir=1;
0x08E4	0xA8A2E0  	BSET	TRISE5_bit, BitPos(TRISE5_bit+0)
;uygulama.c,104 :: 		idata_595_dir=0;
0x08E6	0xA902C9  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
;uygulama.c,105 :: 		load_595_dir=0;
0x08E8	0xA9E2C8  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
;uygulama.c,106 :: 		clk_595_dir=0;
0x08EA	0xA9C2C8  	BCLR	TRISB6_bit, BitPos(TRISB6_bit+0)
;uygulama.c,107 :: 		load_165_dir=0;
0x08EC	0xA9A2D8  	BCLR	TRISD5_bit, BitPos(TRISD5_bit+0)
;uygulama.c,108 :: 		clk_165_dir=0;
0x08EE	0xA902E0  	BCLR	TRISE0_bit, BitPos(TRISE0_bit+0)
;uygulama.c,109 :: 		qdata_165_dir=1;
0x08F0	0xA822E0  	BSET	TRISE1_bit, BitPos(TRISE1_bit+0)
;uygulama.c,110 :: 		switchdata_dir=1;
0x08F2	0xA8C2E0  	BSET	TRISE6_bit, BitPos(TRISE6_bit+0)
;uygulama.c,111 :: 		switch_stcp_dir=0;
0x08F4	0xA9E2E0  	BCLR	TRISE7_bit, BitPos(TRISE7_bit+0)
;uygulama.c,112 :: 		switch_shcp_dir=0;
0x08F6	0xA9C2F0  	BCLR	TRISG6_bit, BitPos(TRISG6_bit+0)
;uygulama.c,115 :: 		}
L_end_joystick_init:
0x08F8	0x060000  	RETURN
; end of _joystick_init
_ADC1_Init:
0x036E	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,37 :: 		
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,38 :: 		
0x0370	0x203980  	MOV	#lo_addr(_ADC1_Get_Sample), W0
0x0372	0x8840B0  	MOV	W0, _ADC_Get_Sample_Ptr
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,40 :: 		
0x0374	0x200E00  	MOV	#224, W0
0x0376	0xB7A320  	MOV	WREG, AD1CON1
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,41 :: 		
0x0378	0xEF2322  	CLR	AD1CON2
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,43 :: 		
0x037A	0x21F3F0  	MOV	#7999, W0
0x037C	0xB7A324  	MOV	WREG, AD1CON3
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,44 :: 		
0x037E	0xEF2330  	CLR	AD1CSSL
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,45 :: 		
0x0380	0xEF2332  	CLR	AD1CSSH
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,46 :: 		
0x0382	0xA8E321  	BSET	AD1CON1, #15
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,47 :: 		
L_end_ADC1_Init:
0x0384	0xFA8000  	ULNK
0x0386	0x060000  	RETURN
; end of _ADC1_Init
_butonBilgi:
;uygulama.c,141 :: 		void butonBilgi()
;uygulama.c,143 :: 		giris_port_coklayici();
0x0852	0x781F8A  	PUSH	W10
0x0854	0x07FED0  	RCALL	_giris_port_coklayici
;uygulama.c,144 :: 		giris_port_coklayici();
0x0856	0x07FECF  	RCALL	_giris_port_coklayici
;uygulama.c,146 :: 		j1_analog = abs(1014-ADC1_Get_Sample(3));  //Analog-3
0x0858	0x20003A  	MOV	#3, W10
0x085A	0x07FD9E  	RCALL	_ADC1_Get_Sample
0x085C	0x203F61  	MOV	#1014, W1
0x085E	0x508000  	SUB	W1, W0, W0
0x0860	0x780500  	MOV	W0, W10
0x0862	0x07FD92  	RCALL	_abs
0x0864	0x884070  	MOV	W0, _j1_analog
;uygulama.c,147 :: 		j2_analog = abs(1014-ADC1_Get_Sample(15)); //Analog-15
0x0866	0x2000FA  	MOV	#15, W10
0x0868	0x07FD97  	RCALL	_ADC1_Get_Sample
0x086A	0x203F61  	MOV	#1014, W1
0x086C	0x508000  	SUB	W1, W0, W0
0x086E	0x780500  	MOV	W0, W10
0x0870	0x07FD8B  	RCALL	_abs
0x0872	0x884080  	MOV	W0, _j2_analog
;uygulama.c,148 :: 		j3_analog = abs(1014-ADC1_Get_Sample(4));  //Analog-4
0x0874	0x20004A  	MOV	#4, W10
0x0876	0x07FD90  	RCALL	_ADC1_Get_Sample
0x0878	0x203F61  	MOV	#1014, W1
0x087A	0x508000  	SUB	W1, W0, W0
0x087C	0x780500  	MOV	W0, W10
0x087E	0x07FD84  	RCALL	_abs
0x0880	0x884090  	MOV	W0, _j3_analog
;uygulama.c,149 :: 		j4_analog = abs(1014-ADC1_Get_Sample(2));  //Analog-2
0x0882	0x20002A  	MOV	#2, W10
0x0884	0x07FD89  	RCALL	_ADC1_Get_Sample
0x0886	0x203F61  	MOV	#1014, W1
0x0888	0x508000  	SUB	W1, W0, W0
0x088A	0x780500  	MOV	W0, W10
0x088C	0x07FD7D  	RCALL	_abs
0x088E	0x8840A0  	MOV	W0, _j4_analog
;uygulama.c,150 :: 		j5_analog = abs(1014-ADC1_Get_Sample(11));  //Analog-11
0x0890	0x2000BA  	MOV	#11, W10
0x0892	0x07FD82  	RCALL	_ADC1_Get_Sample
0x0894	0x203F61  	MOV	#1014, W1
0x0896	0x508000  	SUB	W1, W0, W0
0x0898	0x780500  	MOV	W0, W10
0x089A	0x07FD76  	RCALL	_abs
0x089C	0x884020  	MOV	W0, _j5_analog
;uygulama.c,152 :: 		if(j1_analog>=650) outputSet = 1;
0x089E	0x804071  	MOV	_j1_analog, W1
0x08A0	0x2028A0  	MOV	#650, W0
0x08A2	0xE10800  	CP	W1, W0
0x08A4	0x350004  	BRA LT	L_butonBilgi1
L__butonBilgi25:
0x08A6	0x2080C1  	MOV	#lo_addr(_outputSet), W1
0x08A8	0xB3C010  	MOV.B	#1, W0
0x08AA	0x784880  	MOV.B	W0, [W1]
0x08AC	0x370003  	BRA	L_butonBilgi2
L_butonBilgi1:
;uygulama.c,153 :: 		else outputSet = 0;
0x08AE	0x2080C1  	MOV	#lo_addr(_outputSet), W1
0x08B0	0xEF2000  	CLR	W0
0x08B2	0x784880  	MOV.B	W0, [W1]
L_butonBilgi2:
;uygulama.c,156 :: 		if(buton_acil_stop==0)
0x08B4	0xAFA2E2  	BTSC	RE5_bit, BitPos(RE5_bit+0)
0x08B6	0x370004  	BRA	L_butonBilgi3
;uygulama.c,158 :: 		gonderilen_acil_stop=0x01;   //0x31
0x08B8	0x2080D1  	MOV	#lo_addr(_gonderilen_acil_stop), W1
0x08BA	0xB3C010  	MOV.B	#1, W0
0x08BC	0x784880  	MOV.B	W0, [W1]
;uygulama.c,159 :: 		}
0x08BE	0x370003  	BRA	L_butonBilgi4
L_butonBilgi3:
;uygulama.c,162 :: 		gonderilen_acil_stop=0x00;  //0x30
0x08C0	0x2080D1  	MOV	#lo_addr(_gonderilen_acil_stop), W1
0x08C2	0xEF2000  	CLR	W0
0x08C4	0x784880  	MOV.B	W0, [W1]
;uygulama.c,163 :: 		}
L_butonBilgi4:
;uygulama.c,164 :: 		}
L_end_butonBilgi:
0x08C6	0x78054F  	POP	W10
0x08C8	0x060000  	RETURN
; end of _butonBilgi
_abs:
0x0388	0xFA0000  	LNK	#0
;__Lib_CStdlib.c,37 :: 		
;__Lib_CStdlib.c,38 :: 		
0x038A	0xE15060  	CP	W10, #0
0x038C	0x3D0002  	BRA GE	L_abs0
L__abs104:
;__Lib_CStdlib.c,39 :: 		
0x038E	0x150060  	SUBR	W10, #0, W0
0x0390	0x370001  	BRA	L_end_abs
L_abs0:
;__Lib_CStdlib.c,40 :: 		
0x0392	0x78000A  	MOV	W10, W0
;__Lib_CStdlib.c,41 :: 		
L_end_abs:
0x0394	0xFA8000  	ULNK
0x0396	0x060000  	RETURN
; end of _abs
_ADC1_Get_Sample:
0x0398	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,60 :: 		
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,62 :: 		
0x039A	0xE1506F  	CP	W10, #15
0x039C	0x360007  	BRA LEU	L_ADC1_Get_Sample0
L__ADC1_Get_Sample7:
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,63 :: 		
0x039E	0x5500F0  	SUB	W10, #16, W1
0x03A0	0x200010  	MOV	#1, W0
0x03A2	0xDD0001  	SL	W0, W1, W0
0x03A4	0xEA8080  	COM	W0, W1
0x03A6	0x2032A0  	MOV	#lo_addr(AD1PCFGH), W0
0x03A8	0x608810  	AND	W1, [W0], [W0]
0x03AA	0x370005  	BRA	L_ADC1_Get_Sample1
L_ADC1_Get_Sample0:
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,65 :: 		
0x03AC	0x200010  	MOV	#1, W0
0x03AE	0xDD000A  	SL	W0, W10, W0
0x03B0	0xEA8080  	COM	W0, W1
0x03B2	0x2032C0  	MOV	#lo_addr(AD1PCFGL), W0
0x03B4	0x608810  	AND	W1, [W0], [W0]
L_ADC1_Get_Sample1:
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,67 :: 		
0x03B6	0x88194A  	MOV	W10, AD1CHS0
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,68 :: 		
0x03B8	0xA82320  	BSET	AD1CON1, #1
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,70 :: 		
L_ADC1_Get_Sample2:
0x03BA	0xAF0320  	BTSC	AD1CON1, #0
0x03BC	0x370001  	BRA	L_ADC1_Get_Sample3
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,71 :: 		
0x03BE	0x37FFFD  	BRA	L_ADC1_Get_Sample2
L_ADC1_Get_Sample3:
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,72 :: 		
0x03C0	0xA90320  	BCLR	AD1CON1, #0
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,73 :: 		
0x03C2	0xBF8300  	MOV	ADC1BUF0, WREG
;__Lib_ADC_1_p24FJ256_GA_GB_110.c,74 :: 		
L_end_ADC1_Get_Sample:
0x03C4	0xFA8000  	ULNK
0x03C6	0x060000  	RETURN
; end of _ADC1_Get_Sample
_rs485DataGonder:
;uygulama.c,166 :: 		void rs485DataGonder()
;uygulama.c,168 :: 		rs485_TX_DATA[0] = 0x01;                   // Slave Address
0x0546	0x781F8A  	PUSH	W10
0x0548	0x781F8B  	PUSH	W11
0x054A	0x781F8C  	PUSH	W12
0x054C	0x2082A1  	MOV	#lo_addr(_rs485_TX_DATA), W1
0x054E	0xB3C010  	MOV.B	#1, W0
0x0550	0x784880  	MOV.B	W0, [W1]
;uygulama.c,169 :: 		rs485_TX_DATA[1] = 0x06;                   // Function Code
0x0552	0x2082B1  	MOV	#lo_addr(_rs485_TX_DATA+1), W1
0x0554	0xB3C060  	MOV.B	#6, W0
0x0556	0x784880  	MOV.B	W0, [W1]
;uygulama.c,170 :: 		rs485_TX_DATA[2] = (uint8_t)(msgToSend[0]);
0x0558	0x2082C1  	MOV	#lo_addr(_rs485_TX_DATA+2), W1
0x055A	0x208000  	MOV	#lo_addr(_msgToSend), W0
0x055C	0x784890  	MOV.B	[W0], [W1]
;uygulama.c,171 :: 		rs485_TX_DATA[3] = (uint8_t)(msgToSend[1]);
0x055E	0x2082D1  	MOV	#lo_addr(_rs485_TX_DATA+3), W1
0x0560	0x208010  	MOV	#lo_addr(_msgToSend+1), W0
0x0562	0x784890  	MOV.B	[W0], [W1]
;uygulama.c,172 :: 		rs485_TX_DATA[4] = (uint8_t)(msgToSend[2]);
0x0564	0x2082E1  	MOV	#lo_addr(_rs485_TX_DATA+4), W1
0x0566	0x208020  	MOV	#lo_addr(_msgToSend+2), W0
0x0568	0x784890  	MOV.B	[W0], [W1]
;uygulama.c,173 :: 		rs485_TX_DATA[5] = (uint8_t)(msgToSend[3]);
0x056A	0x2082F1  	MOV	#lo_addr(_rs485_TX_DATA+5), W1
0x056C	0x208030  	MOV	#lo_addr(_msgToSend+3), W0
0x056E	0x784890  	MOV.B	[W0], [W1]
;uygulama.c,175 :: 		fnxChecksum(rs485_TX_DATA,6,crcResult);
0x0570	0x20821C  	MOV	#lo_addr(_crcResult), W12
0x0572	0x20006B  	MOV	#6, W11
0x0574	0x2082AA  	MOV	#lo_addr(_rs485_TX_DATA), W10
0x0576	0x07FED6  	RCALL	_fnxChecksum
;uygulama.c,176 :: 		rs485_TX_DATA[6] = crcResult[0];            // 2 bytes of CRC
0x0578	0x208301  	MOV	#lo_addr(_rs485_TX_DATA+6), W1
0x057A	0x208210  	MOV	#lo_addr(_crcResult), W0
0x057C	0x784890  	MOV.B	[W0], [W1]
;uygulama.c,177 :: 		rs485_TX_DATA[7] = crcResult[1];
0x057E	0x208311  	MOV	#lo_addr(_rs485_TX_DATA+7), W1
0x0580	0x208220  	MOV	#lo_addr(_crcResult+1), W0
0x0582	0x784890  	MOV.B	[W0], [W1]
;uygulama.c,179 :: 		if(risingEdgeFnx(outputSet , &trig[0])) UART2TX(8);
0x0584	0x2080C0  	MOV	#lo_addr(_outputSet), W0
0x0586	0x20820B  	MOV	#lo_addr(_trig), W11
0x0588	0x784510  	MOV.B	[W0], W10
0x058A	0x07FFC1  	RCALL	_risingEdgeFnx
0x058C	0xE24000  	CP0.B	W0
0x058E	0x320002  	BRA Z	L_rs485DataGonder5
L__rs485DataGonder27:
0x0590	0x20008A  	MOV	#8, W10
0x0592	0x07FF1A  	RCALL	_UART2TX
L_rs485DataGonder5:
;uygulama.c,182 :: 		}
L_end_rs485DataGonder:
0x0594	0x78064F  	POP	W12
0x0596	0x7805CF  	POP	W11
0x0598	0x78054F  	POP	W10
0x059A	0x060000  	RETURN
; end of _rs485DataGonder
_fnxChecksum:
;rs485.c,32 :: 		void fnxChecksum(unsigned char *input, int length,unsigned char *crcResult)
;rs485.c,34 :: 		unsigned int temp=0xFFFF;
; temp start address is: 2 (W1)
0x0324	0x2FFFF1  	MOV	#65535, W1
;rs485.c,36 :: 		for(d=0;d<length;d++)
0x0326	0xEF2000  	CLR	W0
0x0328	0x884050  	MOV	W0, _d
; temp end address is: 2 (W1)
L_fnxChecksum5:
; temp start address is: 2 (W1)
0x032A	0x2080A0  	MOV	#lo_addr(_d), W0
0x032C	0xE15810  	CP	W11, [W0]
0x032E	0x34001A  	BRA LE	L_fnxChecksum6
L__fnxChecksum16:
;rs485.c,38 :: 		temp=input[d]^temp;
0x0330	0x2080A0  	MOV	#lo_addr(_d), W0
0x0332	0x450010  	ADD	W10, [W0], W0
0x0334	0xFB8010  	ZE	[W0], W0
; temp start address is: 4 (W2)
0x0336	0x680101  	XOR	W0, W1, W2
; temp end address is: 2 (W1)
;rs485.c,40 :: 		for(e=0;e<8;e++)
0x0338	0xEF2000  	CLR	W0
0x033A	0x884030  	MOV	W0, _e
; temp end address is: 4 (W2)
L_fnxChecksum8:
; temp start address is: 4 (W2)
0x033C	0x804030  	MOV	_e, W0
0x033E	0xE10068  	CP	W0, #8
0x0340	0x3D000C  	BRA GE	L_fnxChecksum9
L__fnxChecksum17:
;rs485.c,42 :: 		if(temp&0x01)
0x0342	0xAE0004  	BTSS	W2, #0
0x0344	0x370004  	BRA	L_fnxChecksum11
;rs485.c,44 :: 		temp=temp>>1;
0x0346	0xDE10C1  	LSR	W2, #1, W1
; temp end address is: 4 (W2)
;rs485.c,45 :: 		temp=temp^0xA001;
0x0348	0x2A0010  	MOV	#40961, W0
; temp start address is: 4 (W2)
0x034A	0x688100  	XOR	W1, W0, W2
;rs485.c,46 :: 		}
0x034C	0x370002  	BRA	L_fnxChecksum12
L_fnxChecksum11:
;rs485.c,49 :: 		temp=temp>>1;
0x034E	0xDE1041  	LSR	W2, #1, W0
0x0350	0x780100  	MOV	W0, W2
; temp end address is: 4 (W2)
;rs485.c,50 :: 		}
L_fnxChecksum12:
;rs485.c,40 :: 		for(e=0;e<8;e++)
; temp start address is: 4 (W2)
0x0352	0x200011  	MOV	#1, W1
0x0354	0x208060  	MOV	#lo_addr(_e), W0
0x0356	0x408810  	ADD	W1, [W0], [W0]
;rs485.c,51 :: 		}
0x0358	0x37FFF1  	BRA	L_fnxChecksum8
L_fnxChecksum9:
;rs485.c,36 :: 		for(d=0;d<length;d++)
0x035A	0x200011  	MOV	#1, W1
0x035C	0x2080A0  	MOV	#lo_addr(_d), W0
0x035E	0x408810  	ADD	W1, [W0], [W0]
;rs485.c,52 :: 		}
0x0360	0x780082  	MOV	W2, W1
; temp end address is: 4 (W2)
0x0362	0x37FFE3  	BRA	L_fnxChecksum5
L_fnxChecksum6:
;rs485.c,54 :: 		crcResult[1]=temp;
; temp start address is: 2 (W1)
0x0364	0x460061  	ADD	W12, #1, W0
0x0366	0x784801  	MOV.B	W1, [W0]
;rs485.c,55 :: 		crcResult[0]=temp>>8;
0x0368	0xDE0848  	LSR	W1, #8, W0
; temp end address is: 2 (W1)
0x036A	0x784E00  	MOV.B	W0, [W12]
;rs485.c,56 :: 		}
L_end_fnxChecksum:
0x036C	0x060000  	RETURN
; end of _fnxChecksum
_risingEdgeFnx:
;uygulama.c,184 :: 		bool risingEdgeFnx(bool buttonInfo , bool *memBit)
;uygulama.c,186 :: 		if((buttonInfo) && !(*memBit))
0x050E	0xE24014  	CP0.B	W10
0x0510	0x320006  	BRA Z	L__risingEdgeFnx17
L__risingEdgeFnx29:
0x0512	0xE0041B  	CP0.B	[W11]
0x0514	0x3A0004  	BRA NZ	L__risingEdgeFnx16
L__risingEdgeFnx30:
L__risingEdgeFnx15:
;uygulama.c,188 :: 		*memBit = 1;
0x0516	0xB3C010  	MOV.B	#1, W0
0x0518	0x784D80  	MOV.B	W0, [W11]
;uygulama.c,189 :: 		return 1;
0x051A	0xB3C010  	MOV.B	#1, W0
0x051C	0x370009  	BRA	L_end_risingEdgeFnx
;uygulama.c,186 :: 		if((buttonInfo) && !(*memBit))
L__risingEdgeFnx17:
L__risingEdgeFnx16:
;uygulama.c,191 :: 		else if(!(buttonInfo) && (*memBit))
0x051E	0xE24014  	CP0.B	W10
0x0520	0x3A0006  	BRA NZ	L__risingEdgeFnx19
L__risingEdgeFnx31:
0x0522	0xE0041B  	CP0.B	[W11]
0x0524	0x320004  	BRA Z	L__risingEdgeFnx18
L__risingEdgeFnx32:
L__risingEdgeFnx14:
;uygulama.c,193 :: 		*memBit = 0;
0x0526	0xEF2000  	CLR	W0
0x0528	0x784D80  	MOV.B	W0, [W11]
;uygulama.c,194 :: 		return 0;
0x052A	0xEF2000  	CLR	W0
0x052C	0x370001  	BRA	L_end_risingEdgeFnx
;uygulama.c,191 :: 		else if(!(buttonInfo) && (*memBit))
L__risingEdgeFnx19:
L__risingEdgeFnx18:
;uygulama.c,196 :: 		else return 0;
0x052E	0xEF2000  	CLR	W0
;uygulama.c,197 :: 		}
L_end_risingEdgeFnx:
0x0530	0x060000  	RETURN
; end of _risingEdgeFnx
_UART2TX:
;rs485.c,16 :: 		void UART2TX(int length)
;rs485.c,18 :: 		rs_485_rxtx_pin=1;
0x03C8	0xA802F5  	BSET	LATG8_bit, BitPos(LATG8_bit+0)
;rs485.c,19 :: 		Delay_us(1);
0x03CA	0x000000  	NOP
0x03CC	0x000000  	NOP
0x03CE	0x000000  	NOP
0x03D0	0x000000  	NOP
;rs485.c,22 :: 		for(j=0 ; j<length ; j++)
0x03D2	0xEF2000  	CLR	W0
0x03D4	0x884040  	MOV	W0, _j
L_UART2TX0:
0x03D6	0x208080  	MOV	#lo_addr(_j), W0
0x03D8	0xE15010  	CP	W10, [W0]
0x03DA	0x34000B  	BRA LE	L_UART2TX1
L__UART2TX14:
;rs485.c,24 :: 		UART2_Write(rs485_TX_DATA[j]);
0x03DC	0x2082A1  	MOV	#lo_addr(_rs485_TX_DATA), W1
0x03DE	0x208080  	MOV	#lo_addr(_j), W0
0x03E0	0x408010  	ADD	W1, [W0], W0
0x03E2	0x781F8A  	PUSH	W10
0x03E4	0xFB8510  	ZE	[W0], W10
0x03E6	0x07FF6A  	RCALL	_UART2_Write
0x03E8	0x78054F  	POP	W10
;rs485.c,22 :: 		for(j=0 ; j<length ; j++)
0x03EA	0x200011  	MOV	#1, W1
0x03EC	0x208080  	MOV	#lo_addr(_j), W0
0x03EE	0x408810  	ADD	W1, [W0], [W0]
;rs485.c,25 :: 		}
0x03F0	0x37FFF2  	BRA	L_UART2TX0
L_UART2TX1:
;rs485.c,27 :: 		Delay_ms(1);
0x03F2	0x205357  	MOV	#1333, W7
L_UART2TX3:
0x03F4	0xED200E  	DEC	W7
0x03F6	0x3AFFFE  	BRA NZ	L_UART2TX3
0x03F8	0x000000  	NOP
;rs485.c,29 :: 		rs_485_rxtx_pin=0;
0x03FA	0xA902F5  	BCLR	LATG8_bit, BitPos(LATG8_bit+0)
;rs485.c,30 :: 		}
L_end_UART2TX:
0x03FC	0x060000  	RETURN
; end of _UART2TX
_UART2_Write:
0x02BC	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,323 :: 		
;__Lib_UART_1234_p24_p33.c,324 :: 		
L_UART2_Write25:
0x02BE	0xAF0233  	BTSC	U2STA, #8
0x02C0	0x370001  	BRA	L_UART2_Write26
0x02C2	0x37FFFD  	BRA	L_UART2_Write25
L_UART2_Write26:
;__Lib_UART_1234_p24_p33.c,325 :: 		
0x02C4	0x8811AA  	MOV	W10, U2TXREG
;__Lib_UART_1234_p24_p33.c,326 :: 		
L_end_UART2_Write:
0x02C6	0xFA8000  	ULNK
0x02C8	0x060000  	RETURN
; end of _UART2_Write
0x094E	0x208001  	MOV	#lo_addr(_msgToSend), W1
0x0950	0x280000  	MOV	#32768, W0
0x0952	0x090005  	REPEAT	#5
0x0954	0x7818B0  	MOV	[W0++], [W1++]
0x0956	0x7858B0  	MOV.B	[W0++], [W1++]
0x0958	0x2080E1  	MOV	#lo_addr(_j1_analog), W1
0x095A	0x280120  	MOV	#32786, W0
0x095C	0x090001  	REPEAT	#1
0x095E	0x7818B0  	MOV	[W0++], [W1++]
0x0960	0x2080D1  	MOV	#lo_addr(_gonderilen_acil_stop), W1
0x0962	0x2800D0  	MOV	#32781, W0
0x0964	0x7858B0  	MOV.B	[W0++], [W1++]
0x0966	0x208121  	MOV	#lo_addr(_j3_analog), W1
0x0968	0x2800E0  	MOV	#32782, W0
0x096A	0x090001  	REPEAT	#1
0x096C	0x7818B0  	MOV	[W0++], [W1++]
0x096E	0x060000  	RETURN
_Timer1Interrupt:
0x08FA	0xF80034  	PUSH	PSVPAG
0x08FC	0xF80036  	PUSH	RCOUNT
0x08FE	0x781F80  	PUSH	W0
0x0900	0x200020  	MOV	#2, W0
0x0902	0x09000C  	REPEAT	#12
0x0904	0x781FB0  	PUSH	[W0++]
;uygulama.c,65 :: 		void Timer1Interrupt() iv IVT_ADDR_T1INTERRUPT
;uygulama.c,67 :: 		if(IFS0bits.T1IF==1)
0x0906	0xAE6084  	BTSS	IFS0bits, #3
0x0908	0x370002  	BRA	L_Timer1Interrupt0
;uygulama.c,69 :: 		T1IF_bit=0;
0x090A	0xA96084  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;uygulama.c,70 :: 		asm CLRWDT;
0x090C	0xFE6000  	CLRWDT
;uygulama.c,71 :: 		}
L_Timer1Interrupt0:
;uygulama.c,72 :: 		}
L_end_Timer1Interrupt:
0x090E	0x2001A0  	MOV	#26, W0
0x0910	0x09000C  	REPEAT	#12
0x0912	0x78104F  	POP	[W0--]
0x0914	0x78004F  	POP	W0
0x0916	0xF90036  	POP	RCOUNT
0x0918	0xF90034  	POP	PSVPAG
0x091A	0x064000  	RETFIE
; end of _Timer1Interrupt
;uygulama.c,0 :: ?ICS_msgToSend [4]
0x8000	0x2827 ;?ICS_msgToSend+0
0x8002	0x3029 ;?ICS_msgToSend+2
; end of ?ICS_msgToSend
;uygulama.c,0 :: ?ICS_j5_analog [2]
0x8004	0x0000 ;?ICS_j5_analog+0
; end of ?ICS_j5_analog
;rs485.c,0 :: ?ICS_e [2]
0x8006	0x0000 ;?ICS_e+0
; end of ?ICS_e
;rs485.c,0 :: ?ICS_j [2]
0x8008	0x0000 ;?ICS_j+0
; end of ?ICS_j
;rs485.c,0 :: ?ICS_d [2]
0x800A	0x0000 ;?ICS_d+0
; end of ?ICS_d
;,0 :: _initBlock_5 [2]
; Containing: ?ICS_outputSet [1]
;             ?ICS_gonderilen_acil_stop [1]
0x800C	0x0000 ;_initBlock_5+0 : ?ICS_outputSet at 0x800C : ?ICS_gonderilen_acil_stop at 0x800D
; end of _initBlock_5
;uygulama.c,0 :: ?ICS_j3_analog [2]
0x800E	0x0000 ;?ICS_j3_analog+0
; end of ?ICS_j3_analog
;uygulama.c,0 :: ?ICS_j4_analog [2]
0x8010	0x0000 ;?ICS_j4_analog+0
; end of ?ICS_j4_analog
;uygulama.c,0 :: ?ICS_j1_analog [2]
0x8012	0x0000 ;?ICS_j1_analog+0
; end of ?ICS_j1_analog
;uygulama.c,0 :: ?ICS_j2_analog [2]
0x8014	0x0000 ;?ICS_j2_analog+0
; end of ?ICS_j2_analog
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [88]    __Modulus_32x32
0x0258      [18]    __Multiply_32x32
0x026A      [82]    __Divide_32x32
0x02BC      [14]    _UART2_Write
0x02CA      [46]    _Delay_Cyc_Long
0x02F8      [14]    _Delay_100ms
0x0306       [6]    _Get_Fosc_kHz
0x030C       [4]    _Get_Fosc_Per_Cyc
0x0310      [20]    _clock595
0x0324      [74]    _fnxChecksum
0x036E      [26]    _ADC1_Init
0x0388      [16]    _abs
0x0398      [48]    _ADC1_Get_Sample
0x03C8      [54]    _UART2TX
0x03FE      [14]    _UART_Set_Active
0x040C     [258]    _UART2_Init
0x050E      [36]    _risingEdgeFnx
0x0532      [20]    _clock165
0x0546      [86]    _rs485DataGonder
0x059C      [90]    _rs485Init
0x05F6     [484]    _giris_port_coklayici
0x07DA     [120]    _cikis_port_coklayici
0x0852     [120]    _butonBilgi
0x08CA      [48]    _joystick_init
0x08FA      [34]    _Timer1Interrupt
0x091C      [50]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x02D8       [0]    TRISD5_bit
0x02D8       [0]    load_165_dir
0x02E0       [0]    TRISE0_bit
0x02E0       [0]    clk_165_dir
0x02C8       [0]    TRISB6_bit
0x02C8       [0]    load_595_dir
0x02C8       [0]    TRISB8_bit
0x02C8       [0]    clk_595_dir
0x02C8       [0]    TRISB7_bit
0x02E0       [0]    qdata_165_dir
0x02F0       [0]    TRISG6_bit
0x02F0       [0]    switch_shcp_dir
0x02E0       [0]    TRISE7_bit
0x02E0       [0]    switchdata_dir
0x02E0       [0]    TRISE1_bit
0x02E0       [0]    switch_stcp_dir
0x02E0       [0]    TRISE6_bit
0x02C8       [0]    JOY3_dir
0x02C8       [0]    TRISB0_bit
0x02C8       [0]    JOY4_dir
0x02C8       [0]    TRISB4_bit
0x02C8       [0]    JOY2_dir
0x0638       [2]    CM3CON
0x0636       [2]    CM2CON
0x02C8       [0]    TRISB1_bit
0x02C8       [0]    JOY1_dir
0x02C8       [0]    TRISB2_bit
0x02E0       [0]    J29R29_dir
0x02C8       [0]    TRISB14_bit
0x02C8       [0]    idata_595_dir
0x02E0       [0]    TRISE5_bit
0x02C8       [0]    J29R30_dir
0x02C8       [0]    TRISB11_bit
0x02C8       [0]    JOY5_dir
0x02C8       [0]    TRISB12_bit
0x02C8       [0]    JOY6_dir
0x0324       [2]    AD1CON3
0x0322       [2]    AD1CON2
0x0332       [2]    AD1CSSH
0x0330       [2]    AD1CSSL
0x0816       [2]    _ADC_Get_Sample_Ptr
0x0328       [2]    AD1CHS0
0x032A       [2]    AD1PCFGH
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0232       [2]    U2STA
0x0238       [2]    U2BRG
0x0230       [2]    U2MODE
0x0084       [0]    T1IF_bit
0x0084       [2]    IFS0bits
0x0818       [2]    _UART_Tx_Idle_Ptr
0x081A       [2]    _UART_Wr_Ptr
0x0234       [2]    U2TXREG
0x081C       [2]    _UART_Rdy_Ptr
0x081E       [2]    _UART_Rd_Ptr
0x02E2       [0]    RE5_bit
0x02F0       [0]    rs_485_rxtx_pin_direction
0x02F0       [0]    rs_485_RX_direction
0x02E2       [0]    buton_acil_stop
0x02F0       [0]    rs_485_TX_direction
0x0096       [2]    IEC1bits
0x0820       [1]    _trig
0x0821       [2]    _crcResult
0x0086       [2]    IFS1bits
0x06A6       [2]    RPINR19bits
0x0742       [2]    OSCCONbits
0x0232       [2]    U2STAbits
0x06DA       [2]    RPOR13bits
0x0824       [0]    _P2C21R62
0x0824       [0]    _P2C22R63
0x0824       [0]    _P3R30
0x0824       [0]    _P3R25
0x0824       [0]    _P2C23R64
0x02E2       [0]    RE1_bit
0x02E2       [0]    qdata_165
0x0824       [0]    _P2C24R65
0x0824       [0]    _P2C25R66
0x0824       [0]    _P2C33R72
0x0824       [0]    _P3R46
0x0824       [0]    _P3R26
0x0824       [0]    _P3R35
0x0824       [0]    _P3R40
0x0824       [0]    _P2C30R69
0x0824       [0]    _P2C31R70
0x0824       [0]    _P2C34R73
0x0824       [0]    _P2C29R68
0x0826       [0]    _P2C32R71
0x0826       [0]    _P3R9
0x02CA       [0]    RB8_bit
0x0826       [0]    _P3R2
0x0826       [0]    _P3R6
0x02CA       [0]    idata_595
0x02F0       [0]    TRISG8_bit
0x02F0       [0]    TRISG9_bit
0x02F4       [0]    LATG8_bit
0x02F0       [0]    TRISG7_bit
0x0826       [0]    _P3R8
0x02CA       [0]    clk_595
0x02CA       [0]    RB7_bit
0x0826       [0]    _P2C26R67
0x02CA       [0]    RB6_bit
0x02CA       [0]    load_595
0x0826       [0]    _P3R1
0x0826       [0]    _P3R5
0x0826       [0]    _P3R4
0x0826       [0]    _P3R7
0x0826       [0]    _P1R55
0x0826       [0]    _P1R34
0x02DA       [0]    load_165
0x0826       [0]    _P1R29
0x0826       [0]    _P1R18
0x0826       [0]    _P1R44
0x0826       [0]    _P1R28
0x0828       [0]    _P1R39
0x0828       [0]    _P1R23
0x02DA       [0]    RD5_bit
0x0634       [2]    CM1CON
0x032C       [2]    AD1PCFGL
0x082A     [255]    _rs485_TX_DATA
0x02E2       [0]    RE0_bit
0x02E2       [0]    clk_165
0x02F4       [0]    rs_485_rxtx_pin
0x0828       [0]    _P3R57
0x0828       [0]    _P1R22
0x0828       [0]    _P1R33
0x0828       [0]    _P3R51
0x0828       [0]    _P1R17
0x0828       [0]    _P3R36
0x0828       [0]    _P3R31
0x0828       [0]    _P3R47
0x0828       [0]    _P3R41
0x0828       [0]    _P1R38
0x0828       [0]    _P1R49
0x0828       [0]    _P1R32
0x0828       [0]    _P1R42
0x0828       [0]    _P1R19
0x092A       [0]    _P1R50
0x092A       [0]    _P1R27
0x092A       [0]    _P1R43
0x092A       [0]    _P1R37
0x092A       [0]    _P1R56
0x0800       [4]    _msgToSend
0x0804       [2]    _j5_analog
0x0806       [2]    _e
0x0808       [2]    _j
0x080A       [2]    _d
0x080C       [1]    _outputSet
0x080E       [2]    _j1_analog
0x0810       [2]    _j2_analog
0x080D       [1]    _gonderilen_acil_stop
0x0812       [2]    _j3_analog
0x0814       [2]    _j4_analog
0x0230       [2]    U2MODE
0x0232       [2]    U2STA
0x0234       [2]    U2TXREG
0x0238       [2]    U2BRG
0x0014       [2]    FARG_UART2_Write__data
0x0014       [4]    FARG_Delay_Cyc_Long_CycNo
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0014       [2]    FARG_fnxChecksum_input
0x0016       [2]    FARG_fnxChecksum_length
0x0018       [2]    FARG_fnxChecksum_crcResult
0x0324       [2]    AD1CON3
0x0328       [2]    AD1CHS0
0x032A       [2]    AD1PCFGH
0x032C       [2]    AD1PCFGL
0x0330       [2]    AD1CSSL
0x0332       [2]    AD1CSSH
0x0014       [2]    FARG_abs_a
0x0014       [2]    FARG_ADC1_Get_Sample_channel
0x0014       [2]    FARG_UART2TX_length
0x0014       [2]    FARG_UART_Set_Active_read_ptr
0x0016       [2]    FARG_UART_Set_Active_write_ptr
0x0018       [2]    FARG_UART_Set_Active_ready_ptr
0x001A       [2]    FARG_UART_Set_Active_tx_idle_ptr
0x0014       [4]    FARG_UART2_Init_baud_rate
0x0014       [1]    FARG_risingEdgeFnx_buttonInfo
0x0016       [2]    FARG_risingEdgeFnx_memBit
0x0634       [2]    CM1CON
0x0636       [2]    CM2CON
0x0638       [2]    CM3CON
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000       [4]    ?ICS_msgToSend
0x8004       [2]    ?ICS_j5_analog
0x8006       [2]    ?ICS_e
0x8008       [2]    ?ICS_j
0x800A       [2]    ?ICS_d
0x800C       [1]    ?ICS_outputSet
0x800D       [1]    ?ICS_gonderilen_acil_stop
0x800E       [2]    ?ICS_j3_analog
0x8010       [2]    ?ICS_j4_analog
0x8012       [2]    ?ICS_j1_analog
0x8014       [2]    ?ICS_j2_analog
