#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb 15 14:44:19 2025
# Process ID         : 293989
# Current directory  : /home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_config_register_0_0_synth_1
# Command line       : vivado -log system_config_register_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_config_register_0_0.tcl
# Log file           : /home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_config_register_0_0_synth_1/system_config_register_0_0.vds
# Journal file       : /home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_config_register_0_0_synth_1/vivado.jou
# Running On         : adnepukan-deepin
# Platform           : Deepin
# Operating System   : Deepin 20.9
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency      : 2500.000 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16454 MB
# Swap memory        : 77309 MB
# Total Virtual      : 93763 MB
# Available Virtual  : 80032 MB
#-----------------------------------------------------------
source system_config_register_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adnepukan/aicas4qwen/hardware/ip_repo/config_register_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/adnepukan/vitis/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_config_register_0_0
Command: synth_design -top system_config_register_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 294046
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2443.148 ; gain = 126.684 ; free physical = 234 ; free virtual = 74788
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_config_register_0_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_config_register_0_0/synth/system_config_register_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'config_register' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/cdac/src/config_register.v:4]
INFO: [Synth 8-6157] synthesizing module 'config_register_slave_lite_v1_0_S00_AXI' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/cdac/src/config_register_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/cdac/src/config_register_slave_lite_v1_0_S00_AXI.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/cdac/src/config_register_slave_lite_v1_0_S00_AXI.v:396]
INFO: [Synth 8-6155] done synthesizing module 'config_register_slave_lite_v1_0_S00_AXI' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/cdac/src/config_register_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'config_register' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/cdac/src/config_register.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_config_register_0_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_config_register_0_0/synth/system_config_register_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_cpu_valid in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2523.117 ; gain = 206.652 ; free physical = 196 ; free virtual = 74689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2526.086 ; gain = 209.621 ; free physical = 194 ; free virtual = 74687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2526.086 ; gain = 209.621 ; free physical = 194 ; free virtual = 74687
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.086 ; gain = 0.000 ; free physical = 194 ; free virtual = 74684
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.750 ; gain = 0.000 ; free physical = 188 ; free virtual = 74671
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2654.562 ; gain = 21.812 ; free physical = 193 ; free virtual = 74677
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2654.562 ; gain = 338.098 ; free physical = 211 ; free virtual = 74688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2662.566 ; gain = 346.102 ; free physical = 199 ; free virtual = 74687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2662.566 ; gain = 346.102 ; free physical = 194 ; free virtual = 74683
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'config_register_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'config_register_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'config_register_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'config_register_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2662.566 ; gain = 346.102 ; free physical = 187 ; free virtual = 74689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	  11 Input   32 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_cpu_valid in module config_register_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2662.566 ; gain = 346.102 ; free physical = 212 ; free virtual = 74650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3260.148 ; gain = 943.684 ; free physical = 170 ; free virtual = 74101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3261.148 ; gain = 944.684 ; free physical = 170 ; free virtual = 74101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3271.172 ; gain = 954.707 ; free physical = 199 ; free virtual = 74086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 163 ; free virtual = 73933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 163 ; free virtual = 73933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 163 ; free virtual = 73933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 163 ; free virtual = 73933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 163 ; free virtual = 73933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 163 ; free virtual = 73933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     4|
|3     |LUT3  |     4|
|4     |LUT4  |     2|
|5     |LUT5  |     3|
|6     |LUT6  |   176|
|7     |MUXF7 |    64|
|8     |MUXF8 |    32|
|9     |FDRE  |   339|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 161 ; free virtual = 73931
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3431.984 ; gain = 987.043 ; free physical = 173 ; free virtual = 73940
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3431.984 ; gain = 1115.520 ; free physical = 173 ; free virtual = 73940
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3431.984 ; gain = 0.000 ; free physical = 340 ; free virtual = 74107
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3431.984 ; gain = 0.000 ; free physical = 321 ; free virtual = 74091
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7b53f691
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3431.984 ; gain = 1960.582 ; free physical = 321 ; free virtual = 74092
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2742.265; main = 2736.568; forked = 305.310
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4140.316; main = 3414.184; forked = 909.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3438.191 ; gain = 0.000 ; free physical = 324 ; free virtual = 74094
INFO: [Common 17-1381] The checkpoint '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_config_register_0_0_synth_1/system_config_register_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_config_register_0_0, cache-ID = 89680a1a867fd309
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3438.191 ; gain = 0.000 ; free physical = 330 ; free virtual = 74103
INFO: [Common 17-1381] The checkpoint '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_config_register_0_0_synth_1/system_config_register_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_config_register_0_0_utilization_synth.rpt -pb system_config_register_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 14:44:53 2025...
