{
  "module_name": "lpasscorecc-sc7180.c",
  "hash_id": "37db359813a5762b6bf62ebda0c7f75e7fdb884f04aee30bf7cf3e3ef322cd59",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/lpasscorecc-sc7180.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/pm_clock.h>\n#include <linux/pm_runtime.h>\n#include <linux/of.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,lpasscorecc-sc7180.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD,\n\tP_SLEEP_CLK,\n};\n\nstatic struct pll_vco fabia_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic const struct alpha_pll_config lpass_lpaaudio_dig_pll_config = {\n\t.l = 0x20,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.user_ctl_val = 0x00005105,\n\t.user_ctl_hi_val = 0x00004805,\n};\n\nstatic const u8 clk_alpha_pll_regs_offset[][PLL_OFF_MAX_REGS] = {\n\t[CLK_ALPHA_PLL_TYPE_FABIA] =  {\n\t\t[PLL_OFF_L_VAL] = 0x04,\n\t\t[PLL_OFF_CAL_L_VAL] = 0x8,\n\t\t[PLL_OFF_USER_CTL] = 0x0c,\n\t\t[PLL_OFF_USER_CTL_U] = 0x10,\n\t\t[PLL_OFF_USER_CTL_U1] = 0x14,\n\t\t[PLL_OFF_CONFIG_CTL] = 0x18,\n\t\t[PLL_OFF_CONFIG_CTL_U] = 0x1C,\n\t\t[PLL_OFF_CONFIG_CTL_U1] = 0x20,\n\t\t[PLL_OFF_TEST_CTL] = 0x24,\n\t\t[PLL_OFF_TEST_CTL_U] = 0x28,\n\t\t[PLL_OFF_STATUS] = 0x30,\n\t\t[PLL_OFF_OPMODE] = 0x38,\n\t\t[PLL_OFF_FRAC] = 0x40,\n\t},\n};\n\nstatic struct clk_alpha_pll lpass_lpaaudio_dig_pll = {\n\t.offset = 0x1000,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs_offset[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"lpass_lpaaudio_dig_pll\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table\n\t\t\tpost_div_table_lpass_lpaaudio_dig_pll_out_odd[] = {\n\t{ 0x5, 5 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv lpass_lpaaudio_dig_pll_out_odd = {\n\t.offset = 0x1000,\n\t.post_div_shift = 12,\n\t.post_div_table = post_div_table_lpass_lpaaudio_dig_pll_out_odd,\n\t.num_post_div =\n\t\tARRAY_SIZE(post_div_table_lpass_lpaaudio_dig_pll_out_odd),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"lpass_lpaaudio_dig_pll_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&lpass_lpaaudio_dig_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic const struct parent_map lpass_core_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 5 },\n};\n\nstatic const struct clk_parent_data lpass_core_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &lpass_lpaaudio_dig_pll_out_odd.clkr.hw },\n};\n\nstatic const struct parent_map lpass_core_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic struct clk_rcg2 core_clk_src = {\n\t.cmd_rcgr = 0x1d000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"core_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"bi_tcxo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ext_mclk0_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_ext_lpaif_clk_src[] = {\n\tF(256000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 15, 1, 32),\n\tF(512000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 15, 1, 16),\n\tF(768000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 10, 1, 16),\n\tF(1024000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 15, 1, 8),\n\tF(1536000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 10, 1, 8),\n\tF(2048000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 15, 1, 4),\n\tF(3072000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 10, 1, 4),\n\tF(4096000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 15, 1, 2),\n\tF(6144000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 10, 1, 2),\n\tF(8192000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 15, 0, 0),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(12288000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 10, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24576000, P_LPASS_LPAAUDIO_DIG_PLL_OUT_ODD, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ext_mclk0_clk_src = {\n\t.cmd_rcgr = 0x20000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_0,\n\t.freq_tbl = ftbl_ext_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ext_mclk0_clk_src\",\n\t\t.parent_data = lpass_core_cc_parent_data_0,\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 lpaif_pri_clk_src = {\n\t.cmd_rcgr = 0x10000,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_0,\n\t.freq_tbl = ftbl_ext_lpaif_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"lpaif_pri_clk_src\",\n\t\t.parent_data = lpass_core_cc_parent_data_0,\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 lpaif_sec_clk_src = {\n\t.cmd_rcgr = 0x11000,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_0,\n\t.freq_tbl = ftbl_ext_lpaif_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"lpaif_sec_clk_src\",\n\t\t.parent_data = lpass_core_cc_parent_data_0,\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch lpass_audio_core_ext_mclk0_clk = {\n\t.halt_reg = 0x20014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x20014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x20014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"lpass_audio_core_ext_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&ext_mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_core_lpaif_pri_ibit_clk = {\n\t.halt_reg = 0x10018,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x10018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x10018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"lpass_audio_core_lpaif_pri_ibit_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&lpaif_pri_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_core_lpaif_sec_ibit_clk = {\n\t.halt_reg = 0x11018,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x11018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x11018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"lpass_audio_core_lpaif_sec_ibit_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&lpaif_sec_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_core_sysnoc_mport_core_clk = {\n\t.halt_reg = 0x23000,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x23000,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x23000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"lpass_audio_core_sysnoc_mport_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *lpass_core_cc_sc7180_clocks[] = {\n\t[EXT_MCLK0_CLK_SRC] = &ext_mclk0_clk_src.clkr,\n\t[LPAIF_PRI_CLK_SRC] = &lpaif_pri_clk_src.clkr,\n\t[LPAIF_SEC_CLK_SRC] = &lpaif_sec_clk_src.clkr,\n\t[CORE_CLK_SRC] = &core_clk_src.clkr,\n\t[LPASS_AUDIO_CORE_EXT_MCLK0_CLK] = &lpass_audio_core_ext_mclk0_clk.clkr,\n\t[LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CLK] =\n\t\t&lpass_audio_core_lpaif_pri_ibit_clk.clkr,\n\t[LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CLK] =\n\t\t&lpass_audio_core_lpaif_sec_ibit_clk.clkr,\n\t[LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CLK] =\n\t\t&lpass_audio_core_sysnoc_mport_core_clk.clkr,\n\t[LPASS_LPAAUDIO_DIG_PLL] = &lpass_lpaaudio_dig_pll.clkr,\n\t[LPASS_LPAAUDIO_DIG_PLL_OUT_ODD] = &lpass_lpaaudio_dig_pll_out_odd.clkr,\n};\n\nstatic struct gdsc lpass_pdc_hm_gdsc = {\n\t.gdscr = 0x3090,\n\t.pd = {\n\t\t.name = \"lpass_pdc_hm_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc lpass_audio_hm_gdsc = {\n\t.gdscr = 0x9090,\n\t.pd = {\n\t\t.name = \"lpass_audio_hm_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc lpass_core_hm_gdsc = {\n\t.gdscr = 0x0,\n\t.pd = {\n\t\t.name = \"lpass_core_hm_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc *lpass_core_hm_sc7180_gdscs[] = {\n\t[LPASS_CORE_HM_GDSCR] = &lpass_core_hm_gdsc,\n};\n\nstatic struct gdsc *lpass_audio_hm_sc7180_gdscs[] = {\n\t[LPASS_PDC_HM_GDSCR] = &lpass_pdc_hm_gdsc,\n\t[LPASS_AUDIO_HM_GDSCR] = &lpass_audio_hm_gdsc,\n};\n\nstatic struct regmap_config lpass_core_cc_sc7180_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc lpass_core_hm_sc7180_desc = {\n\t.config = &lpass_core_cc_sc7180_regmap_config,\n\t.gdscs = lpass_core_hm_sc7180_gdscs,\n\t.num_gdscs = ARRAY_SIZE(lpass_core_hm_sc7180_gdscs),\n};\n\nstatic const struct qcom_cc_desc lpass_core_cc_sc7180_desc = {\n\t.config = &lpass_core_cc_sc7180_regmap_config,\n\t.clks = lpass_core_cc_sc7180_clocks,\n\t.num_clks = ARRAY_SIZE(lpass_core_cc_sc7180_clocks),\n};\n\nstatic const struct qcom_cc_desc lpass_audio_hm_sc7180_desc = {\n\t.config = &lpass_core_cc_sc7180_regmap_config,\n\t.gdscs = lpass_audio_hm_sc7180_gdscs,\n\t.num_gdscs = ARRAY_SIZE(lpass_audio_hm_sc7180_gdscs),\n};\n\nstatic int lpass_setup_runtime_pm(struct platform_device *pdev)\n{\n\tint ret;\n\n\tpm_runtime_use_autosuspend(&pdev->dev);\n\tpm_runtime_set_autosuspend_delay(&pdev->dev, 500);\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_pm_clk_create(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_clk_add(&pdev->dev, \"iface\");\n\tif (ret < 0)\n\t\tdev_err(&pdev->dev, \"failed to acquire iface clock\\n\");\n\n\treturn pm_runtime_resume_and_get(&pdev->dev);\n}\n\nstatic int lpass_core_cc_sc7180_probe(struct platform_device *pdev)\n{\n\tconst struct qcom_cc_desc *desc;\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = lpass_setup_runtime_pm(pdev);\n\tif (ret)\n\t\treturn ret;\n\n\tlpass_core_cc_sc7180_regmap_config.name = \"lpass_audio_cc\";\n\tdesc = &lpass_audio_hm_sc7180_desc;\n\tret = qcom_cc_probe_by_index(pdev, 1, desc);\n\tif (ret)\n\t\tgoto exit;\n\n\tlpass_core_cc_sc7180_regmap_config.name = \"lpass_core_cc\";\n\tregmap = qcom_cc_map(pdev, &lpass_core_cc_sc7180_desc);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tgoto exit;\n\t}\n\n\t \n\tregmap_update_bits(regmap, 0x24000, BIT(0), BIT(0));\n\n\t \n\tregmap_write(regmap, 0x1008, 0x20);\n\tregmap_update_bits(regmap, 0x1014, BIT(0), BIT(0));\n\n\tclk_fabia_pll_configure(&lpass_lpaaudio_dig_pll, regmap,\n\t\t\t\t&lpass_lpaaudio_dig_pll_config);\n\n\tret = qcom_cc_really_probe(pdev, &lpass_core_cc_sc7180_desc, regmap);\n\n\tpm_runtime_mark_last_busy(&pdev->dev);\nexit:\n\tpm_runtime_put_autosuspend(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic int lpass_hm_core_probe(struct platform_device *pdev)\n{\n\tconst struct qcom_cc_desc *desc;\n\tint ret;\n\n\tret = lpass_setup_runtime_pm(pdev);\n\tif (ret)\n\t\treturn ret;\n\n\tlpass_core_cc_sc7180_regmap_config.name = \"lpass_hm_core\";\n\tdesc = &lpass_core_hm_sc7180_desc;\n\n\tret = qcom_cc_probe_by_index(pdev, 0, desc);\n\n\tpm_runtime_mark_last_busy(&pdev->dev);\n\tpm_runtime_put_autosuspend(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id lpass_hm_sc7180_match_table[] = {\n\t{\n\t\t.compatible = \"qcom,sc7180-lpasshm\",\n\t},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, lpass_hm_sc7180_match_table);\n\nstatic const struct of_device_id lpass_core_cc_sc7180_match_table[] = {\n\t{\n\t\t.compatible = \"qcom,sc7180-lpasscorecc\",\n\t},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, lpass_core_cc_sc7180_match_table);\n\nstatic const struct dev_pm_ops lpass_pm_ops = {\n\tSET_RUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n};\n\nstatic struct platform_driver lpass_core_cc_sc7180_driver = {\n\t.probe = lpass_core_cc_sc7180_probe,\n\t.driver = {\n\t\t.name = \"lpass_core_cc-sc7180\",\n\t\t.of_match_table = lpass_core_cc_sc7180_match_table,\n\t\t.pm = &lpass_pm_ops,\n\t},\n};\n\nstatic struct platform_driver lpass_hm_sc7180_driver = {\n\t.probe = lpass_hm_core_probe,\n\t.driver = {\n\t\t.name = \"lpass_hm-sc7180\",\n\t\t.of_match_table = lpass_hm_sc7180_match_table,\n\t\t.pm = &lpass_pm_ops,\n\t},\n};\n\nstatic int __init lpass_sc7180_init(void)\n{\n\tint ret;\n\n\tret = platform_driver_register(&lpass_core_cc_sc7180_driver);\n\tif (ret)\n\t\treturn ret;\n\n\tret = platform_driver_register(&lpass_hm_sc7180_driver);\n\tif (ret) {\n\t\tplatform_driver_unregister(&lpass_core_cc_sc7180_driver);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\nsubsys_initcall(lpass_sc7180_init);\n\nstatic void __exit lpass_sc7180_exit(void)\n{\n\tplatform_driver_unregister(&lpass_hm_sc7180_driver);\n\tplatform_driver_unregister(&lpass_core_cc_sc7180_driver);\n}\nmodule_exit(lpass_sc7180_exit);\n\nMODULE_DESCRIPTION(\"QTI LPASS_CORE_CC SC7180 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}