git clone --depth 1 --no-tags https://github.com/cp024s/Switch-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740806117
git clone --depth 1 --no-tags https://github.com/yildiraysabanci/OpenLaneChipDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741214895
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Design_Simple_Arithmetic_Logic_Unit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741283030
git clone --depth 1 --no-tags https://github.com/george91731/Verilog_small_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741343341
git clone --depth 1 --no-tags https://github.com/madhu0369/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741421507
git clone --depth 1 --no-tags https://github.com/shibawu/iclab_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740095708
git clone --depth 1 --no-tags https://github.com/MeganTsou/EECS_Lab-IC-contest-Geofence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742025648
git clone --depth 1 --no-tags https://github.com/vanphuc1208/Simple-SPI-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741748391
git clone --depth 1 --no-tags https://github.com/chokkapuvandana/Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742498088
git clone --depth 1 --no-tags https://github.com/NivedK-S/Verilog_Implementation_of_SPI_Communication_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742568552
git clone --depth 1 --no-tags https://github.com/hsiang20/CVSD_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743631097
git clone --depth 1 --no-tags https://github.com/C-Tadaki-S/LABDIGI_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743007746
git clone --depth 1 --no-tags https://github.com/wt2590/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742697335
git clone --depth 1 --no-tags https://github.com/majiddrn/ComputerArchitectureCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742800195
git clone --depth 1 --no-tags https://github.com/hihio112/systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742859040
git clone --depth 1 --no-tags https://github.com/rishabh4749/2State_2Input_Syn_Moore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743992599
git clone --depth 1 --no-tags https://github.com/spklmt/CQU_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744004879
git clone --depth 1 --no-tags https://github.com/Chitak1439/nsritcollege.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744413092
git clone --depth 1 --no-tags https://github.com/KElgenidy/DD1-Simple-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745907825
git clone --depth 1 --no-tags https://github.com/mercurius-rl/HardwareMacro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746299378
git clone --depth 1 --no-tags https://github.com/CastleFirstKR/systolic_array_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740363967
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_rdmx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742657207
git clone --depth 1 --no-tags https://github.com/hank09901/CVSD_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745356395
git clone --depth 1 --no-tags https://github.com/R0h1th-1DD4E2/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742801237
git clone --depth 1 --no-tags https://github.com/vanphuc1208/RAM-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741802908
git clone --depth 1 --no-tags https://github.com/ttwag/EEC180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741704703
git clone --depth 1 --no-tags https://github.com/tyrotoxism1/MIPS_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744642353
git clone --depth 1 --no-tags https://github.com/aadarsh-chouragade/Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745914131
git clone --depth 1 --no-tags https://github.com/bagayoko89/VHDL-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739909993
git clone --depth 1 --no-tags https://github.com/PeterChen7274/ASIC-CPU-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740277027
git clone --depth 1 --no-tags https://github.com/oOWinOo/Pong-Game-Hardwaresys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740409713
git clone --depth 1 --no-tags https://github.com/RodSchz/timer_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740614371
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/135.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742933009
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/114.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743254294
git clone --depth 1 --no-tags https://github.com/rishabh4749/VGA_FPGA_Interfacing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743240226
git clone --depth 1 --no-tags https://github.com/dashuthe1/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742899192
git clone --depth 1 --no-tags https://github.com/CatKingWoof/soc_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742074306
git clone --depth 1 --no-tags https://github.com/Aneesh-VS/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742292175
git clone --depth 1 --no-tags https://github.com/puranikvinit/traffic-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742333472
git clone --depth 1 --no-tags https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB-D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742521878
git clone --depth 1 --no-tags https://github.com/obliguedon/asciidoc-2-pdf-kit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747203775
git clone --depth 1 --no-tags https://github.com/ESN2024/LACHENAL_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742445354
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_Final-Project-UART_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746578513
git clone --depth 1 --no-tags https://github.com/dmridmrir/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747552906
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/nexys_sevenseg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747071130
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/RISC-V_GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747788405
git clone --depth 1 --no-tags https://github.com/kanishkan/caraveltimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747691135
git clone --depth 1 --no-tags https://github.com/sus11s53/2023_Spring_NCTU_ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741383459
git clone --depth 1 --no-tags https://github.com/Griseoh/MIPS32-Implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748314214
git clone --depth 1 --no-tags https://github.com/haibaoAzarashi/LFSR-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743952779
git clone --depth 1 --no-tags https://github.com/Prajwaln2002/Internship_R_type.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744157268
git clone --depth 1 --no-tags https://github.com/Fann-level-MAX/jadwal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742098939
git clone --depth 1 --no-tags https://github.com/rafmillan/verilog_HDL_bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740237767
git clone --depth 1 --no-tags https://github.com/Ivan890129/Soc_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744141405
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/16-points-Radix-2-FFT-Processor-with-Delay-Feedback-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741509165
git clone --depth 1 --no-tags https://github.com/yeahxun/EX_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744400208
git clone --depth 1 --no-tags https://github.com/KumarPujala/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744399685
git clone --depth 1 --no-tags https://github.com/yrabbit/led-water.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744727462
git clone --depth 1 --no-tags https://github.com/kieranC0s/elec-374-digital-systems-engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744619024
git clone --depth 1 --no-tags https://github.com/Wing1ok/SYSU_cpu_verilog_FPGA_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745882608
git clone --depth 1 --no-tags https://github.com/narajoEmmanuel/ALU-Design-and-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745785218
git clone --depth 1 --no-tags https://github.com/narajoEmmanuel/Millisecond-Counter-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745782793
git clone --depth 1 --no-tags https://github.com/osowatzke/ECE_574A_Assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742209235
git clone --depth 1 --no-tags https://github.com/jbiggins-cyber/fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747070029
git clone --depth 1 --no-tags https://github.com/tsarnadelis/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745438119
git clone --depth 1 --no-tags https://github.com/telos27/rv-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746500008
git clone --depth 1 --no-tags https://github.com/KT0331/NTU_2023_Fall_CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747197543
git clone --depth 1 --no-tags https://github.com/M4rkX-Y/embedded_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743211877
git clone --depth 1 --no-tags https://github.com/yoshiki9636/tiny_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739916763
git clone --depth 1 --no-tags https://github.com/pfrrodrigues/SimpleModelCpp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744713464
git clone --depth 1 --no-tags https://github.com/N4g3stic/JK-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742002310
git clone --depth 1 --no-tags https://github.com/harshanabandara/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741539301
git clone --depth 1 --no-tags https://github.com/5S-Peter/TestVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744937513
git clone --depth 1 --no-tags https://github.com/BavQueens/ELEC-374-Group-28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747970588
git clone --depth 1 --no-tags https://github.com/CarlosEngler/LabDigi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745954354
git clone --depth 1 --no-tags https://github.com/leoxxx00/three-in-with-two-out-Verilog-digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739845591
git clone --depth 1 --no-tags https://github.com/FluffyGazelle/hockey_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739795935
git clone --depth 1 --no-tags https://github.com/BEpaul/fpga-cnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739687772
git clone --depth 1 --no-tags https://github.com/BhoomiVarshney/Alarm-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740300609
git clone --depth 1 --no-tags https://github.com/PABL186/pdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740779750
git clone --depth 1 --no-tags https://github.com/vanphuc1208/UART-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740796090
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-A-single-Clock-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740829427
git clone --depth 1 --no-tags https://github.com/Andresr35/3300VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742092517
git clone --depth 1 --no-tags https://github.com/Lojain-Abdalrazaq/ENCS4370-Computer-Architecture-Course-Project-Multicycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741241813
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/caravel_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741697017
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/caravel_walkthrough_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741696873
git clone --depth 1 --no-tags https://github.com/kanishk1605/BCD_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741566226
git clone --depth 1 --no-tags https://github.com/kai2777/Breakout-clone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741982875
git clone --depth 1 --no-tags https://github.com/Mohamed-Adel-ELshiemy/floating-point-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742426810
git clone --depth 1 --no-tags https://github.com/BHa2R00/float.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742751508
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743267306
