/user/Labs_user/chipw2/vhdl_student/exercise_9/graphic_output/graphic_output_package.vhd {1 {vcom -work work -2008 -explicit -vopt /user/Labs_user/chipw2/vhdl_student/exercise_9/graphic_output/graphic_output_package.vhd
Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package graphic_output_package

} {} {}} /user/Labs_user/chipw2/vhdl_student/exercise_9/graphic_output/graphic_output.vhd {1 {vcom -work work -2008 -explicit -vopt /user/Labs_user/chipw2/vhdl_student/exercise_9/graphic_output/graphic_output.vhd
Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package graphic_output_package
-- Compiling entity graphic_output
-- Compiling architecture rtl of graphic_output

} {} {}}
