<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>数字系统设计 作业 04</title>
<link rel="stylesheet" type="text/css" href="w.css" />
</head>
<body>

<img src="04q.png" width="615" height="363" alt="多路选择器"/>
<hr/>

<h1>一 Verilog设计文件</h1>
<h2>2选1 mux2x1.v</h2>
<pre>module mux2x1(output dout, input sel, input [1:0] din);
    bufif1 b1(dout, din[1], sel);
    bufif0 b0(dout, din[0], sel);
endmodule</pre>
<hr/>
<h2>2选1测试平台</h2>
<pre>`include "mux2x1.v"
module tb_mux2x1;
    reg in1;
    reg in0;
    reg sel;
    wire out;
    mux2x1 m(out, sel, {in1, in0});
    initial
    begin
        in1=1'b0;
        in0=1'b0;
        sel=1'b0;
    end
    always
        #20 in1=~in1;
    always
        #10 in0=~in0;
    always
        #50 sel=~sel;
endmodule</pre>
<hr/>
<h2>4选1 mux4x1.v</h2>
<pre>module mux4x1(output dout, input [1:0] sel, input [3:0] din);
    assign dout=(sel==2'h0)?din[0]:1'bz;
    assign dout=(sel==2'h1)?din[1]:1'bz;
    assign dout=(sel==2'h2)?din[2]:1'bz;
    assign dout=(sel==2'h3)?din[3]:1'bz;
endmodule</pre>
<hr/>
<h2>4选1测试平台</h2>
<pre>`include "mux4x1.v"
module tb_mux4x1;
    reg in3;
    reg in2;
    reg in1;
    reg in0;
    reg [1:0] sel;
    wire out;
    mux4x1 m(out, sel, {in3, in2, in1, in0});
    initial
    begin
        in3=1'b0;
        in2=1'b0;
        in1=1'b0;
        in0=1'b0;
        sel=1'b0;
    end
    always
        #25 in3=~in3;
    always
        #9  in2=~in2;
    always
        #3  in1=~in1;
    always
        #1  in0=~in0;
    always
        #50 sel=sel+1;
endmodule</pre>
<hr/>

<h1>二 仿真分析图</h1>
<img src="04w2.png" width="626" height="151" alt="波形"/>
<img src="04w4.png" width="606" height="106" alt="波形"/>
<hr/>

<h1>三 仿真监控结果</h1>
<hr/>

<h1>四 结果分析</h1>
<hr/>

</body>
</html>
