<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f10x__rcc_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_rcc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* ------------ RCC registers bit address in the alias region ----------- */</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga539e07c3b3c55f1f1d47231341fb11e1">   47</a></span>&#160;<span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gafa1d3d0ea72132df651c76fc1bdffffc">   52</a></span>&#160;<span class="preprocessor">#define CR_OFFSET                 (RCC_OFFSET + 0x00)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga3d3085e491cbef815d223afbe5bf1930">   53</a></span>&#160;<span class="preprocessor">#define HSION_BitNumber           0x00</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gac3290a833c0e35ec17d32c2d494e6133">   54</a></span>&#160;<span class="preprocessor">#define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">   57</a></span>&#160;<span class="preprocessor">#define PLLON_BitNumber           0x18</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">   58</a></span>&#160;<span class="preprocessor">#define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; <span class="comment">/* Alias word address of PLL2ON bit */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"> #define PLL2ON_BitNumber          0x1A</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"> #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; <span class="comment">/* Alias word address of PLL3ON bit */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"> #define PLL3ON_BitNumber          0x1C</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"> #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga253fa44d87aabc55f0cd6628e77a51fd">   71</a></span>&#160;<span class="preprocessor">#define CSSON_BitNumber           0x13</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaca914aed10477ae4090fea0a9639b1ea">   72</a></span>&#160;<span class="preprocessor">#define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* --- CFGR Register ---*/</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Alias word address of USBPRE bit */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga8682298330c3b9bae1992e4f1a0af985">   77</a></span>&#160;<span class="preprocessor">#define CFGR_OFFSET               (RCC_OFFSET + 0x04)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gad758d602b6d2b93a04cb8ada87c20c82">   80</a></span>&#160;<span class="preprocessor"> #define USBPRE_BitNumber          0x16</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gabde4e60349b8412a79611c0aeb27c3a2">   81</a></span>&#160;<span class="preprocessor"> #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"> #define OTGFSPRE_BitNumber        0x16</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"> #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* --- BDCR Register ---*/</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">   90</a></span>&#160;<span class="preprocessor">#define BDCR_OFFSET               (RCC_OFFSET + 0x20)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga9302c551752124766afc4cee65436405">   91</a></span>&#160;<span class="preprocessor">#define RTCEN_BitNumber           0x0F</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaf70aaf70b0752ccb3a60307b2fb46038">   92</a></span>&#160;<span class="preprocessor">#define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Alias word address of BDRST bit */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gae6718158034388d8fde8caaa28ffe8b9">   95</a></span>&#160;<span class="preprocessor">#define BDRST_BitNumber           0x10</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga892fdf297b85b85cbaf0723649b31818">   96</a></span>&#160;<span class="preprocessor">#define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga984cbe73312b6d3d355c5053763d499a">  101</a></span>&#160;<span class="preprocessor">#define CSR_OFFSET                (RCC_OFFSET + 0x24)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga3f9dbe50769ce2a63ae12520433b9b40">  102</a></span>&#160;<span class="preprocessor">#define LSION_BitNumber           0x00</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaa253e36e7e5fb02998c0e4d0388abc52">  103</a></span>&#160;<span class="preprocessor">#define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* --- CFGR2 Register ---*/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; <span class="comment">/* Alias word address of I2S2SRC bit */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"> #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"> #define I2S2SRC_BitNumber         0x11</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"> #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; <span class="comment">/* Alias word address of I2S3SRC bit */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"> #define I2S3SRC_BitNumber         0x12</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"> #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* ---------------------- RCC registers bit mask ------------------------ */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* CR register bit mask */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga98f5ef520febdb0a1cd8f407f8e5e62f">  121</a></span>&#160;<span class="preprocessor">#define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga84972845ff646ce1d3902d54dd7b9bc6">  122</a></span>&#160;<span class="preprocessor">#define CR_HSEBYP_Set             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga8185e6ea6e9abafcdee0e5f58e62805e">  123</a></span>&#160;<span class="preprocessor">#define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaca6ef9e2f11b921355809a5eccfec864">  124</a></span>&#160;<span class="preprocessor">#define CR_HSEON_Set              ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gac6a6adccdfb5a34541e2cdf01daf98ce">  125</a></span>&#160;<span class="preprocessor">#define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* CFGR register bit mask */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL) </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"> #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaea605b2eaea5332218130fc2d20d917c">  131</a></span>&#160;<span class="preprocessor"> #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga26ac4de307d4c081867dc0344f54c17a">  134</a></span>&#160;<span class="preprocessor">#define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga8fd33db1092dfc565314b7bf395bba23">  135</a></span>&#160;<span class="preprocessor">#define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga025835ddeb698b8c119ddf355b2fbded">  136</a></span>&#160;<span class="preprocessor">#define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaefba904c88a72c7e2c12e8fcef38300a">  137</a></span>&#160;<span class="preprocessor">#define CFGR_SWS_Mask             ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga41e0b286664f76c2057cffb134809c51">  138</a></span>&#160;<span class="preprocessor">#define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga55937d93be56562243d92c507145112c">  139</a></span>&#160;<span class="preprocessor">#define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaca06c6cc484e08423a56cfca6928b9ae">  140</a></span>&#160;<span class="preprocessor">#define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gab02d8032f451eb5a1d139007ff57f22e">  141</a></span>&#160;<span class="preprocessor">#define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga74838e1873c5e4c46eef61a81b1bd2c5">  142</a></span>&#160;<span class="preprocessor">#define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gab2ee73d52f48cb201e493e381928d1ae">  143</a></span>&#160;<span class="preprocessor">#define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga63883951c986cf6dc1d6a8775f821af7">  144</a></span>&#160;<span class="preprocessor">#define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga12eb3f1b37b9101bf3810374bad68703">  145</a></span>&#160;<span class="preprocessor">#define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaead9b35ba6e98274613c28d24bd228cc">  146</a></span>&#160;<span class="preprocessor">#define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* CSR register bit mask */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga415e9d29487f0ef4101a9c6e4f20151f">  149</a></span>&#160;<span class="preprocessor">#define CSR_RMVF_Set              ((uint32_t)0x01000000)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL) </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* CFGR2 register bit mask */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"> #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"> #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"> #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"> #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"> #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* RCC Flag Mask */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">  163</a></span>&#160;<span class="preprocessor">#define FLAG_Mask                 ((uint8_t)0x1F)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">  166</a></span>&#160;<span class="preprocessor">#define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga43f47430582c9575970901533e525bb5">  169</a></span>&#160;<span class="preprocessor">#define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* CFGR register byte 4 (Bits[31:24]) base address */</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga5fea86b59ec4be059d922db57cca3b3f">  172</a></span>&#160;<span class="preprocessor">#define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* BDCR register base address */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___r_c_c___private___defines.html#ga40b5a415d697b6af7babd8a208c92435">  175</a></span>&#160;<span class="preprocessor">#define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">static</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keyword">static</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t ADCPrescTable[4] = {2, 4, 6, 8};</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga413f6422be11b1334abe60b3bff2e062">  217</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xF8FF0000;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xF0FF0000;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor">   </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xFF80FFFF;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">/* Reset PLL2ON and PLL3ON bits */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xEBFFFFFF;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00FF0000;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">/* Reset CFGR2 register */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = 0x00000000;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x009F0000;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">/* Reset CFGR2 register */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = 0x00000000;      </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x009F0000;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga432b3281546d23345642d55f8670a93d">  270</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga432b3281546d23345642d55f8670a93d">RCC_HSEConfig</a>(uint32_t RCC_HSE)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___h_s_e__configuration.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(RCC_HSE));</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">/* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">/* Reset HSEON bit */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= <a class="code" href="group___r_c_c___private___defines.html#ga8185e6ea6e9abafcdee0e5f58e62805e">CR_HSEON_Reset</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= <a class="code" href="group___r_c_c___private___defines.html#ga98f5ef520febdb0a1cd8f407f8e5e62f">CR_HSEBYP_Reset</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">/* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">switch</span>(RCC_HSE)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___h_s_e__configuration.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>:</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="comment">/* Set HSEON bit */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___r_c_c___private___defines.html#gaca6ef9e2f11b921355809a5eccfec864">CR_HSEON_Set</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___h_s_e__configuration.html#ga09061e9909d5f588baa7bfb0f7edd9fa">RCC_HSE_Bypass</a>:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="comment">/* Set HSEBYP and HSEON bits */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___r_c_c___private___defines.html#ga84972845ff646ce1d3902d54dd7b9bc6">CR_HSEBYP_Set</a> | <a class="code" href="group___r_c_c___private___defines.html#gaca6ef9e2f11b921355809a5eccfec864">CR_HSEON_Set</a>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gae0f15692614dd048ee4110a056f001dc">  304</a></span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code" href="group___r_c_c___private___functions.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> status = <a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> HSEStatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    HSEStatus = <a class="code" href="group___r_c_c___private___functions.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(<a class="code" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    StartUpCounter++;  </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  } <span class="keywordflow">while</span>((StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>) &amp;&amp; (HSEStatus == <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>));</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group___r_c_c___private___functions.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(<a class="code" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    status = <a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    status = <a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  }  </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">return</span> (status);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;}</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gaa2d6a35f5c2e0f86317c3beb222677fc">  334</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a>(uint8_t HSICalibrationValue)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a>(HSICalibrationValue));</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">/* Clear HSITRIM[4:0] bits */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c___private___defines.html#gac6a6adccdfb5a34541e2cdf01daf98ce">CR_HSITRIM_Mask</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">/* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  tmpreg |= (uint32_t)HSICalibrationValue &lt;&lt; 3;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR = tmpreg;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga0c6772a1e43765909495f57815ef69e2">  354</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c___private___defines.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga0f67634cbe721f2c42f022d2a93229c8">  378</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga0f67634cbe721f2c42f022d2a93229c8">RCC_PLLConfig</a>(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;{</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___p_l_l__entry__clock__source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">IS_RCC_PLL_SOURCE</a>(RCC_PLLSource));</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___p_l_l__multiplication__factor.html#gaad04edea77632618678f528dcb2b0cd5">IS_RCC_PLL_MUL</a>(RCC_PLLMul));</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">/* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c___private___defines.html#gaea605b2eaea5332218130fc2d20d917c">CFGR_PLL_Mask</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">/* Set the PLL configuration bits */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  tmpreg |= RCC_PLLSource | RCC_PLLMul;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;}</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga84dee53c75e58fdb53571716593c2272">  401</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;{</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c___private___defines.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;}</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="keywordtype">void</span> RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;{</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  </div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PREDIV1(RCC_PREDIV1_Div));</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">/* Clear PREDIV1[3:0] and PREDIV1SRC bits */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  tmpreg &amp;= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Set the PREDIV1 clock source and division factor */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = tmpreg;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="keywordtype">void</span> RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;{</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PREDIV2(RCC_PREDIV2_Div));</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">/* Clear PREDIV2[3:0] bits */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  tmpreg &amp;= ~CFGR2_PREDIV2;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">/* Set the PREDIV2 division factor */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  tmpreg |= RCC_PREDIV2_Div;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = tmpreg;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;}</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keywordtype">void</span> RCC_PLL2Config(uint32_t RCC_PLL2Mul)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;{</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLL2_MUL(RCC_PLL2Mul));</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">/* Clear PLL2Mul[3:0] bits */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  tmpreg &amp;= ~CFGR2_PLL2MUL;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="comment">/* Set the PLL2 configuration bits */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  tmpreg |= RCC_PLL2Mul;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = tmpreg;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;}</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keywordtype">void</span> RCC_PLL2Cmd(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;{</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;}</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keywordtype">void</span> RCC_PLL3Config(uint32_t RCC_PLL3Mul)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLL3_MUL(RCC_PLL3Mul));</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="comment">/* Clear PLL3Mul[3:0] bits */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  tmpreg &amp;= ~CFGR2_PLL3MUL;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="comment">/* Set the PLL3 configuration bits */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  tmpreg |= RCC_PLL3Mul;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = tmpreg;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="keywordtype">void</span> RCC_PLL3Cmd(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;{</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga3551a36a8f0a3dc96a74d6b939048337">  564</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a>(uint32_t RCC_SYSCLKSource)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___system__clock__source.html#gaae9d6172a72b0a90cb3703aa59258c57">IS_RCC_SYSCLK_SOURCE</a>(RCC_SYSCLKSource));</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="comment">/* Clear SW[1:0] bits */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c___private___defines.html#ga41e0b286664f76c2057cffb134809c51">CFGR_SW_Mask</a>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">/* Set SW[1:0] bits according to RCC_SYSCLKSource value */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  tmpreg |= RCC_SYSCLKSource;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;}</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gaaeb32311c208b2a980841c9c884a41ea">  587</a></span>&#160;uint8_t <a class="code" href="group___r_c_c___private___functions.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;{</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">return</span> ((uint8_t)(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#gaefba904c88a72c7e2c12e8fcef38300a">CFGR_SWS_Mask</a>));</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;}</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga9d0aec72e236c6cdf3a3a82dfb525491">  608</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a>(uint32_t RCC_SYSCLK)</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_h_b__clock__source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_SYSCLK));</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="comment">/* Clear HPRE[3:0] bits */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c___private___defines.html#ga55937d93be56562243d92c507145112c">CFGR_HPRE_Reset_Mask</a>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">/* Set HPRE[3:0] bits according to RCC_SYSCLK value */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  tmpreg |= RCC_SYSCLK;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga448137346d4292985d4e7a61dd1a824f">  634</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a>(uint32_t RCC_HCLK)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;{</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_p_b1___a_p_b2__clock__source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="comment">/* Clear PPRE1[2:0] bits */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c___private___defines.html#gab02d8032f451eb5a1d139007ff57f22e">CFGR_PPRE1_Reset_Mask</a>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="comment">/* Set PPRE1[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  tmpreg |= RCC_HCLK;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;}</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga09f9c010a4adca9e036da42c2ca6126a">  660</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a>(uint32_t RCC_HCLK)</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_p_b1___a_p_b2__clock__source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="comment">/* Clear PPRE2[2:0] bits */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c___private___defines.html#gab2ee73d52f48cb201e493e381928d1ae">CFGR_PPRE2_Reset_Mask</a>;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">/* Set PPRE2[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  tmpreg |= RCC_HCLK &lt;&lt; 3;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gaa953aa226e9ce45300d535941e4dfe2f">  700</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a>(uint8_t RCC_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;{</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___interrupt__source.html#ga710d72ccf88ddbec09b033c81a571a83">IS_RCC_IT</a>(RCC_IT));</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">/* Perform Byte access to RCC_CIR bits to enable the selected interrupts */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> |= RCC_IT;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  }</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">/* Perform Byte access to RCC_CIR bits to disable the selected interrupts */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> &amp;= (uint8_t)~RCC_IT;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;}</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga895b3ff3d143c990f1cd0146aa260081">  728</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga895b3ff3d143c990f1cd0146aa260081">RCC_USBCLKConfig</a>(uint32_t RCC_USBCLKSource)</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;{</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___u_s_b___device__clock__source.html#ga484f7834b5506d9879ed84660c894250">IS_RCC_USBCLK_SOURCE</a>(RCC_USBCLKSource));</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c___private___defines.html#gabde4e60349b8412a79611c0aeb27c3a2">CFGR_USBPRE_BB</a> = RCC_USBCLKSource;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="keywordtype">void</span> RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;}</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gadda89cdb838bf49e5fa10f3f774530a4">  766</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#gadda89cdb838bf49e5fa10f3f774530a4">RCC_ADCCLKConfig</a>(uint32_t RCC_PCLK2)</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;{</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_d_c__clock__source.html#ga6a9c4fb239566f0f3d44c8cc266e528b">IS_RCC_ADCCLK</a>(RCC_PCLK2));</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">/* Clear ADCPRE[1:0] bits */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c___private___defines.html#ga12eb3f1b37b9101bf3810374bad68703">CFGR_ADCPRE_Reset_Mask</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">/* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  tmpreg |= RCC_PCLK2;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;}</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="keywordtype">void</span> RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;{</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="keywordtype">void</span> RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;{</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga65209ab5c3589b249c7d70f978735ca6">  829</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a>(uint8_t RCC_LSE)</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;{</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___l_s_e__configuration.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(RCC_LSE));</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">/* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">/* Reset LSEON bit */</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___l_s_e__configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="comment">/* Reset LSEBYP bit */</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___l_s_e__configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="comment">/* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">switch</span>(RCC_LSE)</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___l_s_e__configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <span class="comment">/* Set LSEON bit */</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___l_s_e__configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      </div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___l_s_e__configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a>:</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;      <span class="comment">/* Set LSEBYP and LSEON bits */</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___l_s_e__configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a> | <a class="code" href="group___l_s_e__configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      <span class="keywordflow">break</span>;            </div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      </div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      <span class="keywordflow">break</span>;      </div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  }</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;}</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga81e3ca29fd154ac2019bba6936d6d5ed">  862</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;{</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c___private___defines.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;}</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga1473d8a5a020642966359611c44181b0">  879</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a>(uint32_t RCC_RTCCLKSource)</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;{</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_t_c__clock__source.html#gae76a0340b02b5342e756fa0d2112ebf5">IS_RCC_RTCCLK_SOURCE</a>(RCC_RTCCLKSource));</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="comment">/* Select the RTC clock source */</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= RCC_RTCCLKSource;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;}</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga9802f84846df2cea8e369234ed13b159">  893</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;{</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c___private___defines.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;}</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga3e9944fd1ed734275222bbb3e3f29993">  908</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a>(<a class="code" href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a>* RCC_Clocks)</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#ifdef  STM32F10X_CL</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  uint32_t prediv1factor = 0;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#gaefba904c88a72c7e2c12e8fcef38300a">CFGR_SWS_Mask</a>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  </div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;      RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock */</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = <a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock */</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      <span class="comment">/* Get PLL clock source and multiplication factor ----------------------*/</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      pllmull = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#ga26ac4de307d4c081867dc0344f54c17a">CFGR_PLLMull_Mask</a>;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      pllsource = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#ga8fd33db1092dfc565314b7bf395bba23">CFGR_PLLSRC_Mask</a>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      </div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL      </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      pllmull = ( pllmull &gt;&gt; 18) + 2;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      </div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      <span class="keywordflow">if</span> (pllsource == 0x00)</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      {<span class="comment">/* HSI oscillator clock divided by 2 selected as PLL clock entry */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = (<a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      }</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"> #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;       prediv1factor = (<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; CFGR2_PREDIV1) + 1;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;       <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;       RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / prediv1factor) * pllmull; </div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"> #else</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        <span class="comment">/* HSE selected as PLL clock entry */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#ga025835ddeb698b8c119ddf355b2fbded">CFGR_PLLXTPRE_Mask</a>) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        {<span class="comment">/* HSE oscillator clock divided by 2 */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;          RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        }</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;          RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = <a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> * pllmull;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        }</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"> #endif</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      }</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      pllmull = pllmull &gt;&gt; 18;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      </div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      <span class="keywordflow">if</span> (pllmull != 0x0D)</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      {</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;         pllmull += 2;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      }</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      { <span class="comment">/* PLL multiplication factor = PLL input clock * 6.5 */</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        pllmull = 13 / 2; </div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;      }</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            </div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      <span class="keywordflow">if</span> (pllsource == 0x00)</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;      {<span class="comment">/* HSI oscillator clock divided by 2 selected as PLL clock entry */</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;        RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = (<a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      }</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      {<span class="comment">/* PREDIV1 selected as PLL clock entry */</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        </div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        <span class="comment">/* Get PREDIV1 clock source and division factor */</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        prediv1source = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; CFGR2_PREDIV1SRC;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        prediv1factor = (<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; CFGR2_PREDIV1) + 1;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        <span class="keywordflow">if</span> (prediv1source == 0)</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        { <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;          RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / prediv1factor) * pllmull;          </div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        }</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        {<span class="comment">/* PLL2 clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;          </div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;          <span class="comment">/* Get PREDIV2 division factor and PLL2 multiplication factor */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;          prediv2factor = ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; CFGR2_PREDIV2) &gt;&gt; 4) + 1;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;          pll2mull = ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; CFGR2_PLL2MUL) &gt;&gt; 8 ) + 2; </div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;          RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = (((<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         </div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      }</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  }</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="comment">/* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#gaca06c6cc484e08423a56cfca6928b9ae">CFGR_HPRE_Set_Mask</a>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  tmp = tmp &gt;&gt; 4;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  presc = APBAHBPrescTable[tmp];</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">HCLK_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="comment">/* Get PCLK1 prescaler */</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#ga74838e1873c5e4c46eef61a81b1bd2c5">CFGR_PPRE1_Set_Mask</a>;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  tmp = tmp &gt;&gt; 8;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  presc = APBAHBPrescTable[tmp];</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="comment">/* PCLK1 clock frequency */</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#add4cfc63c35178d187107edc764e0b8f">PCLK1_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="comment">/* Get PCLK2 prescaler */</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#ga63883951c986cf6dc1d6a8775f821af7">CFGR_PPRE2_Set_Mask</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  tmp = tmp &gt;&gt; 11;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  presc = APBAHBPrescTable[tmp];</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="comment">/* PCLK2 clock frequency */</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">PCLK2_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="comment">/* Get ADCCLK prescaler */</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___r_c_c___private___defines.html#gaead9b35ba6e98274613c28d24bd228cc">CFGR_ADCPRE_Set_Mask</a>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  tmp = tmp &gt;&gt; 14;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  presc = ADCPrescTable[tmp];</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="comment">/* ADCCLK clock frequency */</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#aa3dad8af3bb364b6232cf5446d478e7d">ADCCLK_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">PCLK2_Frequency</a> / presc;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;}</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gae0b30d8598b8393bdba9c3fefba3a968"> 1064</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#gae0b30d8598b8393bdba9c3fefba3a968">RCC_AHBPeriphClockCmd</a>(uint32_t RCC_AHBPeriph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;{</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_h_b__peripheral.html#ga5fbf97a9c9f5742c94cde6ffe389aedc">IS_RCC_AHB_PERIPH</a>(RCC_AHBPeriph));</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= RCC_AHBPeriph;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  }</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~RCC_AHBPeriph;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  }</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;}</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga56ff55caf8d835351916b40dd030bc87"> 1095</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;{</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a>(RCC_APB2Periph));</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= RCC_APB2Periph;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  }</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  {</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  }</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;}</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gaee7cc5d73af7fe1986fceff8afd3973e"> 1126</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;{</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_p_b1__peripheral.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  {</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= RCC_APB1Periph;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  }</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  {</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  }</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;}</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="keywordtype">void</span> RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;{</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= RCC_AHBPeriph;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~RCC_AHBPeriph;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  }</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;}</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gad94553850ac07106a27ee85fec37efdf"> 1185</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;{</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a>(RCC_APB2Periph));</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= RCC_APB2Periph;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  {</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  }</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;}</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#gab197ae4369c10b92640a733b40ed2801"> 1216</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;{</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___a_p_b1__peripheral.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  {</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= RCC_APB1Periph;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  }</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  {</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  }</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;}</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga636c3b72f35391e67f12a551b15fa54a"> 1237</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;{</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c___private___defines.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;}</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494"> 1250</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;{</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c___private___defines.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;}</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga8f62b86c6ca8ae6585ba1cec79431fe5"> 1282</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga8f62b86c6ca8ae6585ba1cec79431fe5">RCC_MCOConfig</a>(uint8_t RCC_MCO)</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;{</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___clock__source__to__output__on___m_c_o__pin.html#ga0c2d4d6aa8881e01b8c06d8816284b73">IS_RCC_MCO</a>(RCC_MCO));</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="comment">/* Perform Byte access to MCO bits to select the MCO source */</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#ga5fea86b59ec4be059d922db57cca3b3f">CFGR_BYTE4_ADDRESS</a> = RCC_MCO;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;}</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga2897bdc52f272031c44fb1f72205d295"> 1326</a></span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___r_c_c___private___functions.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(uint8_t RCC_FLAG)</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;{</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  uint32_t statusreg = 0;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___flag.html#gaa27dea5bb62b26d0881e649770252158">IS_RCC_FLAG</a>(RCC_FLAG));</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">/* Get the RCC register index */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  tmp = RCC_FLAG &gt;&gt; 5;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">if</span> (tmp == 1)               <span class="comment">/* The flag to check is in CR register */</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    statusreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  }</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp == 2)          <span class="comment">/* The flag to check is in BDCR register */</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  {</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    statusreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  }</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">else</span>                       <span class="comment">/* The flag to check is in CSR register */</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  {</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    statusreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  }</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="comment">/* Get the flag position */</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  tmp = RCC_FLAG &amp; <a class="code" href="group___r_c_c___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">FLAG_Mask</a>;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="keywordflow">if</span> ((statusreg &amp; ((uint32_t)1 &lt;&lt; tmp)) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  {</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  }</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  {</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  }</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;}</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga53f909dbb15a54124419084ebda97d72"> 1371</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;{</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="comment">/* Set RMVF bit to clear the reset flags */</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group___r_c_c___private___defines.html#ga415e9d29487f0ef4101a9c6e4f20151f">CSR_RMVF_Set</a>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga6126c99f398ee4be410ad76ae3aee18f"> 1402</a></span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___r_c_c___private___functions.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a>(uint8_t RCC_IT)</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;{</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___interrupt__source.html#ga7a1b771d6d9c2d8346ab58a1f046f6a6">IS_RCC_GET_IT</a>(RCC_IT));</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="comment">/* Check the status of the specified RCC interrupt */</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; RCC_IT) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  {</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  }</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  {</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  }</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="comment">/* Return the RCC_IT status */</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;}</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___r_c_c___private___functions.html#ga529842d165910f8f87e26115da36089b"> 1448</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___private___functions.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a>(uint8_t RCC_IT)</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;{</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___interrupt__source.html#ga8374741e47d696accd1a72647650ba63">IS_RCC_CLEAR_IT</a>(RCC_IT));</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="comment">/* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">     pending bits */</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c___private___defines.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a> = RCC_IT;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;}</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00130">stm32f10x.h:130</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_a41b9859d33954117daf7fab42f804b92"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00049">stm32f10x_rcc.h:49</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gac6a6adccdfb5a34541e2cdf01daf98ce"><div class="ttname"><a href="group___r_c_c___private___defines.html#gac6a6adccdfb5a34541e2cdf01daf98ce">CR_HSITRIM_Mask</a></div><div class="ttdeci">#define CR_HSITRIM_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00125">stm32f10x_rcc.c:125</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaea605b2eaea5332218130fc2d20d917c"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaea605b2eaea5332218130fc2d20d917c">CFGR_PLL_Mask</a></div><div class="ttdeci">#define CFGR_PLL_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00131">stm32f10x_rcc.c:131</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaca914aed10477ae4090fea0a9639b1ea"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a></div><div class="ttdeci">#define CR_CSSON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00072">stm32f10x_rcc.c:72</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga892fdf297b85b85cbaf0723649b31818"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a></div><div class="ttdeci">#define BDCR_BDRST_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00096">stm32f10x_rcc.c:96</a></div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___r_t_c__clock__source_html_gae76a0340b02b5342e756fa0d2112ebf5"><div class="ttname"><a href="group___r_t_c__clock__source.html#gae76a0340b02b5342e756fa0d2112ebf5">IS_RCC_RTCCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_RTCCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00459">stm32f10x_rcc.h:459</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gab2ee73d52f48cb201e493e381928d1ae"><div class="ttname"><a href="group___r_c_c___private___defines.html#gab2ee73d52f48cb201e493e381928d1ae">CFGR_PPRE2_Reset_Mask</a></div><div class="ttdeci">#define CFGR_PPRE2_Reset_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00143">stm32f10x_rcc.c:143</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaefba904c88a72c7e2c12e8fcef38300a"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaefba904c88a72c7e2c12e8fcef38300a">CFGR_SWS_Mask</a></div><div class="ttdeci">#define CFGR_SWS_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00137">stm32f10x_rcc.c:137</a></div></div>
<div class="ttc" id="group___a_p_b1___a_p_b2__clock__source_html_gab70f1257ea47c1da4def8e351af4d9f2"><div class="ttname"><a href="group___a_p_b1___a_p_b2__clock__source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a></div><div class="ttdeci">#define IS_RCC_PCLK(PCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00330">stm32f10x_rcc.h:330</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gaaeb32311c208b2a980841c9c884a41ea"><div class="ttname"><a href="group___r_c_c___private___functions.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a></div><div class="ttdeci">uint8_t RCC_GetSYSCLKSource(void)</div><div class="ttdoc">Returns the clock source used as system clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00587">stm32f10x_rcc.c:587</a></div></div>
<div class="ttc" id="group___l_s_e__configuration_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group___l_s_e__configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00444">stm32f10x_rcc.h:444</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_a2ba325067f3d464ad7955358932563d8"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00048">stm32f10x_rcc.h:48</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga12eb3f1b37b9101bf3810374bad68703"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga12eb3f1b37b9101bf3810374bad68703">CFGR_ADCPRE_Reset_Mask</a></div><div class="ttdeci">#define CFGR_ADCPRE_Reset_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00145">stm32f10x_rcc.c:145</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga8f62b86c6ca8ae6585ba1cec79431fe5"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga8f62b86c6ca8ae6585ba1cec79431fe5">RCC_MCOConfig</a></div><div class="ttdeci">void RCC_MCOConfig(uint8_t RCC_MCO)</div><div class="ttdoc">Selects the clock source to output on MCO pin. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01282">stm32f10x_rcc.c:1282</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga5fea86b59ec4be059d922db57cca3b3f"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga5fea86b59ec4be059d922db57cca3b3f">CFGR_BYTE4_ADDRESS</a></div><div class="ttdeci">#define CFGR_BYTE4_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00172">stm32f10x_rcc.c:172</a></div></div>
<div class="ttc" id="group___h_s_e__configuration_html_ga287bbcafd73d07ec915c2f793301908a"><div class="ttname"><a href="group___h_s_e__configuration.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a></div><div class="ttdeci">#define IS_RCC_HSE(HSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00070">stm32f10x_rcc.h:70</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group___r_c_c___private___functions.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01216">stm32f10x_rcc.c:1216</a></div></div>
<div class="ttc" id="group___r_c_c___flag_html_ga173edf47bec93cf269a0e8d0fec9997c"><div class="ttname"><a href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a></div><div class="ttdeci">#define RCC_FLAG_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00596">stm32f10x_rcc.h:596</a></div></div>
<div class="ttc" id="group___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00524">stm32f10x.h:524</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga56ff55caf8d835351916b40dd030bc87"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the High Speed APB (APB2) peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01095">stm32f10x_rcc.c:1095</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga3f1fb2589cb8b5ac2f7121aba1135a5f"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a></div><div class="ttdeci">#define CR_PLLON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00058">stm32f10x_rcc.c:58</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga98f5ef520febdb0a1cd8f407f8e5e62f"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga98f5ef520febdb0a1cd8f407f8e5e62f">CR_HSEBYP_Reset</a></div><div class="ttdeci">#define CR_HSEBYP_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00121">stm32f10x_rcc.c:121</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga432b3281546d23345642d55f8670a93d"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga432b3281546d23345642d55f8670a93d">RCC_HSEConfig</a></div><div class="ttdeci">void RCC_HSEConfig(uint32_t RCC_HSE)</div><div class="ttdoc">Configures the External High Speed oscillator (HSE). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00270">stm32f10x_rcc.c:270</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gabde4e60349b8412a79611c0aeb27c3a2"><div class="ttname"><a href="group___r_c_c___private___defines.html#gabde4e60349b8412a79611c0aeb27c3a2">CFGR_USBPRE_BB</a></div><div class="ttdeci">#define CFGR_USBPRE_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00081">stm32f10x_rcc.c:81</a></div></div>
<div class="ttc" id="group___p_l_l__entry__clock__source_html_ga8a8a84a16989bb4e5aca1af65ccf9a1b"><div class="ttname"><a href="group___p_l_l__entry__clock__source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">IS_RCC_PLL_SOURCE</a></div><div class="ttdeci">#define IS_RCC_PLL_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00086">stm32f10x_rcc.h:86</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga40b5a415d697b6af7babd8a208c92435"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a></div><div class="ttdeci">#define BDCR_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00175">stm32f10x_rcc.c:175</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga636c3b72f35391e67f12a551b15fa54a"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a></div><div class="ttdeci">void RCC_BackupResetCmd(FunctionalState NewState)</div><div class="ttdoc">Forces or releases the Backup domain reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01237">stm32f10x_rcc.c:1237</a></div></div>
<div class="ttc" id="group___r_c_c___interrupt__source_html_ga8374741e47d696accd1a72647650ba63"><div class="ttname"><a href="group___r_c_c___interrupt__source.html#ga8374741e47d696accd1a72647650ba63">IS_RCC_CLEAR_IT</a></div><div class="ttdeci">#define IS_RCC_CLEAR_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00353">stm32f10x_rcc.h:353</a></div></div>
<div class="ttc" id="group___h_s_e__configuration_html_ga09061e9909d5f588baa7bfb0f7edd9fa"><div class="ttname"><a href="group___h_s_e__configuration.html#ga09061e9909d5f588baa7bfb0f7edd9fa">RCC_HSE_Bypass</a></div><div class="ttdeci">#define RCC_HSE_Bypass</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00069">stm32f10x_rcc.h:69</a></div></div>
<div class="ttc" id="group___r_c_c___flag_html_gafda50a08dc048f7c272bf04ec9c2c2b7"><div class="ttname"><a href="group___r_c_c___flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a></div><div class="ttdeci">#define IS_RCC_CALIBRATION_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00626">stm32f10x_rcc.h:626</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_aa3dad8af3bb364b6232cf5446d478e7d"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#aa3dad8af3bb364b6232cf5446d478e7d">RCC_ClocksTypeDef::ADCCLK_Frequency</a></div><div class="ttdeci">uint32_t ADCCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00052">stm32f10x_rcc.h:52</a></div></div>
<div class="ttc" id="group___p_l_l__multiplication__factor_html_gaad04edea77632618678f528dcb2b0cd5"><div class="ttname"><a href="group___p_l_l__multiplication__factor.html#gaad04edea77632618678f528dcb2b0cd5">IS_RCC_PLL_MUL</a></div><div class="ttdeci">#define IS_RCC_PLL_MUL(MUL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00118">stm32f10x_rcc.h:118</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00218">core_cm0.h:218</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00128">stm32f10x.h:128</a></div></div>
<div class="ttc" id="group___h_s_e__configuration_html_gabc4f70a44776c557af20496b04d9a9db"><div class="ttname"><a href="group___h_s_e__configuration.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a></div><div class="ttdeci">#define RCC_HSE_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00068">stm32f10x_rcc.h:68</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01443">stm32f10x.h:1443</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga529842d165910f8f87e26115da36089b"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a></div><div class="ttdeci">void RCC_ClearITPendingBit(uint8_t RCC_IT)</div><div class="ttdoc">Clears the RCC&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01448">stm32f10x_rcc.c:1448</a></div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00524">stm32f10x.h:524</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___u_s_b___device__clock__source_html_ga484f7834b5506d9879ed84660c894250"><div class="ttname"><a href="group___u_s_b___device__clock__source.html#ga484f7834b5506d9879ed84660c894250">IS_RCC_USBCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_USBCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00378">stm32f10x_rcc.h:378</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga8185e6ea6e9abafcdee0e5f58e62805e"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga8185e6ea6e9abafcdee0e5f58e62805e">CR_HSEON_Reset</a></div><div class="ttdeci">#define CR_HSEON_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00123">stm32f10x_rcc.c:123</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga65209ab5c3589b249c7d70f978735ca6"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a></div><div class="ttdeci">void RCC_LSEConfig(uint8_t RCC_LSE)</div><div class="ttdoc">Configures the External Low Speed oscillator (LSE). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00829">stm32f10x_rcc.c:829</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaf70aaf70b0752ccb3a60307b2fb46038"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a></div><div class="ttdeci">#define BDCR_RTCEN_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00092">stm32f10x_rcc.c:92</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga895b3ff3d143c990f1cd0146aa260081"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga895b3ff3d143c990f1cd0146aa260081">RCC_USBCLKConfig</a></div><div class="ttdeci">void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)</div><div class="ttdoc">Configures the USB clock (USBCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00728">stm32f10x_rcc.c:728</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00119">stm32f10x.h:119</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga6126c99f398ee4be410ad76ae3aee18f"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a></div><div class="ttdeci">ITStatus RCC_GetITStatus(uint8_t RCC_IT)</div><div class="ttdoc">Checks whether the specified RCC interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01402">stm32f10x_rcc.c:1402</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga55937d93be56562243d92c507145112c"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga55937d93be56562243d92c507145112c">CFGR_HPRE_Reset_Mask</a></div><div class="ttdeci">#define CFGR_HPRE_Reset_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00139">stm32f10x_rcc.c:139</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gadda89cdb838bf49e5fa10f3f774530a4"><div class="ttname"><a href="group___r_c_c___private___functions.html#gadda89cdb838bf49e5fa10f3f774530a4">RCC_ADCCLKConfig</a></div><div class="ttdeci">void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)</div><div class="ttdoc">Configures the ADC clock (ADCCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00766">stm32f10x_rcc.c:766</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaca6ef9e2f11b921355809a5eccfec864"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaca6ef9e2f11b921355809a5eccfec864">CR_HSEON_Set</a></div><div class="ttdeci">#define CR_HSEON_Set</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00124">stm32f10x_rcc.c:124</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga53f909dbb15a54124419084ebda97d72"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a></div><div class="ttdeci">void RCC_ClearFlag(void)</div><div class="ttdoc">Clears the RCC reset flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01371">stm32f10x_rcc.c:1371</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga0f67634cbe721f2c42f022d2a93229c8"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga0f67634cbe721f2c42f022d2a93229c8">RCC_PLLConfig</a></div><div class="ttdeci">void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)</div><div class="ttdoc">Configures the PLL clock source and multiplication factor. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00378">stm32f10x_rcc.c:378</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00221">core_cm0.h:221</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga025835ddeb698b8c119ddf355b2fbded"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga025835ddeb698b8c119ddf355b2fbded">CFGR_PLLXTPRE_Mask</a></div><div class="ttdeci">#define CFGR_PLLXTPRE_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00136">stm32f10x_rcc.c:136</a></div></div>
<div class="ttc" id="group___r_c_c___interrupt__source_html_ga7a1b771d6d9c2d8346ab58a1f046f6a6"><div class="ttname"><a href="group___r_c_c___interrupt__source.html#ga7a1b771d6d9c2d8346ab58a1f046f6a6">IS_RCC_GET_IT</a></div><div class="ttdeci">#define IS_RCC_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00350">stm32f10x_rcc.h:350</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaead9b35ba6e98274613c28d24bd228cc"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaead9b35ba6e98274613c28d24bd228cc">CFGR_ADCPRE_Set_Mask</a></div><div class="ttdeci">#define CFGR_ADCPRE_Set_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00146">stm32f10x_rcc.c:146</a></div></div>
<div class="ttc" id="group___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00524">stm32f10x.h:524</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga9802f84846df2cea8e369234ed13b159"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a></div><div class="ttdeci">void RCC_RTCCLKCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the RTC clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00893">stm32f10x_rcc.c:893</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga74838e1873c5e4c46eef61a81b1bd2c5"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga74838e1873c5e4c46eef61a81b1bd2c5">CFGR_PPRE1_Set_Mask</a></div><div class="ttdeci">#define CFGR_PPRE1_Set_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00142">stm32f10x_rcc.c:142</a></div></div>
<div class="ttc" id="group___l_s_e__configuration_html_ga95d2678bf8f46e932e7cba75619a4d2c"><div class="ttname"><a href="group___l_s_e__configuration.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a></div><div class="ttdeci">#define IS_RCC_LSE(LSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00446">stm32f10x_rcc.h:446</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga8fd33db1092dfc565314b7bf395bba23"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga8fd33db1092dfc565314b7bf395bba23">CFGR_PLLSRC_Mask</a></div><div class="ttdeci">#define CFGR_PLLSRC_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00135">stm32f10x_rcc.c:135</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga84dee53c75e58fdb53571716593c2272"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a></div><div class="ttdeci">void RCC_PLLCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PLL. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00401">stm32f10x_rcc.c:401</a></div></div>
<div class="ttc" id="group___a_p_b2__peripheral_html_ga89a2b95e60e90a51b26b53cc4c0e7b14"><div class="ttname"><a href="group___a_p_b2__peripheral.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00519">stm32f10x_rcc.h:519</a></div></div>
<div class="ttc" id="stm32f10x__rcc_8h_html"><div class="ttname"><a href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaa253e36e7e5fb02998c0e4d0388abc52"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a></div><div class="ttdeci">#define CSR_LSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00103">stm32f10x_rcc.c:103</a></div></div>
<div class="ttc" id="group___l_s_e__configuration_html_ga6645c27708d0cad1a4ab61d2abb24c77"><div class="ttname"><a href="group___l_s_e__configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a></div><div class="ttdeci">#define RCC_LSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00443">stm32f10x_rcc.h:443</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga415e9d29487f0ef4101a9c6e4f20151f"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga415e9d29487f0ef4101a9c6e4f20151f">CSR_RMVF_Set</a></div><div class="ttdeci">#define CSR_RMVF_Set</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00149">stm32f10x_rcc.c:149</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_add4cfc63c35178d187107edc764e0b8f"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#add4cfc63c35178d187107edc764e0b8f">RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00050">stm32f10x_rcc.h:50</a></div></div>
<div class="ttc" id="stm32f10x__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__conf_8h_source.html#l00072">stm32f10x_conf.h:72</a></div></div>
<div class="ttc" id="group___a_d_c__clock__source_html_ga6a9c4fb239566f0f3d44c8cc266e528b"><div class="ttname"><a href="group___a_d_c__clock__source.html#ga6a9c4fb239566f0f3d44c8cc266e528b">IS_RCC_ADCCLK</a></div><div class="ttdeci">#define IS_RCC_ADCCLK(ADCCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00433">stm32f10x_rcc.h:433</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga2897bdc52f272031c44fb1f72205d295"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)</div><div class="ttdoc">Checks whether the specified RCC flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01326">stm32f10x_rcc.c:1326</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga63883951c986cf6dc1d6a8775f821af7"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga63883951c986cf6dc1d6a8775f821af7">CFGR_PPRE2_Set_Mask</a></div><div class="ttdeci">#define CFGR_PPRE2_Set_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00144">stm32f10x_rcc.c:144</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga0c6772a1e43765909495f57815ef69e2"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a></div><div class="ttdeci">void RCC_HSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal High Speed oscillator (HSI). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00354">stm32f10x_rcc.c:354</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gaee7cc5d73af7fe1986fceff8afd3973e"><div class="ttname"><a href="group___r_c_c___private___functions.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Low Speed APB (APB1) peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01126">stm32f10x_rcc.c:1126</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga9d0aec72e236c6cdf3a3a82dfb525491"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a></div><div class="ttdeci">void RCC_HCLKConfig(uint32_t RCC_SYSCLK)</div><div class="ttdoc">Configures the AHB clock (HCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00608">stm32f10x_rcc.c:608</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga09f9c010a4adca9e036da42c2ca6126a"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a></div><div class="ttdeci">void RCC_PCLK2Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the High Speed APB clock (PCLK2). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00660">stm32f10x_rcc.c:660</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga3e9944fd1ed734275222bbb3e3f29993"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a></div><div class="ttdeci">void RCC_GetClocksFreq(RCC_ClocksTypeDef *RCC_Clocks)</div><div class="ttdoc">Returns the frequencies of different on chip clocks. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00908">stm32f10x_rcc.c:908</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="group___r_c_c___private___functions.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01185">stm32f10x_rcc.c:1185</a></div></div>
<div class="ttc" id="group___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00522">stm32f10x.h:522</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gaa2d6a35f5c2e0f86317c3beb222677fc"><div class="ttname"><a href="group___r_c_c___private___functions.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a></div><div class="ttdeci">void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)</div><div class="ttdoc">Adjusts the Internal High Speed oscillator (HSI) calibration value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00334">stm32f10x_rcc.c:334</a></div></div>
<div class="ttc" id="group___a_h_b__clock__source_html_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><div class="ttname"><a href="group___a_h_b__clock__source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a></div><div class="ttdeci">#define IS_RCC_HCLK(HCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00312">stm32f10x_rcc.h:312</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga41e0b286664f76c2057cffb134809c51"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga41e0b286664f76c2057cffb134809c51">CFGR_SW_Mask</a></div><div class="ttdeci">#define CFGR_SW_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00138">stm32f10x_rcc.c:138</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga43f47430582c9575970901533e525bb5"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE3_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00169">stm32f10x_rcc.c:169</a></div></div>
<div class="ttc" id="group___r_c_c___flag_html_gaa27dea5bb62b26d0881e649770252158"><div class="ttname"><a href="group___r_c_c___flag.html#gaa27dea5bb62b26d0881e649770252158">IS_RCC_FLAG</a></div><div class="ttdeci">#define IS_RCC_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00608">stm32f10x_rcc.h:608</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga0ff1fd7b9a8a49cdda11b7d7261c3494"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a></div><div class="ttdeci">void RCC_ClockSecuritySystemCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Clock Security System. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01250">stm32f10x_rcc.c:1250</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_ad854f0b70a6c4cf6de6dbbdcbc99b856"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00051">stm32f10x_rcc.h:51</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaca06c6cc484e08423a56cfca6928b9ae"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaca06c6cc484e08423a56cfca6928b9ae">CFGR_HPRE_Set_Mask</a></div><div class="ttdeci">#define CFGR_HPRE_Set_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00140">stm32f10x_rcc.c:140</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gae0b30d8598b8393bdba9c3fefba3a968"><div class="ttname"><a href="group___r_c_c___private___functions.html#gae0b30d8598b8393bdba9c3fefba3a968">RCC_AHBPeriphClockCmd</a></div><div class="ttdeci">void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01064">stm32f10x_rcc.c:1064</a></div></div>
<div class="ttc" id="group___clock__source__to__output__on___m_c_o__pin_html_ga0c2d4d6aa8881e01b8c06d8816284b73"><div class="ttname"><a href="group___clock__source__to__output__on___m_c_o__pin.html#ga0c2d4d6aa8881e01b8c06d8816284b73">IS_RCC_MCO</a></div><div class="ttdeci">#define IS_RCC_MCO(MCO)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00571">stm32f10x_rcc.h:571</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gaab58c3f3f81bf1ab9a14cf3fececd8c4"><div class="ttname"><a href="group___r_c_c___private___defines.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE2_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00166">stm32f10x_rcc.c:166</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga2be62bf481cd44de9ab604efe5595ff6"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">FLAG_Mask</a></div><div class="ttdeci">#define FLAG_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00163">stm32f10x_rcc.c:163</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga1473d8a5a020642966359611c44181b0"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a></div><div class="ttdeci">void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)</div><div class="ttdoc">Configures the RTC clock (RTCCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00879">stm32f10x_rcc.c:879</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga26ac4de307d4c081867dc0344f54c17a"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga26ac4de307d4c081867dc0344f54c17a">CFGR_PLLMull_Mask</a></div><div class="ttdeci">#define CFGR_PLLMull_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00134">stm32f10x_rcc.c:134</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gab02d8032f451eb5a1d139007ff57f22e"><div class="ttname"><a href="group___r_c_c___private___defines.html#gab02d8032f451eb5a1d139007ff57f22e">CFGR_PPRE1_Reset_Mask</a></div><div class="ttdeci">#define CFGR_PPRE1_Reset_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00141">stm32f10x_rcc.c:141</a></div></div>
<div class="ttc" id="group___l_s_e__configuration_html_gac911af00bffa1bd1b1676f582a8a88e1"><div class="ttname"><a href="group___l_s_e__configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a></div><div class="ttdeci">#define RCC_LSE_Bypass</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00445">stm32f10x_rcc.h:445</a></div></div>
<div class="ttc" id="group___r_c_c___interrupt__source_html_ga710d72ccf88ddbec09b033c81a571a83"><div class="ttname"><a href="group___r_c_c___interrupt__source.html#ga710d72ccf88ddbec09b033c81a571a83">IS_RCC_IT</a></div><div class="ttdeci">#define IS_RCC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00349">stm32f10x_rcc.h:349</a></div></div>
<div class="ttc" id="group___a_h_b__peripheral_html_ga5fbf97a9c9f5742c94cde6ffe389aedc"><div class="ttname"><a href="group___a_h_b__peripheral.html#ga5fbf97a9c9f5742c94cde6ffe389aedc">IS_RCC_AHB_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00479">stm32f10x_rcc.h:479</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gaa953aa226e9ce45300d535941e4dfe2f"><div class="ttname"><a href="group___r_c_c___private___functions.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a></div><div class="ttdeci">void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified RCC interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00700">stm32f10x_rcc.c:700</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga81e3ca29fd154ac2019bba6936d6d5ed"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a></div><div class="ttdeci">void RCC_LSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal Low Speed oscillator (LSI). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00862">stm32f10x_rcc.c:862</a></div></div>
<div class="ttc" id="group___a_p_b1__peripheral_html_gab68e85308494436c4c55a69c42a79f36"><div class="ttname"><a href="group___a_p_b1__peripheral.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00554">stm32f10x_rcc.h:554</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_gae0f15692614dd048ee4110a056f001dc"><div class="ttname"><a href="group___r_c_c___private___functions.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a></div><div class="ttdeci">ErrorStatus RCC_WaitForHSEStartUp(void)</div><div class="ttdoc">Waits for HSE start-up. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00304">stm32f10x_rcc.c:304</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga3551a36a8f0a3dc96a74d6b939048337"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a></div><div class="ttdeci">void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)</div><div class="ttdoc">Configures the system clock (SYSCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00564">stm32f10x_rcc.c:564</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00046">stm32f10x_rcc.h:46</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_ga84972845ff646ce1d3902d54dd7b9bc6"><div class="ttname"><a href="group___r_c_c___private___defines.html#ga84972845ff646ce1d3902d54dd7b9bc6">CR_HSEBYP_Set</a></div><div class="ttdeci">#define CR_HSEBYP_Set</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00122">stm32f10x_rcc.c:122</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga448137346d4292985d4e7a61dd1a824f"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a></div><div class="ttdeci">void RCC_PCLK1Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the Low Speed APB clock (PCLK1). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00634">stm32f10x_rcc.c:634</a></div></div>
<div class="ttc" id="group___r_c_c___private___functions_html_ga413f6422be11b1334abe60b3bff2e062"><div class="ttname"><a href="group___r_c_c___private___functions.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a></div><div class="ttdeci">void RCC_DeInit(void)</div><div class="ttdoc">Resets the RCC clock configuration to the default reset state. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00217">stm32f10x_rcc.c:217</a></div></div>
<div class="ttc" id="group___system__clock__source_html_gaae9d6172a72b0a90cb3703aa59258c57"><div class="ttname"><a href="group___system__clock__source.html#gaae9d6172a72b0a90cb3703aa59258c57">IS_RCC_SYSCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_SYSCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00292">stm32f10x_rcc.h:292</a></div></div>
<div class="ttc" id="group___r_c_c___private___defines_html_gac3290a833c0e35ec17d32c2d494e6133"><div class="ttname"><a href="group___r_c_c___private___defines.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a></div><div class="ttdeci">#define CR_HSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l00054">stm32f10x_rcc.c:54</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_c833da712e948f6a355b239225ed313c.html">src</a></li><li class="navelem"><a class="el" href="dir_5a697d396fb5f8837a397ab68dab737b.html">stm32f1-stdperiph</a></li><li class="navelem"><a class="el" href="stm32f10x__rcc_8c.html">stm32f10x_rcc.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
