"/u01/devel/fpga/forthsuper/source/comparator.sv=work,System Verilog"
"/u01/devel/fpga/forthsuper/source/comparator_tb.sv=work,System Verilog"
