<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="Common_Controller" device="LCMXO2-4000HC-4TG144C" default_implementation="Common_Controller">
    <Options/>
    <Implementation title="Common_Controller" dir="Common_Controller" description="Common_Controller" synthesis="synplify" default_strategy="Timing">
        <Options def_top="CC_PLL"/>
        <Source name="CC_CPLD_TOP.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="CC_CPLD_TOP"/>
        </Source>
        <Source name="CC_PROTECTION.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="CC_DEADTIME.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="CC_DEADTIME"/>
        </Source>
        <Source name="CC_PLL.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="CC_PLL"/>
        </Source>
        <Source name="Common_Controller.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="Common_Controller/Common_Controller.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="frequency/frequency.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="Simulation/Simulation.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Common_Controller1.sty"/>
</BaliProject>
