<stg><name>poly_Rq_to_S3</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 0, %0 ], [ %i_8, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %i, -347

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_8 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_s = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_coeffs_addr = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="a_coeffs_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load = load i16* %a_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 676

]]></Node>
<StgValue><ssdm name="r_coeffs_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="10">
<![CDATA[
:1  %r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load = load i16* %a_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_125 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %a_coeffs_load, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="5" op_2_bw="11">
<![CDATA[
:4  %tmp_171 = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_125, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_172 = xor i16 %tmp_171, 6144

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %r_coeffs_addr_21 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_21"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_175 = add i16 %tmp_172, %a_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_175, i16* %r_coeffs_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="10">
<![CDATA[
:1  %r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_5"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="16">
<![CDATA[
:2  %tmp_179 = trunc i16 %r_coeffs_load_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="8">
<![CDATA[
:4  %tmp_i_cast = zext i8 %tmp_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_i_cast_32 = zext i8 %tmp_179 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_cast_32"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_122 = add i8 %tmp_121, %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %r = add i9 %tmp_i_cast_32, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_123 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="5">
<![CDATA[
:9  %tmp_217_i_cast = zext i5 %tmp_123 to i6

]]></Node>
<StgValue><ssdm name="tmp_217_i_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="16">
<![CDATA[
:11  %tmp_180 = trunc i16 %r_coeffs_load_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="16">
<![CDATA[
:12  %tmp_188 = trunc i16 %r_coeffs_load_5 to i2

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_163 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %fold_i_cast = add i4 %tmp_180, %tmp

]]></Node>
<StgValue><ssdm name="fold_i_cast"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="4">
<![CDATA[
:15  %tmp_218_i_cast = zext i4 %fold_i_cast to i6

]]></Node>
<StgValue><ssdm name="tmp_218_i_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  %r_4 = add i6 %tmp_218_i_cast, %tmp_217_i_cast

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_219_i_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_4, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_219_i_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18  %tmp_164 = add i2 %tmp_188, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_165 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_122, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:20  %fold1_i_cast = add i2 %tmp_165, %tmp_164

]]></Node>
<StgValue><ssdm name="fold1_i_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="2">
<![CDATA[
:21  %tmp_220_i_cast = zext i2 %fold1_i_cast to i4

]]></Node>
<StgValue><ssdm name="tmp_220_i_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %r_5 = add i4 %tmp_220_i_cast, %tmp_219_i_cast

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_124 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_5, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_166 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_4, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:26  %fold2_i_cast = add i2 %fold1_i_cast, %tmp_166

]]></Node>
<StgValue><ssdm name="fold2_i_cast"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="2">
<![CDATA[
:24  %tmp_221_i_cast = zext i2 %tmp_124 to i3

]]></Node>
<StgValue><ssdm name="tmp_221_i_cast"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="2">
<![CDATA[
:27  %tmp_222_i_cast = zext i2 %fold2_i_cast to i3

]]></Node>
<StgValue><ssdm name="tmp_222_i_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:28  %r_6 = add i3 %tmp_222_i_cast, %tmp_221_i_cast

]]></Node>
<StgValue><ssdm name="r_6"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  %t = add i3 -3, %r_6

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:30  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:31  %c_cast = select i1 %tmp_189, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="c_cast"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:32  %tmp_223_i = and i3 %r_6, %c_cast

]]></Node>
<StgValue><ssdm name="tmp_223_i"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="3">
<![CDATA[
:33  %tmp_223_i_cast = zext i3 %tmp_223_i to i16

]]></Node>
<StgValue><ssdm name="tmp_223_i_cast"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %not_tmp_53_i = xor i1 %tmp_189, true

]]></Node>
<StgValue><ssdm name="not_tmp_53_i"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:35  %tmp_224_i_cast_cast = select i1 %not_tmp_53_i, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_224_i_cast_cast"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:36  %tmp_225_i = and i3 %t, %tmp_224_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
:37  %tmp_225_i_cast = sext i3 %tmp_225_i to i16

]]></Node>
<StgValue><ssdm name="tmp_225_i_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %tmp_226_i = xor i16 %tmp_223_i_cast, %tmp_225_i_cast

]]></Node>
<StgValue><ssdm name="tmp_226_i"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:39  store i16 %tmp_226_i, i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i10 [ 0, %3 ], [ %i_9, %5 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond = icmp eq i10 %i_1, -347

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_9 = add i10 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_176 = zext i10 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_coeffs_addr_22 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_176

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_22"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load = load i16* %r_coeffs_addr_22, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="10">
<![CDATA[
:3  %r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_4"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load = load i16* %r_coeffs_addr_22, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="10">
<![CDATA[
:3  %r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_4"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_190 = shl i16 %r_coeffs_load_4, 1

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="16">
<![CDATA[
:5  %tmp_191 = trunc i16 %r_coeffs_load_4 to i7

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:6  %tmp_170 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_191, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16">
<![CDATA[
:7  %tmp_192 = trunc i16 %r_coeffs_load to i8

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="16">
<![CDATA[
:8  %tmp_193 = trunc i16 %r_coeffs_load to i4

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="16">
<![CDATA[
:9  %tmp_194 = trunc i16 %r_coeffs_load_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:10  %tmp_173 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_194, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16">
<![CDATA[
:11  %tmp_195 = trunc i16 %r_coeffs_load_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:12  %tmp_174 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_195, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="16">
<![CDATA[
:13  %tmp_196 = trunc i16 %r_coeffs_load to i2

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %a_assign_1 = add i16 %r_coeffs_load, %tmp_190

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %a_assign_1_cast = add i8 %tmp_170, %tmp_192

]]></Node>
<StgValue><ssdm name="a_assign_1_cast"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_assign_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8">
<![CDATA[
:17  %tmp_i1_cast = zext i8 %tmp_130 to i9

]]></Node>
<StgValue><ssdm name="tmp_i1_cast"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
:18  %tmp_i2_cast = zext i8 %a_assign_1_cast to i9

]]></Node>
<StgValue><ssdm name="tmp_i2_cast"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_131 = add i8 %a_assign_1_cast, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %r_7 = add i9 %tmp_i1_cast, %tmp_i2_cast

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r_7, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="5">
<![CDATA[
:22  %tmp_217_i4_cast = zext i5 %tmp_132 to i6

]]></Node>
<StgValue><ssdm name="tmp_217_i4_cast"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %tmp_177 = add i4 %tmp_173, %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_178 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_assign_1, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_181 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_assign_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:26  %tmp_182 = add i2 %tmp_174, %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:27  %fold_i5_cast = add i4 %tmp_177, %tmp_178

]]></Node>
<StgValue><ssdm name="fold_i5_cast"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="4">
<![CDATA[
:28  %tmp_218_i6_cast = zext i4 %fold_i5_cast to i6

]]></Node>
<StgValue><ssdm name="tmp_218_i6_cast"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:29  %r_8 = add i6 %tmp_217_i4_cast, %tmp_218_i6_cast

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_219_i8_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_8, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_219_i8_cast"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:31  %tmp_183 = add i2 %tmp_182, %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_184 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_131, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %fold1_i9_cast = add i2 %tmp_183, %tmp_184

]]></Node>
<StgValue><ssdm name="fold1_i9_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_185 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_8, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="2">
<![CDATA[
:34  %tmp_220_i1_cast = zext i2 %fold1_i9_cast to i4

]]></Node>
<StgValue><ssdm name="tmp_220_i1_cast"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %r_9 = add i4 %tmp_219_i8_cast, %tmp_220_i1_cast

]]></Node>
<StgValue><ssdm name="r_9"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_133 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_9, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="2">
<![CDATA[
:37  %tmp_221_i1_cast = zext i2 %tmp_133 to i3

]]></Node>
<StgValue><ssdm name="tmp_221_i1_cast"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %fold2_i1_cast = add i2 %tmp_185, %fold1_i9_cast

]]></Node>
<StgValue><ssdm name="fold2_i1_cast"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="2">
<![CDATA[
:40  %tmp_222_i1_cast = zext i2 %fold2_i1_cast to i3

]]></Node>
<StgValue><ssdm name="tmp_222_i1_cast"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  %r_10 = add i3 %tmp_221_i1_cast, %tmp_222_i1_cast

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:42  %t_1 = add i3 -3, %r_10

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:43  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t_1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:44  %c_6_cast = select i1 %tmp_197, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="c_6_cast"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:45  %tmp_223_i1 = and i3 %r_10, %c_6_cast

]]></Node>
<StgValue><ssdm name="tmp_223_i1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="3">
<![CDATA[
:46  %tmp_223_i1_cast = zext i3 %tmp_223_i1 to i16

]]></Node>
<StgValue><ssdm name="tmp_223_i1_cast"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %not_tmp_53_i1 = xor i1 %tmp_197, true

]]></Node>
<StgValue><ssdm name="not_tmp_53_i1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:48  %tmp_224_i1_cast_cast = select i1 %not_tmp_53_i1, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_224_i1_cast_cast"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:49  %tmp_225_i1 = and i3 %t_1, %tmp_224_i1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_225_i1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="3">
<![CDATA[
:50  %tmp_225_i1_cast = sext i3 %tmp_225_i1 to i16

]]></Node>
<StgValue><ssdm name="tmp_225_i1_cast"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_226_i1 = xor i16 %tmp_223_i1_cast, %tmp_225_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_226_i1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:52  store i16 %tmp_226_i1, i16* %r_coeffs_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:53  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
