set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 471 69
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 391 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 454 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 557 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 303 73
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 410 64
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 678 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 381 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 446 76
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 457 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 543 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 435 57
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 674 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 421 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 640 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 326 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 279 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 460 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 354 73
set_location Controler_0/ADI_SPI_1/data_counter[15] 760 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 392 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 441 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 679 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 367 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 340 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 486 60
set_location Controler_0/ADI_SPI_0/addr_counter[19] 776 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 500 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 345 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 507 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 490 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 563 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 594 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 352 61
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 623 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 485 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 441 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 571 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 376 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 498 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 571 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 270 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 631 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 451 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 306 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 319 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 478 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 549 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 514 58
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 638 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 545 19
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 691 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 436 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 283 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 451 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 463 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 394 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 319 70
set_location Controler_0/ADI_SPI_0/data_counter[12] 721 43
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 641 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 757 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 552 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 458 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 322 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 529 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 518 75
set_location Controler_0/Reset_Controler_0/state_reg[1] 645 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[6] 732 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 337 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 472 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 715 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 411 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 745 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 389 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 563 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 575 64
set_location Controler_0/gpio_controler_0/read_data_frame[0] 676 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 726 45
set_location Controler_0/ADI_SPI_0/data_counter[25] 734 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[2] 750 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 462 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 271 46
set_location Communication_0/UART_Protocol_0/INV_0 440 72
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 662 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 570 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 326 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 353 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 350 60
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 643 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 335 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 421 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 472 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 329 43
set_location Controler_0/gpio_controler_0/read_data_frame[13] 724 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 590 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 593 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 563 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 428 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 291 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 531 73
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 670 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 389 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 527 43
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 572 42
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 654 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 607 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 442 73
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 647 51
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 700 48
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 781 48
set_location Controler_0/Command_Decoder_0/counter[28] 640 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 523 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 473 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 403 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 428 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 420 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 390 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 512 72
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 408 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 447 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 342 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 503 42
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 669 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 478 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 320 27
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 733 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 342 48
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 679 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 333 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 724 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 546 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 445 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 374 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 454 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 478 28
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[10] 683 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 519 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 749 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 571 22
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 672 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 453 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 173 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 401 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 296 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 513 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 364 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 330 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 490 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 330 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 453 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 371 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 597 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 479 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 284 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 505 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 440 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 570 55
set_location Controler_0/gpio_controler_0/Outputs_8[14] 656 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 452 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 574 37
set_location Controler_0/ADI_SPI_0/addr_counter[10] 767 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 500 21
set_location Controler_0/REGISTERS_0/state_reg[4] 637 46
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 557 45
set_location Controler_0/ADI_SPI_0/data_counter[21] 730 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 312 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 541 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 348 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 353 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 446 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 339 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 242 52
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 539 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 481 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 360 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 313 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 572 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 315 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 475 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 483 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 442 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 469 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 488 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 421 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 379 31
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 599 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 439 25
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 684 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 452 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 384 15
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 444 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 533 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 527 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 534 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 351 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 505 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 203 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 590 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 499 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 350 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 314 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 319 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 510 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 484 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 357 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 378 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 646 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 536 22
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 506 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 337 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 559 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 173 37
set_location Controler_0/gpio_controler_0/un19_read_signal_1 707 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 556 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 481 79
set_location Controler_0/gpio_controler_0/read_data_frame[5] 682 49
set_location Controler_0/ADI_SPI_0/data_counter[15] 724 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 386 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 486 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 298 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 484 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 561 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 481 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 482 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 338 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 516 19
set_location Controler_0/gpio_controler_0/un12_write_signal_1 639 54
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[0] 643 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 382 61
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 28 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 326 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 573 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 412 54
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 675 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 429 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 476 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3[6] 598 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 386 54
set_location Controler_0/ADI_SPI_0/addr_counter[9] 766 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 633 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 368 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 416 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 700 61
set_location Controler_0/Command_Decoder_0/decode_vector[8] 602 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 555 25
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 685 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 307 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 381 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 399 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 492 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 495 21
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 705 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 433 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 627 58
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[3] 556 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 389 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 278 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 389 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 492 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 312 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 474 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 438 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 502 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 627 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 498 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 323 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 555 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 588 54
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 559 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 767 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 473 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 393 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 479 43
set_location Controler_0/Answer_Encoder_0/periph_data[7] 569 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 505 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 498 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 570 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 502 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 550 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 473 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 449 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 191 42
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 538 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 436 73
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 641 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 492 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 503 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 327 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 338 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 317 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 342 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 570 31
set_location Controler_0/ADI_SPI_0/addr_counter[31] 788 43
set_location Controler_0/ADI_SPI_1/addr_counter[8] 789 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 428 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 461 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 491 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 456 18
set_location Controler_0/Command_Decoder_0/state_reg[9] 609 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 525 18
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 733 58
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 762 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 555 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 489 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 567 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 501 78
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 636 48
set_location Controler_0/ADI_SPI_0/data_counter[11] 720 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 468 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 529 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 334 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 470 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 358 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 319 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 510 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 427 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 326 22
set_location Controler_0/Answer_Encoder_0/periph_data_7[14] 673 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 451 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 359 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 541 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 488 54
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 720 49
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 728 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 503 58
set_location Controler_0/Answer_Encoder_0/periph_data[6] 567 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 516 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 404 57
set_location Controler_0/gpio_controler_0/un16_write_signal_1_0 649 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 469 19
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 494 21
set_location Controler_0/Answer_Encoder_0/periph_data[8] 568 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 590 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 304 63
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 739 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 478 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 530 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 508 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 493 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 186 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 390 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 308 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 388 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 484 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 325 63
set_location Controler_0/Command_Decoder_0/counter[20] 632 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 631 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 456 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 378 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 617 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 344 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 494 75
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 673 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 179 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 469 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 382 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 308 55
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 702 46
set_location Controler_0/gpio_controler_0/read_data_frame[2] 677 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 371 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 425 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 295 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 526 28
set_location Controler_0/ADI_SPI_0/addr_counter[25] 782 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 494 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 399 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 389 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 513 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 309 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 517 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 399 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 444 72
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 683 54
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 679 60
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 636 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 619 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 362 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 367 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 315 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 312 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 384 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 435 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 509 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 483 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 292 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 544 70
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 449 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 691 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 495 58
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 747 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 395 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 450 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 313 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 472 25
set_location Controler_0/Answer_Encoder_0/periph_data[3] 569 54
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 441 58
set_location Controler_0/ADI_SPI_0/sclk_4 672 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 518 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 371 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 332 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 362 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 456 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 455 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 409 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 518 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 292 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 519 18
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 703 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 557 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 432 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 306 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 387 16
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 681 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 357 34
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 682 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 273 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 484 64
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 618 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 308 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 322 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 331 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 501 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 516 75
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 742 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 402 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 376 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 731 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 317 70
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 548 37
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 440 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 345 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 413 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 281 16
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 519 27
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 646 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 498 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 605 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 355 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 296 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 436 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 170 90
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 560 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 418 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 433 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 482 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 253 52
set_location Communication_0/Communication_Controler_0/m4_e_1 574 51
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 455 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 724 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 389 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 750 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 190 42
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 595 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 342 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 511 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 291 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 437 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 342 70
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 698 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 315 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 548 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 333 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 449 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 343 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 525 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 332 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 384 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 284 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 496 58
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 604 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 410 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 510 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 443 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 729 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 598 54
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 746 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 290 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 470 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 480 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 505 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 466 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 476 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 291 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 596 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 606 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 546 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 410 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 190 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 433 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 475 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 335 52
set_location Controler_0/ADI_SPI_1/counter[0] 769 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 459 72
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 624 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 632 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 750 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 562 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 536 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 357 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 476 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 453 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 524 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 451 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 497 63
set_location Controler_0/gpio_controler_0/state_reg[1] 644 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 428 6
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 602 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 406 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 428 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 420 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 457 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 493 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 439 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 310 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 305 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 591 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 517 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 429 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 512 19
set_location Controler_0/Command_Decoder_0/decode_vector[2] 590 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 384 37
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 643 43
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 674 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 316 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 370 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 414 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 355 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 441 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 378 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 542 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 319 73
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 674 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 736 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 367 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 340 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 442 15
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 406 45
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 750 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 491 63
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 537 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 590 54
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 736 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 736 46
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 686 57
set_location Controler_0/gpio_controler_0/state_reg[5] 638 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 319 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 464 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 462 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 470 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 555 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 397 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1[6] 600 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 174 37
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 593 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 518 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 751 49
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 681 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 299 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 473 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 725 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 390 58
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 510 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 385 63
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 574 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 232 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 471 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 472 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 378 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 436 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 341 76
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 569 55
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 641 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 469 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 439 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 353 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 327 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 607 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 367 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 326 21
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 644 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 317 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 280 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 714 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 471 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 325 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 326 18
set_location Controler_0/Answer_Encoder_0/periph_data[2] 565 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 406 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 302 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 362 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 513 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 309 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 402 25
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 614 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 414 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 344 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 466 27
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 710 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 369 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 336 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 694 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 332 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 391 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 493 43
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 409 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 465 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 598 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 697 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 480 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 412 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 557 43
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 661 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 477 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 336 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 529 48
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 413 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 403 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 538 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 349 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 564 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 464 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 332 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 489 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 288 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 575 58
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 737 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 350 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 421 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 493 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 540 42
set_location Controler_0/ADI_SPI_1/addr_counter[6] 787 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 635 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 616 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 326 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 320 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 720 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 507 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 510 48
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 674 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 429 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 450 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 662 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 331 60
set_location Controler_0/ADI_SPI_1/divider_enable 779 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 705 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 515 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 333 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 359 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 358 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 470 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 325 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 679 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 532 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 374 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 478 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 397 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 573 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 511 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 400 25
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 732 48
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 666 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 463 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 356 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 491 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 478 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 707 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 495 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 520 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 299 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 395 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 369 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 380 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 355 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 178 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 502 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 542 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 497 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 480 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 554 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 613 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 563 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 501 72
set_location Communication_0/Communication_Controler_0/m7 644 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 334 70
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 716 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 521 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 589 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 337 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 566 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 461 70
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 364 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 335 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 463 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 417 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 524 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 346 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 384 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 513 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 533 36
set_location Controler_0/ADI_SPI_1/addr_counter[20] 801 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 489 27
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 653 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 341 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 698 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 596 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 498 79
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 645 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 287 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 491 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 367 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 182 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 319 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 370 15
set_location Controler_0/Command_Decoder_0/counter[9] 621 37
set_location Controler_0/Command_Decoder_0/decode_vector[5] 571 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 506 55
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[6] 703 45
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 597 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 294 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 346 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 567 24
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 673 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 405 18
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 690 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 345 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 531 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 301 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 760 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 458 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 396 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 713 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 591 57
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 673 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 316 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 304 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 420 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 298 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 316 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 296 70
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[7] 653 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 424 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 384 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 611 37
set_location Controler_0/ADI_SPI_0/counter[4] 680 37
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[7] 666 51
set_location Controler_0/ADI_SPI_1/busy 641 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 313 75
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 546 36
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[9] 660 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 441 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 374 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 189 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 386 28
set_location Controler_0/gpio_controler_0/state_reg_RNIM95N[1] 652 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 535 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 529 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 546 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 473 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 188 42
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[5] 657 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 554 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 415 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 327 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 462 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 181 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 466 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 535 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 741 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 469 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 320 21
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 522 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 529 73
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 620 51
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 726 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 423 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 314 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 474 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 304 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 489 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 558 73
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 410 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 321 55
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 613 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 288 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 398 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 341 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 462 72
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 653 48
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 664 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 498 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 484 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 513 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 424 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 343 28
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 621 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 347 36
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 651 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 503 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 565 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 328 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 394 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 511 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 320 52
set_location Controler_0/Command_Decoder_0/counter[21] 633 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 454 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 575 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 669 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 403 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 436 57
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 659 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 428 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 516 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 538 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 515 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 325 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 383 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 470 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 313 61
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 640 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 340 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 179 36
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 647 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 423 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 455 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 321 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 498 55
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 604 58
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 523 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 476 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 302 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 360 54
set_location Controler_0/ADI_SPI_0/state_reg[1] 684 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 536 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 372 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 556 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 573 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 184 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 389 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 471 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 734 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 469 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 485 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 434 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 469 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 401 25
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[8] 649 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 417 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 490 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 410 46
set_location Controler_0/ADI_SPI_1/addr_counter[12] 793 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 404 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 375 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 306 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 517 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 423 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 411 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 391 61
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 657 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 322 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 684 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 561 22
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 515 46
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 661 54
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 387 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 374 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 591 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 314 43
set_location Controler_0/ADI_SPI_1/addr_counter[7] 788 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 172 43
set_location Controler_0/ADI_SPI_0/addr_counter[27] 784 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 349 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 516 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 280 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 358 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 552 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 633 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 506 64
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 746 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 391 57
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 434 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 523 43
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 680 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 543 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 331 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 358 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 488 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 596 25
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 564 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 457 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 301 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 561 21
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 734 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 312 27
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 611 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 432 76
set_location Controler_0/ADI_SPI_1/data_counter[21] 766 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 533 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 555 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 662 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 368 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 311 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 742 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 471 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 369 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 342 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 366 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 305 58
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 566 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 351 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 568 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 514 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 570 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 503 60
set_location Controler_0/Answer_Encoder_0/periph_data_3[4] 672 60
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 602 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 448 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 561 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 346 27
set_location Controler_0/ADI_SPI_0/data_counter[0] 709 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 489 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 530 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 542 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 356 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 470 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 472 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 446 63
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 389 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 326 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 189 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 535 36
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 651 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 500 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 399 46
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 743 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 384 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 463 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 574 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 744 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 333 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 313 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 367 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 493 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 744 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 462 16
set_location Controler_0/ADI_SPI_1/data_counter[30] 775 46
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 749 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 481 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 498 63
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 658 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 451 19
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 575 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 541 10
set_location Controler_0/gpio_controler_0/Outputs[4] 658 49
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 688 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 443 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 482 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 545 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 488 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 467 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 512 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 688 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 295 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 566 33
set_location Controler_0/ADI_SPI_0/ss_n 679 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 468 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 529 18
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[4] 655 48
set_location Controler_0/ADI_SPI_1/addr_counter[16] 797 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 422 52
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 697 46
set_location Controler_0/gpio_controler_0/state_reg_RNIB4R9[1] 650 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 347 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 356 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 476 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 439 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 424 72
set_location Communication_0/Communication_Controler_0/state_reg[4] 627 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 183 43
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 753 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 522 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 397 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 464 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 441 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 422 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 381 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 344 75
set_location Controler_0/Answer_Encoder_0/periph_data[1] 570 54
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 521 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 422 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 424 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 366 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 346 18
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 682 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 607 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 477 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 558 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 456 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 325 24
set_location Controler_0/ADI_SPI_0/addr_counter[8] 765 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 416 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 689 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 615 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 491 70
set_location Controler_0/ADI_SPI_0/data_counter[27] 736 43
set_location Controler_0/Answer_Encoder_0/periph_data[9] 564 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 472 19
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 523 63
set_location Controler_0/gpio_controler_0/Outputs[14] 657 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 499 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 303 64
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 742 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 307 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 445 49
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 651 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 520 76
set_location Controler_0/ADI_SPI_1/data_counter[11] 756 46
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 702 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 280 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 480 69
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 447 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 541 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 496 70
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 709 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 355 34
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 789 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 502 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 556 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 438 15
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 472 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 420 25
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 690 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 325 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 171 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 410 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 495 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 509 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 569 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 438 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 513 19
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 572 45
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 645 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 495 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 446 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 473 24
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 695 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 480 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 345 64
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 703 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 378 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 343 36
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F 700 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 539 73
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 732 49
set_location Communication_0/Communication_Controler_0/read_data_frame_5[3] 638 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 331 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 609 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 504 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 293 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 322 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 531 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 419 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 311 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 347 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 407 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 300 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 699 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 475 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 564 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 480 73
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 505 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 440 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 329 46
set_location Controler_0/ADI_SPI_1/state_reg_RNICTGM1[4] 780 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 362 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 678 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 473 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 528 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 430 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 393 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 367 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 560 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 717 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 756 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 671 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 384 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 530 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 445 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 280 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 599 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 435 43
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 674 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 539 63
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 614 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 344 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 361 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 477 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 488 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 522 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 307 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 321 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 373 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 465 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 596 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 479 22
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 636 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 366 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 523 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 483 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 443 57
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 683 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 461 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 376 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 494 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 494 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 530 73
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 569 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 557 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 245 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 468 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 353 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 326 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 703 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 521 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 360 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 517 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 372 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 443 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 297 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 350 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 673 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 454 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 338 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 340 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 459 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 376 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 415 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 420 24
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 742 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 643 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 413 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 624 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 400 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 300 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 324 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 415 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 484 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 486 72
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 727 48
set_location Controler_0/ADI_SPI_0/data_counter[17] 726 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 452 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 423 6
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 416 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 336 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 446 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 311 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 372 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 340 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 178 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 511 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 468 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 633 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 591 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 311 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 322 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 506 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 406 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 289 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 403 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 393 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 334 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 464 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 637 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 479 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 628 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 635 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 481 72
set_location Controler_0/gpio_controler_0/un8_write_signal 645 54
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 734 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 672 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 316 46
set_location Controler_0/gpio_controler_0/un12_write_signal 640 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 487 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 339 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 313 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 348 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 319 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 702 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 361 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 326 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 448 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 504 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 397 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 506 24
set_location Controler_0/gpio_controler_0/un23_read_signal_1_0 706 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 415 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 367 19
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 771 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 486 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 338 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 354 64
set_location Communication_0/Communication_Switch_0/Builder_Enable 521 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 556 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 365 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 390 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 462 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 402 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 178 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 510 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 348 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 365 70
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 665 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 302 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 268 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 480 27
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 555 22
set_location Controler_0/gpio_controler_0/un19_read_signal 705 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 558 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 385 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 478 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 557 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 524 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 457 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 203 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 375 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 544 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 623 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 667 61
set_location Controler_0/ADI_SPI_0/data_counter[5] 714 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 446 54
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 738 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 533 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 516 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 177 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 495 61
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 667 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 472 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 591 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 516 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 508 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 306 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 512 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 324 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 446 58
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 779 49
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 683 36
set_location Controler_0/gpio_controler_0/Outputs_8_2[4] 658 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 475 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 403 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 430 52
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 555 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 504 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 388 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 176 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 370 70
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 739 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 430 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 779 45
set_location Controler_0/ADI_SPI_1/counter_3[0] 769 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 412 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 373 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 740 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 379 36
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 653 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 590 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 332 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 487 70
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 643 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 358 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 329 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 335 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 361 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 528 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 466 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 429 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 381 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 333 27
set_location Controler_0/Command_Decoder_0/decode_vector[3] 592 46
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 517 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 366 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 517 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 538 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 594 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 532 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 378 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 351 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 562 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 593 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 504 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 337 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 466 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 328 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 425 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 690 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 359 22
set_location Controler_0/Command_Decoder_0/counter[30] 642 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 316 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 346 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 186 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 324 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 566 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 757 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 560 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 550 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 386 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 541 36
set_location Controler_0/gpio_controler_0/read_data_frame[1] 728 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 298 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 367 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 414 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 342 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 510 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 491 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 593 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 518 76
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 707 52
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[12] 667 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 311 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 529 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 359 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 420 76
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 679 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 750 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 535 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 758 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 490 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 404 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 565 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 414 9
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 313 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 562 34
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 619 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 739 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 195 36
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 672 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 321 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 338 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 473 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 348 61
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 673 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 573 31
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 669 57
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 601 42
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 733 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 409 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 552 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 458 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 740 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 525 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 400 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 393 52
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 724 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 294 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 597 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 479 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 524 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 466 31
set_location Controler_0/gpio_controler_0/read_data_frame[14] 710 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 185 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 462 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 323 25
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 656 60
set_location Controler_0/ADI_SPI_0/addr_counter[6] 763 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 325 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 387 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 735 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 341 24
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[15] 679 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 354 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 320 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 309 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 405 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 338 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 478 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 337 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 500 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 496 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 357 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 371 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 177 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 544 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 460 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 319 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 506 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 545 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 398 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 454 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 447 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 330 76
set_location Controler_0/ADI_SPI_0/data_counter[24] 733 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 308 57
set_location Controler_0/ADI_SPI_1/addr_counter[5] 786 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 341 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 442 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 275 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 427 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 455 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 417 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 423 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 516 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 465 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 470 60
set_location Controler_0/ADI_SPI_1/counter[2] 770 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 539 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 574 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 358 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 534 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 435 46
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 661 43
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 633 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 329 19
set_location Controler_0/Answer_Encoder_0/periph_data_3[12] 652 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 290 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 459 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 463 30
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 733 57
set_location Controler_0/ADI_SPI_1/sdio_cl 777 49
set_location Controler_0/ADI_SPI_1/tx_data_buffer_RNO[0] 689 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 482 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 330 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 311 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 466 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 309 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 346 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 344 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 456 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 323 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 518 73
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 732 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 468 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 342 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 553 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 553 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 476 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 540 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 549 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 394 28
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 727 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 469 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 303 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 493 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 312 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 560 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 350 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 514 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 327 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 296 18
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 506 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 451 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 344 28
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 693 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 443 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 726 49
set_location Controler_0/ADI_SPI_0/addr_counter[15] 772 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 459 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 326 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 501 63
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 661 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 371 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 569 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 470 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 487 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 474 30
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 594 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 298 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 496 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 570 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 531 25
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 409 60
set_location Controler_0/gpio_controler_0/un4_write_signal 658 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 545 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 478 63
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 706 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 500 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 405 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 551 18
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 738 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 466 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 664 43
set_location Controler_0/gpio_controler_0/Outputs_8[13] 664 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 640 60
set_location Controler_0/gpio_controler_0/Outputs_8[6] 671 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 454 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 320 43
set_location Controler_0/Answer_Encoder_0/periph_data[11] 567 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 393 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 202 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 547 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 342 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 282 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 411 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 451 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 370 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 303 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 547 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 522 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 409 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 493 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 289 18
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 728 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 508 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 199 37
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 740 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 532 37
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 665 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 303 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 539 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 554 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 644 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 356 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 444 31
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 569 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 300 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 564 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 479 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 324 22
set_location Controler_0/Answer_Encoder_0/periph_data[12] 566 57
set_location Controler_0/Command_Decoder_0/counter[8] 620 37
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 741 45
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 626 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 517 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 507 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 422 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 319 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 496 76
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 690 52
set_location Controler_0/ADI_SPI_0/data_counter[14] 723 43
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 570 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 417 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 598 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 423 72
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 404 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 469 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 316 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 475 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 390 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 693 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 371 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 475 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 375 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 565 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 456 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 674 45
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 495 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 340 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 337 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 504 75
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 683 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 572 28
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 657 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 399 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 559 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 462 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 505 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 740 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 481 70
set_location Controler_0/ADI_SPI_1/counter[6] 774 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 601 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 494 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 354 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 413 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 475 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 742 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 385 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 450 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 463 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 568 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 555 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 379 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 353 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 300 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 732 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 709 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 446 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 434 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 305 61
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 592 28
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 617 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 386 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 328 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 370 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 575 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 441 15
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 460 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 512 61
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[2] 651 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 397 34
set_location Controler_0/ADI_SPI_0/data_counter[28] 737 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 552 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 427 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 398 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 331 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 421 25
set_location Controler_0/ADI_SPI_0/addr_counter[7] 764 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 343 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 498 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 390 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 458 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 418 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 421 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 589 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 413 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 303 19
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 735 57
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 434 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 395 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 331 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 565 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 388 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 498 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 469 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 633 60
set_location Controler_0/gpio_controler_0/read_data_frame[10] 722 55
set_location Controler_0/ADI_SPI_1/state_reg[2] 758 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 461 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 339 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 469 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 740 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 331 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 184 43
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 607 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 300 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 319 72
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 713 48
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 667 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 290 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 289 16
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 671 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 575 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 440 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 423 21
set_location Controler_0/gpio_controler_0/Outputs_8[1] 654 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 374 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 464 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 525 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 402 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 626 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 298 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 499 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 402 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 559 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 469 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 493 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 528 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 382 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 362 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 300 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 716 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 356 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 767 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 616 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 425 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 433 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 295 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 392 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 461 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 504 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 317 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 365 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 523 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 522 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 560 58
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 605 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 362 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 535 76
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 680 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 413 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 554 18
set_location Controler_0/ADI_SPI_0/counter[1] 672 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 606 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 379 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 464 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 478 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 506 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 296 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 388 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 440 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 549 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 401 43
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 645 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 316 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 476 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 430 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 691 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 350 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 294 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 322 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 375 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 610 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 533 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 423 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 289 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 589 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 507 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 276 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 366 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 307 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 481 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 481 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 426 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 381 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 650 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 334 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 570 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 482 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 400 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 401 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 553 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 404 51
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 723 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 642 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 318 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 303 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 420 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 300 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 392 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 572 69
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 670 48
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 606 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 376 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 409 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 487 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 276 18
set_location Controler_0/ADI_SPI_0/data_counter[18] 727 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 600 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 489 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 416 21
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 608 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 384 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 504 58
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 670 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 457 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 759 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 432 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 593 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 403 19
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 437 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 316 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 366 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 486 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 342 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 485 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 307 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 595 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 752 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 680 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 535 18
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 664 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 561 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 482 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 343 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 452 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 330 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 471 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 201 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 346 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 415 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 301 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 335 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 347 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 530 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 295 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 422 22
set_location Controler_0/Command_Decoder_0/counter[31] 643 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 486 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 360 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 318 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 339 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 425 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 562 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 326 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 380 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 396 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 363 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 486 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 447 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 511 54
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 651 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 513 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 395 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 413 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 460 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 301 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 277 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 385 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 573 63
set_location Controler_0/gpio_controler_0/state_reg[2] 637 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 408 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 490 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 192 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 191 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 377 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 457 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 333 18
set_location Controler_0/ADI_SPI_1/addr_counter[10] 791 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 391 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 438 21
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 644 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 380 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 572 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 430 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 312 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 193 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 278 42
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 701 45
set_location Controler_0/ADI_SPI_1/counter[4] 768 55
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 679 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 308 63
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 591 55
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 713 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 338 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 456 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 418 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 290 64
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 633 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 631 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 427 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 330 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 505 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 428 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 438 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 372 31
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 653 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 598 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 548 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 386 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 503 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 369 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 452 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 368 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 321 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 419 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 477 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 477 19
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 597 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 605 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 308 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 349 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 367 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 342 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 638 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 355 64
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 727 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 324 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 346 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 429 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 441 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 524 15
set_location Controler_0/ADI_SPI_1/addr_counter[27] 808 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 488 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 626 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 444 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 400 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 620 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 508 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 560 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 369 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 426 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 632 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 327 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 352 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 331 63
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 649 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 382 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 439 15
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 525 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 511 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 488 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 522 18
set_location Controler_0/gpio_controler_0/read_data_frame[9] 725 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 291 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 458 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 411 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 635 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 325 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 499 27
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 678 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 514 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 545 18
set_location Controler_0/ADI_SPI_1/counter[3] 771 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 561 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 276 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 606 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 409 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 489 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 175 42
set_location Controler_0/gpio_controler_0/un3_write_signal 644 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 560 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 398 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 315 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 505 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 543 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 755 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 541 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 344 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 304 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 467 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 188 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 519 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 361 57
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 734 49
set_location Controler_0/Command_Decoder_0/counter[23] 635 37
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 671 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 293 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 345 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 318 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 347 61
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 567 46
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 758 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 328 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 483 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 403 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 603 55
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[1] 637 57
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 774 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 431 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 541 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 481 19
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 741 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 294 18
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 333 25
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 741 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 346 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 383 52
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O 788 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 450 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 481 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 342 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 303 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 595 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 594 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 346 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 559 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 502 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 660 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 316 69
set_location Controler_0/ADI_SPI_0/data_counter[29] 738 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 487 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 504 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 799 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 553 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 343 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 354 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 519 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 420 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 464 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 294 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 314 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 464 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 487 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 313 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 573 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 502 54
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 770 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 383 37
set_location Controler_0/gpio_controler_0/read_data_frame[3] 709 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 500 63
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 706 52
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 722 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 493 57
set_location Controler_0/ADI_SPI_0/addr_counter[17] 774 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 543 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 497 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 374 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 306 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 534 25
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 774 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 563 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 493 73
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 647 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 749 42
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 676 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 360 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 308 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 494 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 525 72
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 392 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 382 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 515 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 433 19
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 523 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 495 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 416 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 365 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 338 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 421 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 333 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 244 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 472 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 723 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 326 48
set_location Controler_0/ADI_SPI_1/counter[8] 776 52
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 746 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 355 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 620 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 527 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 447 58
set_location Controler_0/ADI_SPI_0/data_counter[20] 729 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 553 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 308 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 534 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 564 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 562 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 542 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 517 75
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[5] 657 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 441 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 372 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 332 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 496 27
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 630 54
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 710 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 676 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 290 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 562 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 540 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 489 21
set_location Controler_0/gpio_controler_0/read_data_frame[7] 721 52
set_location Controler_0/Command_Decoder_0/Perif_BUSY 639 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 476 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 358 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 496 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 531 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 502 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 573 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 590 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 324 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 502 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 320 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 524 73
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 687 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 342 46
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 738 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 438 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 302 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 512 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 436 25
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 633 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 318 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 594 24
set_location Controler_0/Command_Decoder_0/counter[22] 634 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 556 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 345 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 537 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 360 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 625 57
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 665 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 449 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 457 31
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[8] 655 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 356 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 556 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 380 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 547 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 463 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 330 24
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 567 42
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 692 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 428 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 548 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 448 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 485 27
set_location Controler_0/ADI_SPI_0/data_counter[19] 728 43
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R 686 42
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 655 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 668 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 414 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 393 60
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 731 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 531 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 563 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 427 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 502 27
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 613 52
set_location Controler_0/Command_Decoder_0/state_reg[2] 600 43
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 652 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 368 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 453 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 468 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 335 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 386 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 287 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 373 52
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 670 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 300 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 373 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 327 24
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 695 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 468 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 376 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 393 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 410 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 335 49
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 666 42
set_location Controler_0/ADI_SPI_0/addr_counter[5] 762 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 315 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 308 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 463 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 180 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 742 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 316 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 682 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 415 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 399 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 524 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 352 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 568 21
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 618 61
set_location Controler_0/gpio_controler_0/un11_read_signal_2 657 51
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 624 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 322 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 574 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 525 42
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 695 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 734 48
set_location Controler_0/ADI_SPI_1/addr_counter[0] 781 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 625 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 484 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 386 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 383 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 309 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 326 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 519 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 437 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 318 43
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 565 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 491 24
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 632 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 342 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 392 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 348 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 320 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 469 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 356 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 292 64
set_location Controler_0/ADI_SPI_0/addr_counter[26] 783 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 427 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 307 15
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 777 45
set_location Controler_0/ADI_SPI_1/addr_counter[4] 785 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 588 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 312 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 352 37
set_location Controler_0/ADI_SPI_0/data_counter[10] 719 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 608 37
set_location Controler_0/Command_Decoder_0/counter[26] 638 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 435 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 470 57
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 672 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 395 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 398 34
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 648 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 711 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 334 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 305 15
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 552 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 402 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 419 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 588 51
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[6] 669 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 296 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 421 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 476 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 533 42
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 605 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 504 28
set_location Controler_0/Command_Decoder_0/counter[3] 615 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 512 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 610 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 753 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 683 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 383 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 538 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 319 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 536 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 545 73
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 630 49
set_location Controler_0/ADI_SPI_0/state_reg[0] 687 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 588 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 634 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 319 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 712 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 704 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 353 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 329 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 522 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 480 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 420 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 387 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 392 57
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 689 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 440 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 329 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 761 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 418 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 702 49
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 702 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 506 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 455 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 439 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 528 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 340 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 429 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 445 54
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 598 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 353 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 423 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 351 75
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 603 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 496 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 185 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 732 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 309 58
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 686 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 399 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 691 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 406 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 589 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 302 61
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 661 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 498 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 547 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 321 25
set_location Controler_0/gpio_controler_0/Outputs_8[5] 656 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 347 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 321 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 523 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 189 43
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 588 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 453 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 372 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 171 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 491 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 447 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 302 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 297 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 597 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 549 75
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 611 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 173 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 334 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 465 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 575 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 487 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 486 69
set_location Controler_0/Command_Decoder_0/counter[24] 636 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 404 16
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 743 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 475 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 507 27
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[5] 601 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 325 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 498 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 452 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 538 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 541 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 299 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 472 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 557 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 484 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 559 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 485 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 564 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 374 36
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 690 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 66 42
set_location Controler_0/gpio_controler_0/Outputs_8_i_2_1[11] 663 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 683 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 428 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 533 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 434 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 301 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 403 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 344 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 471 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 316 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 336 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 299 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 706 48
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 785 48
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 718 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 568 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 506 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 190 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 315 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 428 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 558 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 427 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 424 16
set_location Controler_0/ADI_SPI_1/data_counter[28] 773 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 617 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 440 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 475 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 489 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 432 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 629 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 310 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 338 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 336 78
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 555 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 351 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 336 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 455 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 466 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 434 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 680 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 315 45
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 714 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 454 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 635 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 547 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 392 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 321 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 569 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 517 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 743 42
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 597 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 478 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 516 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 421 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 727 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 367 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 328 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 427 15
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 554 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 311 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 448 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 175 43
set_location Controler_0/Command_Decoder_0/state_reg[3] 605 43
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 562 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 290 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 444 18
set_location Controler_0/ADI_SPI_0/addr_counter[21] 778 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 360 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 487 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 628 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 473 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 446 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 531 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 404 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 402 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 412 22
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 687 52
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 733 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 198 37
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 690 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 521 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 492 55
set_location Controler_0/ADI_SPI_0/divider_enable 675 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 470 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 555 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 420 18
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 691 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 482 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 363 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 602 48
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 595 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 398 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 473 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 678 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 310 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 426 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 453 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 314 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 321 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 575 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 504 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 558 15
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 304 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 391 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 277 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 347 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 485 63
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 640 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 363 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 439 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 541 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 430 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 371 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 599 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 465 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 515 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 188 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 690 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 447 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 327 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 458 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 446 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 508 76
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[11] 718 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 378 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 483 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 374 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 339 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 420 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 429 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 350 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 438 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 307 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 481 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 313 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 482 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 340 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 547 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 418 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 537 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 191 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 521 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 535 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 590 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 432 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 309 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 532 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 526 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 399 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 457 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 366 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 349 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 320 64
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 327 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 561 34
set_location Controler_0/gpio_controler_0/state_reg[4] 639 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 380 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 481 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 490 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 471 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 319 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 291 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 482 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 457 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 546 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 708 55
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 752 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 382 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 524 79
set_location Controler_0/Command_Decoder_0/counter[0] 613 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 307 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 527 60
set_location Controler_0/ADI_SPI_1/data_counter[18] 763 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 474 28
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 658 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 321 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 322 69
set_location Controler_0/ADI_SPI_0/counter[3] 674 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 465 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 549 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 344 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 326 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 572 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 363 31
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 700 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 493 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 748 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 324 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 528 73
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 626 45
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 674 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 448 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 470 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 503 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 363 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 445 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 319 28
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 620 63
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 670 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 560 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 557 73
set_location Controler_0/REGISTERS_0/state_reg[0] 640 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 427 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 329 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 437 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 773 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 476 55
set_location Controler_0/ADI_SPI_1/addr_counter[31] 812 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 469 57
set_location Controler_0/ADI_SPI_1/data_counter[0] 745 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 472 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 291 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[11] 755 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 458 72
set_location Controler_0/Command_Decoder_0/counter[6] 618 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 573 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 627 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 675 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 315 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 316 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 519 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 321 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 354 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 541 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 558 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 379 51
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 700 52
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 515 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 500 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 411 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 335 75
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 532 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 451 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 592 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 551 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 689 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 295 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 372 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 354 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 382 52
set_location Controler_0/ADI_SPI_1/counter[7] 775 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 517 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 466 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 554 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 364 37
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 693 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 314 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 446 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 479 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 503 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 381 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 665 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 701 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 766 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 634 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 388 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 339 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 449 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 366 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 256 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 589 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 608 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 460 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 334 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 333 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 430 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 469 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 384 16
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[6] 680 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 518 37
set_location Controler_0/gpio_controler_0/state_reg[3] 646 49
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 749 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 457 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 522 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 344 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 375 63
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 597 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 429 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 600 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 417 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 471 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 540 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 523 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 572 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 341 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 347 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 500 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 532 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 437 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 778 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 508 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 362 37
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 613 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 635 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 294 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 493 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 632 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 589 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 496 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 479 73
set_location Controler_0/gpio_controler_0/un11_read_signal 704 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 445 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 279 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 504 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 538 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 538 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 511 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 431 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 418 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 336 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 460 24
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 662 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 663 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 456 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 402 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 289 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 463 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 716 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 341 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 554 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 472 70
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 715 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 374 22
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 685 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 295 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 726 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 428 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 323 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 289 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 464 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 313 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 630 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 510 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 495 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 571 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 365 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 642 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 598 37
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 546 37
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 637 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 562 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 508 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 310 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 514 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 497 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 736 49
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 417 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 438 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 602 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 280 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 634 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 551 72
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[4] 716 48
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 632 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 381 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 385 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 608 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 354 81
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 569 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 306 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 480 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 512 27
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 481 16
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 748 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 490 21
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 654 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 379 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 324 70
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 712 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 499 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 378 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 712 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 448 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 486 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 483 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 565 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 308 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 445 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 559 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 432 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 347 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 457 57
set_location Controler_0/REGISTERS_0/state_reg[1] 644 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 490 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 594 64
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 648 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 389 63
set_location Controler_0/ADI_SPI_1/state_reg[0] 764 49
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 645 51
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 645 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 556 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 542 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 669 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 469 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 480 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 398 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 566 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 170 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 451 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 416 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 476 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 469 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 327 63
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 680 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 513 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 176 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 357 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 472 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 344 45
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 601 43
set_location Controler_0/ADI_SPI_0/data_counter[8] 717 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 477 15
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 675 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 305 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 537 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 326 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 176 37
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 608 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 402 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 378 63
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 595 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 673 48
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 571 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 349 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 476 75
set_location Controler_0/ADI_SPI_1/addr_counter[23] 804 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 542 37
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 643 48
set_location Controler_0/Command_Decoder_0/counter[25] 637 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 813 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 563 43
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 649 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 329 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 520 30
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 666 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 331 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 537 63
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 614 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 200 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 377 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 333 61
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 733 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 315 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 482 72
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 680 48
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 575 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 565 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 338 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 453 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 549 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 403 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 538 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 384 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 338 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 737 49
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 735 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 589 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 610 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 367 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 448 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 466 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 309 70
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 387 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 557 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 347 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 331 73
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 779 51
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 573 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 391 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 391 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 472 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 401 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 332 49
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 711 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 415 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 387 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 479 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 302 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 401 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 563 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 550 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 433 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 359 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 476 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 454 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 364 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 172 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 567 25
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 492 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 457 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 490 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 391 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 751 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 498 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 432 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 417 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 427 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 525 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 397 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 620 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 728 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 309 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 532 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 312 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 305 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 321 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 447 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 343 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 374 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 336 37
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0 656 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 294 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 568 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 304 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 531 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 467 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 499 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 514 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 434 16
set_location Controler_0/ADI_SPI_1/data_counter[5] 750 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 574 61
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 768 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 503 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 593 60
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 660 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 614 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 543 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 379 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 512 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 426 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 488 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 489 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 390 31
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 715 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 514 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 450 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 536 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 329 72
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 711 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 392 21
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 508 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 421 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 705 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 725 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 360 18
set_location Controler_0/ADI_SPI_0/addr_counter[28] 785 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 297 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 399 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 353 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 469 31
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 689 52
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 568 45
set_location Controler_0/Answer_Encoder_0/periph_data_7[12] 657 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 177 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 285 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 501 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 558 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 386 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 385 64
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 664 42
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[11] 668 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 461 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 467 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 472 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 318 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 481 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 533 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 445 19
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 590 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 324 52
set_location Communication_0/Communication_Controler_0/state_reg[2] 630 55
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 612 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 377 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 561 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 188 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 318 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 432 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 561 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 318 21
set_location Controler_0/gpio_controler_0/read_data_frame[6] 731 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 323 70
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 698 55
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 574 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 284 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 483 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 567 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 379 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 529 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 551 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 482 21
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 416 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 359 61
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 731 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 588 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 390 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 291 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 506 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 559 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 515 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 561 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 307 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 292 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 614 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 436 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 744 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 556 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 339 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 567 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 245 36
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 604 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 446 55
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 592 45
set_location Controler_0/ADI_SPI_0/addr_counter[0] 757 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 457 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 572 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 327 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 364 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 306 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 422 42
set_location Controler_0/Answer_Encoder_0/periph_data_3[10] 691 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 315 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 352 73
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 685 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 418 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 496 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 340 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 464 55
set_location Controler_0/ADI_SPI_0/addr_counter[4] 761 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 174 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 559 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 571 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 187 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 307 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 548 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 308 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 359 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 301 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 440 22
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 596 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 288 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 600 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 503 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 526 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 438 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 547 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 366 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 686 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 426 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 452 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 462 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 416 49
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 679 52
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 687 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 561 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 512 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 322 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 307 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 537 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 466 60
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 699 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 312 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 332 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 361 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 445 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 613 70
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 712 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 533 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 529 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 178 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 395 49
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 650 43
set_location Communication_0/Communication_Controler_0/read_data_frame_5[1] 639 57
set_location Controler_0/ADI_SPI_1/state_reg[1] 756 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 615 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 491 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 634 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 330 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 175 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 734 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 352 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 511 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 318 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 449 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 594 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 425 15
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 591 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 467 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 544 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 438 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 327 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 531 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 482 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 702 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 312 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 535 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 319 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 404 34
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 512 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 299 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 344 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 423 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 401 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 420 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 471 79
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 549 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 550 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 174 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 617 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 370 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 397 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 680 64
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 610 52
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 600 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 520 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 558 18
set_location Controler_0/ADI_SPI_1/addr_counter[17] 798 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 362 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 344 61
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 520 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 409 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 446 75
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 661 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 467 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 514 24
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 641 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 307 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 520 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 190 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 592 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 515 49
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 607 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 615 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 743 48
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 517 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 539 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 575 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 402 22
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 619 49
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 737 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 537 25
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 814 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 558 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 306 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 409 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 468 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 383 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 627 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 310 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 372 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 632 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 468 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 337 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 468 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 268 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 350 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 331 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 374 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 349 73
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 370 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 426 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 314 49
set_location Controler_0/gpio_controler_0/un44_write_signal 655 51
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 605 57
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 385 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 310 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 490 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 739 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 427 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 490 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 180 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 355 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 345 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 456 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 494 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 551 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 262 16
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 603 42
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 658 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 368 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 412 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 366 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 588 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 287 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 338 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 428 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 562 25
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 394 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 366 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 599 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 360 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 444 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 506 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 437 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 500 78
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 503 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 461 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 336 72
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 569 51
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 778 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 339 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 557 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 549 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 445 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 459 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 508 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 411 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 350 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 450 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 725 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 548 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 400 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 403 34
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 720 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 494 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 490 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 589 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 491 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 187 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 553 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 477 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 301 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 445 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 325 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 540 19
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 742 58
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 727 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 303 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 534 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 530 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 615 70
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[13] 655 57
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 707 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 676 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 497 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 474 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 276 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 552 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 318 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 388 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 345 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 317 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 539 69
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 709 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 368 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 387 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 351 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 428 75
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 782 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 334 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 395 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 341 18
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 727 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 300 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 443 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 421 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 320 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 426 16
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 560 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 573 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 325 51
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 703 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 520 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 411 54
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 601 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 289 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 485 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 396 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 434 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 517 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 571 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 490 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 396 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 478 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 387 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 598 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 485 58
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 631 61
set_location Controler_0/gpio_controler_0/read_data_frame[8] 675 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 360 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 456 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 523 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 425 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 508 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 459 55
set_location Controler_0/ADI_SPI_1/addr_counter[3] 784 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 345 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 704 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 336 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 551 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 542 36
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 562 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 588 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 451 73
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 726 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 592 36
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 725 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 672 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 422 48
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 446 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 595 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 597 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 340 24
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 673 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 535 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 518 25
set_location Controler_0/gpio_controler_0/Outputs[12] 666 49
set_location Controler_0/Command_Decoder_0/decode_vector[0] 611 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 396 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 591 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 552 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 431 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 374 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 315 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 438 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 433 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 194 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 360 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 444 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 418 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 313 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 394 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 536 75
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 730 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 168 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 396 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 451 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 395 58
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 575 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 626 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 487 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 331 18
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i 783 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 398 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 414 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 359 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 603 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 427 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 330 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 414 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 675 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 467 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 603 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 376 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 327 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 543 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 313 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 754 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 590 60
set_location Controler_0/Command_Decoder_0/counter[19] 631 37
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 684 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 304 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 596 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 458 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 275 30
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 517 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 488 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 307 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 542 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 308 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 415 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 519 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 482 16
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 697 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 372 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 408 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 314 21
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 728 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 517 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 327 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 374 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 313 19
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 401 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 397 55
set_location Controler_0/gpio_controler_0/un7_read_signal 703 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 339 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 416 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 552 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 425 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 546 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 489 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 470 21
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 708 45
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 617 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 477 55
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 607 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 342 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 444 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 701 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 498 43
set_location Controler_0/gpio_controler_0/Outputs_8[0] 655 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 429 73
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[10] 659 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 500 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 539 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 533 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 563 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 481 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 490 76
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 435 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 474 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 500 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 451 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 470 63
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 547 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 560 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 372 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 530 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 324 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 365 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 528 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 345 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 342 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 463 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 184 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 373 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 474 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 409 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 450 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 361 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 589 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 323 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 571 69
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 778 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 487 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 397 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 526 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 403 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 356 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 296 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 380 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 475 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 353 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 485 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 347 22
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 561 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 371 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 506 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 330 42
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 568 46
set_location Controler_0/ADI_SPI_0/state_reg[2] 688 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 694 64
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 627 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 511 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 552 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 535 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 327 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i 705 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 507 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 502 79
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 565 43
set_location Controler_0/ADI_SPI_0/addr_counter[16] 773 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 330 9
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 519 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 632 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 693 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 528 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 443 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 320 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 197 37
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 615 33
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 777 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 482 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 390 51
set_location Controler_0/ADI_SPI_0/write_read_buffer 692 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 553 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 399 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 384 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 405 45
set_location Controler_0/Command_Decoder_0/counter[1] 613 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 569 21
set_location Controler_0/gpio_controler_0/Outputs_8[4] 650 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 514 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 171 37
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 654 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 366 37
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 475 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 537 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 548 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 414 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 470 16
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 726 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 449 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 389 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 699 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 367 55
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 683 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 608 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 523 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 538 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 570 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 289 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 511 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 362 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 735 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 476 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 454 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 717 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 456 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 633 63
set_location Controler_0/Command_Decoder_0/counter[2] 614 37
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 713 52
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 646 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 543 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 445 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 444 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 349 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 328 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 342 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 453 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 317 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 592 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 387 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 485 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 358 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 486 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 552 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 351 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 461 61
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 700 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 564 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 202 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 362 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 282 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 409 55
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 518 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 350 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 594 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 347 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 461 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 368 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 394 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 340 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 343 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 482 27
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 647 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 349 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 287 15
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 672 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 451 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 392 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 301 69
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 530 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 594 69
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 459 73
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 566 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 454 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 286 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 426 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 183 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 442 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 396 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 366 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 374 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[14] 719 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 415 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 740 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 395 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 529 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 473 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 365 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 546 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 466 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 548 46
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 608 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 624 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 480 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 597 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 507 31
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 571 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 566 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 520 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 628 51
set_location Controler_0/REGISTERS_0/state_reg[5] 645 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 420 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 519 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 427 51
set_location Controler_0/ADI_SPI_1/addr_counter[1] 782 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 382 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 377 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 333 70
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 592 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 515 73
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[4] 735 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 348 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 488 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 532 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 278 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 590 70
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 378 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 447 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 365 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 424 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 483 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 393 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 373 15
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 593 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 487 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 421 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 344 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 551 9
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 620 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 266 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 593 25
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 642 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 442 43
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 675 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 469 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 380 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 192 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 377 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 480 79
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 487 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 372 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 463 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 435 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 548 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 426 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 536 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 377 58
set_location Controler_0/Answer_Encoder_0/periph_data[13] 572 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 405 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 593 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 750 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 285 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 354 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 449 28
set_location Controler_0/ADI_SPI_0/addr_counter[11] 768 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 687 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 545 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 616 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 439 18
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa 641 54
set_location Controler_0/ADI_SPI_1/addr_counter[24] 805 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 674 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 591 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[14] 749 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 342 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 526 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 413 46
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 412 64
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 746 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 417 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 324 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 442 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 474 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 592 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 340 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 451 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 723 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 360 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 442 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 539 43
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 615 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 599 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 546 21
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 666 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 498 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 533 22
set_location Controler_0/Command_Decoder_0/counter[17] 629 37
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 699 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 483 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 495 19
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 590 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 493 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 459 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 483 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 617 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 575 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 455 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 533 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 477 69
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 696 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 387 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 320 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 376 28
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 547 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 388 48
set_location Controler_0/ADI_SPI_0/data_counter[31] 740 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 306 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 572 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 433 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 356 31
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 609 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 429 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 283 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 372 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 331 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 700 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 408 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[5] 674 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 542 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 548 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 331 45
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 606 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 353 51
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 629 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 325 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 609 70
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 682 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 569 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 560 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 429 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 422 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 744 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 499 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 531 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 471 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 537 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 542 18
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 625 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 488 75
set_location Communication_0/Communication_Controler_0/m10 642 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 616 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 547 18
set_location Controler_0/gpio_controler_0/Outputs_8[12] 666 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 432 72
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 527 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 503 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 704 49
set_location Controler_0/gpio_controler_0/Outputs_8[8] 648 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 546 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 400 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 534 75
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 570 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 429 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 426 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 392 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 481 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 698 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 459 57
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 564 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 593 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 460 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 365 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 290 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 462 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 414 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 362 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 489 16
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 610 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 439 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 487 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 315 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 595 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 467 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 450 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 461 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 709 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 481 57
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 646 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 534 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 622 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 369 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 524 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 498 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 464 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 361 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 379 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 509 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 501 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 457 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 306 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 502 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 506 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 337 75
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[11] 659 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 468 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 725 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 719 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 487 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 300 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 508 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 495 28
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 607 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 401 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 375 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 499 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 422 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 301 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 539 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 478 16
set_location Controler_0/Answer_Encoder_0/state_reg[0] 574 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 329 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 492 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 338 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 494 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 682 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 608 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 517 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 314 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 479 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 187 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 452 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 483 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 705 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 532 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 332 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 320 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 448 27
set_location Controler_0/ADI_SPI_1/addr_counter[2] 783 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 456 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 667 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 383 60
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[11] 659 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 426 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 497 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 458 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 536 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 306 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 518 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 430 49
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 637 58
set_location Controler_0/ADI_SPI_0/state_reg[4] 676 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 610 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 356 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 293 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 527 73
set_location Controler_0/gpio_controler_0/read_data_frame[15] 720 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 182 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 170 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 423 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 482 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 634 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 324 75
set_location Controler_0/gpio_controler_0/Counter_RF_Input 752 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 488 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 560 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 173 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 572 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 331 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 593 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 597 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 512 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 346 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 401 34
set_location Controler_0/ADI_SPI_0/busy 673 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 344 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 325 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 382 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 510 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 509 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 193 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 352 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 592 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 384 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 439 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 402 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 181 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 398 54
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 400 45
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 689 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 438 16
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 798 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 500 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 427 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 380 19
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 680 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 724 48
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 688 45
set_location Controler_0/ADI_SPI_1/write_read_buffer 760 49
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 663 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 366 69
set_location Controler_0/gpio_controler_0/Outputs[15] 653 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 510 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 354 16
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 612 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 666 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 540 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 377 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 324 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 312 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 349 75
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 700 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 477 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 348 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 403 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 431 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 484 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 482 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 312 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 487 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 451 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 421 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 498 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 364 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 412 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 276 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 321 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 567 21
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 620 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 334 22
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[10] 683 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 496 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 560 70
set_location Controler_0/Command_Decoder_0/state_reg[7] 599 43
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[12] 649 58
set_location Controler_0/Answer_Encoder_0/state_reg[1] 567 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 596 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 338 76
set_location Controler_0/Answer_Encoder_0/periph_data_2[14] 681 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 449 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 183 36
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 509 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 535 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 481 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 710 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 435 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 330 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 475 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 562 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 359 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 529 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 460 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 288 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 567 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 595 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 322 52
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 642 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 591 70
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 686 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 489 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 404 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 398 58
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 649 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 760 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 371 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 467 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 279 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[12] 729 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 510 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 745 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 439 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 377 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 434 19
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 535 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 489 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 550 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 484 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 379 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 303 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 538 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 330 19
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 730 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 537 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 464 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 628 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 549 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 430 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 572 64
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 755 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 356 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 184 37
set_location Controler_0/Command_Decoder_0/state_reg[8] 598 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 493 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 375 54
set_location Controler_0/ADI_SPI_0/counter[7] 678 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 547 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 631 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 312 36
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 769 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 337 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 480 72
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 553 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 660 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 464 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 560 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 591 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 501 24
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 570 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 308 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 363 63
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 413 60
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 646 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 538 79
set_location Controler_0/ADI_SPI_1/addr_counter[13] 794 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 414 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 534 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 550 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 486 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 315 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 429 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 602 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 421 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 550 19
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 660 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 177 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 434 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 745 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 419 54
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 677 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 380 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 571 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 479 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 420 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 470 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 376 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[0] 662 48
set_location Controler_0/Answer_Encoder_0/periph_data[4] 566 54
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 645 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 313 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 340 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 316 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 502 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 337 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 308 58
set_location Controler_0/ADI_SPI_1/addr_counter[29] 810 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 593 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 306 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 554 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 326 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 349 31
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 558 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 368 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 362 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 526 79
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[12] 748 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 311 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 330 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 495 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 336 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 506 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 669 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 539 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 420 72
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 627 54
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i 719 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 365 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 429 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 444 15
set_location Controler_0/ADI_SPI_0/addr_counter[3] 760 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 182 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 459 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 566 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 696 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 631 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 468 73
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 605 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 492 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 430 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 526 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 448 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 404 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 516 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 353 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 323 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 352 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 345 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 199 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 410 27
set_location Controler_0/gpio_controler_0/un15_read_signal_1_0 700 57
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 637 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 520 27
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 625 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 630 57
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 641 45
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 639 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 444 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 382 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 592 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 718 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 493 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 505 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 318 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 682 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 427 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 373 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 753 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 318 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 323 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 490 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 397 52
set_location Controler_0/Command_Decoder_0/decode_vector[7] 607 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 477 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 753 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 327 69
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 441 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 446 19
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 521 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 312 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 544 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 451 27
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 656 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 595 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 437 43
set_location Controler_0/ADI_SPI_0/addr_counter[18] 775 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 172 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 335 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 341 36
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 444 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 317 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 559 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 340 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 724 57
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[15] 679 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 343 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 182 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 344 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 333 72
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 564 42
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 716 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 359 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 394 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 368 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 454 55
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 644 42
set_location Controler_0/gpio_controler_0/Outputs[11] 661 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 474 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 181 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 362 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 326 43
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 739 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 350 34
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[6] 560 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 446 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 608 36
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 628 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 307 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 565 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 318 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 283 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 571 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 418 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 595 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 399 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 373 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 311 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 327 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 312 19
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 605 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 306 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 466 25
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 708 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 554 31
set_location Controler_0/gpio_controler_0/un15_read_signal 699 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 468 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 313 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 318 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 399 58
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 651 57
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 786 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 290 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 537 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 302 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 343 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 547 10
set_location Controler_0/ADI_SPI_0/data_counter[4] 713 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 731 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 412 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 545 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 171 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 496 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 414 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[1] 730 48
set_location Controler_0/Answer_Encoder_0/periph_data[5] 575 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 504 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 754 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 408 9
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 621 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 453 22
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 755 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 501 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 439 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 411 25
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 709 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 364 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 431 18
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 688 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 512 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 499 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 438 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 447 52
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 599 45
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 650 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 428 55
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 616 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 518 15
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 589 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 548 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 179 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 588 31
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 738 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 306 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 306 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 362 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 385 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 722 48
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 568 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 310 73
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 749 48
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 560 46
set_location Controler_0/ADI_SPI_0/counter[6] 677 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 398 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 380 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 348 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 526 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 460 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 590 25
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 776 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 481 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 536 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 485 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 363 19
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 692 48
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 650 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 329 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 361 34
set_location Controler_0/gpio_controler_0/un36_write_signal_1 647 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 169 42
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 664 49
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[3] 553 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 697 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 392 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 559 73
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 643 42
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 590 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 301 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 306 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 398 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 303 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 499 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 393 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 657 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 687 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 392 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 500 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 560 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 425 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 687 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 331 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 333 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 502 43
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[15] 654 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 369 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 388 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 388 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 428 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 363 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 329 15
set_location Controler_0/REGISTERS_0/state_reg[2] 636 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 438 58
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 714 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 450 27
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 628 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 350 61
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 637 63
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 571 52
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 737 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 475 57
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 438 57
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 797 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 523 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 426 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 611 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 421 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 432 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 518 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 465 27
set_location Controler_0/ADI_SPI_0/sdio_1 704 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 493 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 558 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 574 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 286 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 520 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 570 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 369 22
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 696 46
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 597 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 334 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 424 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 317 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 294 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 500 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 334 75
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 472 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 424 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 548 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 540 75
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 729 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 473 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 394 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 441 75
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 801 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 413 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 572 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 503 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 411 27
set_location Controler_0/gpio_controler_0/un40_write_signal_2_0 654 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 387 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 398 18
set_location Communication_0/Communication_Controler_0/read_data_frame_5[0] 643 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 563 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 339 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 354 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 336 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 339 9
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 297 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 150 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 612 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 644 36
set_location Controler_0/ADI_SPI_0/addr_counter[1] 758 43
set_location Controler_0/Command_Decoder_0/state_reg[6] 596 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 598 28
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 769 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 473 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 514 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 567 61
set_location Controler_0/ADI_SPI_0/addr_counter[30] 787 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 430 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 500 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 500 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 477 70
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 656 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 417 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 526 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 552 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 385 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 563 61
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 646 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 596 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 323 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 568 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 342 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 496 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 303 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 338 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 744 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 329 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 246 21
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 773 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 342 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 448 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 436 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 740 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[0] 744 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 456 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 367 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 321 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 300 70
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 513 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 540 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 170 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 421 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 403 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 403 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 474 79
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 421 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 529 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 478 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 326 75
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 591 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 684 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 354 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 343 34
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 663 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 293 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 328 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 674 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 701 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 338 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 704 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 313 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 671 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 754 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 524 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 501 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 424 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 588 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 599 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 416 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 474 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 542 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 322 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 469 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 332 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 387 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 337 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 458 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 458 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 400 34
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 696 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 510 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 383 55
set_location Controler_0/Command_Decoder_0/cmd_CDb 542 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 547 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 428 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 559 72
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 681 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 507 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 594 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 562 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 480 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 449 25
set_location Controler_0/ADI_SPI_0/addr_counter[23] 780 43
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 678 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 345 27
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 596 45
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 572 37
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 624 48
set_location Controler_0/ADI_SPI_1/data_counter[8] 753 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 189 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 366 19
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 728 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 359 16
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 667 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 417 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 387 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 427 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 558 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 552 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 347 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 303 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 360 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 652 61
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 569 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 492 72
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[3] 638 58
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 733 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 355 60
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[14] 682 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 460 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 428 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 343 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 306 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 453 16
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[6] 680 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 369 57
set_location Controler_0/ADI_SPI_1/data_counter[31] 776 46
set_location Controler_0/ADI_SPI_0/data_counter[9] 718 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 607 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 748 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 492 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 351 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 721 54
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 680 55
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 717 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 404 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 450 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 314 45
set_location Controler_0/ADI_SPI_1/data_counter[29] 774 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 528 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 488 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 491 75
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 675 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 436 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 552 72
set_location Controler_0/Answer_Encoder_0/periph_data_7[10] 693 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 412 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 498 19
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[9] 650 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 489 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 557 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 441 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 474 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 412 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 343 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 347 25
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[7] 745 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 497 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 688 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 405 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 509 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 258 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 472 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 539 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 702 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 483 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 750 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 534 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 565 52
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 559 43
set_location Controler_0/ADI_SPI_0/data_counter[3] 712 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 475 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 711 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 408 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 477 72
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 726 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 456 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 423 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 458 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 335 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 566 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 337 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 481 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 463 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 364 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 502 22
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[9] 650 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 445 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 593 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 319 25
set_location Controler_0/Command_Decoder_0/counter[5] 617 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 743 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 465 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 502 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 598 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 435 45
set_location Controler_0/ADI_SPI_0/data_counter[7] 716 43
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 564 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 373 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 501 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 298 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 336 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 519 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 339 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 398 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 425 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 326 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 569 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 427 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 465 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 332 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 374 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 526 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 315 75
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 775 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 285 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 570 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 624 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 530 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 568 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 512 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 434 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 337 48
set_location Controler_0/Command_Decoder_0/counter[4] 616 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 588 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 269 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 284 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 395 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 514 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 391 16
set_location Controler_0/ADI_SPI_1/counter[1] 769 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 513 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 344 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 388 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 554 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 746 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 478 15
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 642 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 677 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 385 15
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 530 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 471 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 473 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 475 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 486 55
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[13] 655 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 618 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 523 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 500 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 384 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 432 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 387 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 561 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 327 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 402 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 505 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 309 16
set_location Controler_0/ADI_SPI_0/addr_counter[2] 759 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 534 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 361 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 380 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 327 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 317 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 196 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 558 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 419 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 564 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 544 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 589 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 518 79
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[14] 657 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 408 63
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 594 54
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 609 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 590 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 526 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 445 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 717 57
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 681 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 706 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 361 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 434 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 433 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 461 21
set_location Controler_0/ADI_SPI_1/data_counter[19] 764 46
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[12] 649 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 437 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 416 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 486 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 686 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 550 10
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 311 55
set_location Controler_0/gpio_controler_0/read_data_frame[12] 727 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 511 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 747 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 532 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 450 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 316 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 511 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 390 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 738 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 559 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 380 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 312 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 404 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 426 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 505 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 365 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 332 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 474 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 638 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 318 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 283 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 327 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 341 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 753 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 335 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 567 52
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 694 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 704 60
set_location Controler_0/Command_Decoder_0/counter[18] 630 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 411 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 368 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 482 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 494 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 391 30
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 626 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 755 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 422 45
set_location Controler_0/gpio_controler_0/un40_write_signal 653 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 333 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 328 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 489 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 265 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 465 72
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 676 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 421 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 332 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 722 51
set_location Controler_0/Answer_Encoder_0/state_reg[4] 573 43
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 567 45
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 566 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 482 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 543 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 533 34
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 629 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 634 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 497 54
set_location Controler_0/gpio_controler_0/un11_read_signal_4 642 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 396 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 490 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 487 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 491 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 610 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 413 54
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 495 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 412 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 414 28
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 778 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 595 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 396 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 422 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 475 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 565 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 521 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 546 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 548 10
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 313 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 538 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 481 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 515 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 437 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 552 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 473 28
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 614 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 386 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 499 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 394 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 606 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 362 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 347 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 297 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 291 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 630 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 330 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 544 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 323 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 501 64
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 702 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 339 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 303 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 594 60
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 399 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 318 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 481 58
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 770 48
set_location Controler_0/ADI_SPI_1/addr_counter[21] 802 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[13] 741 51
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 637 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 519 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 379 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 482 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 334 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 346 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 383 22
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 695 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 390 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 553 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 317 19
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 645 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 601 48
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 677 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 447 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 376 31
set_location Controler_0/ADI_SPI_0/data_counter[2] 711 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 558 46
set_location Controler_0/gpio_controler_0/Outputs_8[7] 660 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 325 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 331 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 696 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 329 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 457 18
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 682 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 475 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 398 19
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 626 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 311 19
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 611 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 486 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 449 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 483 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 353 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 468 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 169 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 431 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 511 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 545 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 555 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 564 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 431 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 356 19
set_location Controler_0/Answer_Encoder_0/state_reg[2] 566 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 422 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 397 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 738 52
set_location Controler_0/ADI_SPI_1/counter[5] 773 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 535 22
set_location Controler_0/ADI_SPI_1/addr_counter[14] 795 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 431 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 544 16
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 630 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 614 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 345 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 339 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 288 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 432 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 453 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 573 58
set_location Controler_0/ADI_SPI_0/state_reg[3] 705 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 538 37
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 609 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 325 48
set_location Controler_0/gpio_controler_0/Outputs_8[3] 659 48
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 672 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 530 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 540 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 332 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 381 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 333 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 295 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 500 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 428 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 321 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 424 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 528 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 553 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 458 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 492 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[13] 747 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 477 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 458 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 434 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 357 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 564 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 274 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 566 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 286 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 539 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 343 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 323 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 397 54
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 606 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 569 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 707 61
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 663 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 451 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 707 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 377 31
set_location Controler_0/gpio_controler_0/Outputs[5] 657 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 410 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 512 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 307 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 341 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 344 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 308 72
set_location Controler_0/Reset_Controler_0/state_reg[5] 642 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 295 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 701 52
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 698 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 339 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 371 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 676 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 455 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 471 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 404 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 494 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 413 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 396 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 558 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 684 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 486 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 446 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 494 63
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 743 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 451 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 434 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 318 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 343 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 765 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 449 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 549 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 468 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 395 30
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 692 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 660 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 321 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 338 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 427 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 592 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 403 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 409 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 505 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 742 55
set_location Controler_0/gpio_controler_0/Outputs_8_2[6] 667 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 424 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 400 19
set_location Controler_0/Command_Decoder_0/counter[10] 622 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 393 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 530 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 330 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 471 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 632 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 508 25
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 611 55
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 718 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 442 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 492 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 471 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 390 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 428 72
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 524 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 474 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 445 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 505 72
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 618 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 474 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 284 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 570 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 314 69
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 520 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 437 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 683 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 325 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 563 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 475 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 499 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 597 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 465 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 342 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 573 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 476 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 548 42
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 609 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 335 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 349 22
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 619 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 745 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 503 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 317 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 484 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 410 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 515 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 335 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 516 42
set_location Controler_0/gpio_controler_0/Outputs_8_2[7] 670 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 497 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 528 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 748 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 378 36
set_location Communication_0/Communication_Controler_0/state_reg[5] 624 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 319 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 499 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 369 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 282 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 374 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 429 18
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 522 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 568 54
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 677 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 677 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 483 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 406 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 539 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 539 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 366 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 474 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 472 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 715 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 338 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 172 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 467 27
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 567 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 402 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 379 54
set_location Controler_0/gpio_controler_0/Outputs[0] 655 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 519 79
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 659 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 550 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 328 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 569 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 390 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 392 30
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 573 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 320 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 602 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 462 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 482 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 314 63
set_location Controler_0/ADI_SPI_1/addr_counter[25] 806 46
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 507 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 552 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 381 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 170 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 708 48
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 575 45
set_location Controler_0/ADI_SPI_1/data_counter[20] 765 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 630 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 715 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 421 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 370 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 598 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 544 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 728 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 336 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 566 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 415 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 305 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 565 30
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 621 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 571 37
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 701 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 512 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 554 43
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 711 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 436 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 464 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 325 9
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 635 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 405 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 430 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 568 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 308 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 483 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 483 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 448 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 459 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 498 57
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 789 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 340 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 295 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 761 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 470 58
set_location Controler_0/Reset_Controler_0/state_reg[4] 641 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 191 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 314 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 355 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 478 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 479 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[2] 672 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 535 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 663 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 475 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 698 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 570 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 438 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 444 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 406 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 498 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 470 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 522 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 741 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 331 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 494 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 401 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 594 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 483 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 612 57
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 669 43
set_location Controler_0/ADI_SPI_0/addr_counter[24] 781 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 375 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 251 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 499 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 315 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 362 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 497 70
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 698 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 324 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 379 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 517 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 562 37
set_location Controler_0/gpio_controler_0/un3_write_signal_1 651 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 307 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 568 69
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 446 21
set_location Controler_0/gpio_controler_0/Outputs_8_2[10] 651 54
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 613 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 459 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 356 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 540 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 368 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 366 22
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 594 45
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 574 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 558 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 414 27
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 787 48
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 606 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 561 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 474 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 568 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 566 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 594 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 494 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 449 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 361 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 508 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 368 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 354 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 329 82
set_location Controler_0/gpio_controler_0/Outputs[10] 655 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 709 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 589 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 595 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 504 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 339 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 664 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 511 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 497 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 480 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 424 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 477 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 480 60
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 734 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 528 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 327 61
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 605 45
set_location Controler_0/gpio_controler_0/Outputs[1] 654 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 301 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 390 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 378 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 461 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 504 42
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 680 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 447 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 469 75
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 721 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 475 28
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 749 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 324 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 332 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 337 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 291 18
set_location Controler_0/ADI_SPI_1/data_counter[10] 755 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 386 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 467 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 696 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 343 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 269 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 483 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 409 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 327 75
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_3 646 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 439 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 350 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 511 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 507 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 322 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 459 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 504 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 281 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 476 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 325 46
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 575 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 432 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 452 16
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 596 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 505 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 541 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 336 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 454 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 320 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 536 34
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 647 45
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 618 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 321 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 340 70
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 678 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 459 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 456 69
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 534 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 629 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 297 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 397 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 111 12
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 534 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 333 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 574 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 447 48
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 629 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 494 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 486 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 405 42
set_location Controler_0/Command_Decoder_0/decode_vector[4] 604 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 475 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 168 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 396 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 514 76
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 656 63
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 673 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 484 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 331 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 407 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 274 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 281 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 346 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 510 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 341 25
set_location Controler_0/ADI_SPI_1/addr_counter[19] 800 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 327 52
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 563 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 520 75
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 604 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 493 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 325 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 343 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 561 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 346 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 574 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 343 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 516 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 452 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 279 42
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 668 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 464 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 332 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 354 37
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 590 52
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 744 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 465 19
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[7] 653 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 497 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 766 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 277 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 523 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 357 75
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 682 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 306 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 424 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 372 51
set_location Controler_0/Reset_Controler_0/state_reg[3] 647 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 547 76
set_location Controler_0/gpio_controler_0/un8_write_signal_1 644 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 304 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 462 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 552 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 486 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 371 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 302 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 512 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 453 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 542 10
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 698 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 455 30
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 687 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 607 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 427 75
set_location Controler_0/ADI_SPI_0/data_counter[1] 710 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 465 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 431 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 551 27
set_location Controler_0/gpio_controler_0/un23_read_signal 698 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 532 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 391 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 484 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[8] 681 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 338 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 340 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 409 48
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 737 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 697 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 450 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 372 16
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 641 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 355 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 381 58
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 597 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 498 78
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 573 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 346 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 348 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 589 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 457 75
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 763 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 373 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 497 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 497 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[5] 746 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 455 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 470 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 745 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 450 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 630 51
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 609 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 371 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 493 79
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 697 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 485 19
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 697 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 397 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 511 48
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 640 42
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 662 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 601 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 342 61
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 636 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 631 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 345 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 319 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 422 21
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 721 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 329 52
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 568 42
set_location Controler_0/ADI_SPI_0/data_counter[6] 715 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 560 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 338 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 418 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 510 61
set_location Controler_0/ADI_SPI_0/counter_3[4] 680 36
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 572 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 360 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 412 16
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i 658 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 424 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 355 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 522 43
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 617 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 560 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 618 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 717 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 377 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 601 36
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[2] 646 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 365 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 574 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 610 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 549 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 495 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 367 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 492 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 473 79
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 566 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 445 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 368 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 257 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 546 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 559 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 388 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 732 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 521 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 627 60
set_location Controler_0/gpio_controler_0/Outputs[2] 658 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 380 51
set_location Controler_0/Answer_Encoder_0/periph_data_7[4] 674 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 297 18
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 747 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 737 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 325 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 540 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 180 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 482 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 537 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 300 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 309 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 321 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 345 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 394 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 317 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 566 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 317 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 414 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 330 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 361 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 451 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 430 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 333 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 433 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 519 24
set_location Controler_0/gpio_controler_0/Outputs_8[15] 653 54
set_location Controler_0/gpio_controler_0/Outputs[6] 671 52
set_location Controler_0/gpio_controler_0/Outputs_8_2[9] 663 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 448 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 465 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 534 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 505 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 386 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 380 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 293 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 751 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 475 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 679 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 309 49
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 739 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 445 15
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 667 43
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 678 52
set_location Controler_0/ADI_SPI_1/addr_counter[28] 809 46
set_location Communication_0/Communication_Controler_0/state_reg[0] 625 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 314 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 355 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 643 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 565 60
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 759 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 392 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 263 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 410 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 305 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 305 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 446 18
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 647 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 463 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 464 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 412 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 417 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 476 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 513 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 450 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 503 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 433 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 534 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 322 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 456 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[3] 712 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 489 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 485 24
set_location Controler_0/Command_Decoder_0/counter[11] 623 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 501 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 495 70
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 597 61
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 588 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 496 54
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 566 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 406 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 305 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 567 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 468 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 501 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 531 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 564 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 463 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 365 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 461 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 588 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 506 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 397 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 460 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 337 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 473 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 479 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 451 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 289 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 565 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 458 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 313 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 468 30
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 672 52
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 606 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 323 55
set_location Controler_0/gpio_controler_0/Outputs[8] 648 46
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 612 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 415 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 331 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 512 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 520 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 471 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 451 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 373 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 572 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 333 64
set_location Controler_0/ADI_SPI_1/data_counter[24] 769 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 346 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 426 19
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 650 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 448 46
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 594 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 334 52
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 572 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 343 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 333 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 411 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 407 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 594 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 326 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 462 73
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 703 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 476 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 400 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 286 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 319 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 524 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 675 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 488 76
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[5] 657 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 404 25
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 685 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 468 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 314 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 494 79
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 565 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 516 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 509 54
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 752 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 363 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 352 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 383 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 336 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 430 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 187 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 484 70
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 652 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 361 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 676 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 516 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 312 64
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 639 42
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 667 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 519 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 324 25
set_location Controler_0/ADI_SPI_0/sdio_cl 690 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 332 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 514 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 456 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 491 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 358 64
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 602 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 596 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 379 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 461 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 540 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 567 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 470 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 367 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 497 28
set_location Controler_0/Command_Decoder_0/decode_vector[6] 606 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 701 60
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 605 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 630 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 476 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 363 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 552 37
set_location Controler_0/Answer_Encoder_0/state_reg[3] 570 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 349 30
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 663 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 492 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 522 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 747 58
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 765 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 521 42
set_location Controler_0/gpio_controler_0/un11_read_signal_0 697 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 703 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[1] 734 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 391 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 332 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 444 48
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 771 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 539 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 557 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 543 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 594 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 511 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 516 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 310 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 201 37
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 571 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 270 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 304 73
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 394 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 281 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 417 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 341 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 396 15
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 649 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 313 25
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 776 49
set_location Controler_0/ADI_SPI_1/data_counter[27] 772 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 399 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 623 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 592 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 699 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 748 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 381 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 517 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 468 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 561 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 385 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 384 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 330 15
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 667 58
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 618 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 357 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 392 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 601 37
set_location Controler_0/ADI_SPI_1/data_counter[26] 771 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 595 63
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 505 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 315 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 386 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 421 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 719 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 195 37
set_location Controler_0/ADI_SPI_0/counter[8] 679 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 498 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 447 19
set_location Controler_0/gpio_controler_0/Outputs_8[10] 655 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 524 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 391 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 686 55
set_location Controler_0/ADI_SPI_0/addr_counter[13] 770 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 477 75
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 608 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 399 22
set_location Controler_0/ADI_SPI_1/data_counter[14] 759 46
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 656 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 510 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 423 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 317 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 572 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 243 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 518 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 557 58
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 651 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 556 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 429 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 405 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 551 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 300 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 527 76
set_location Controler_0/Answer_Encoder_0/periph_data[10] 565 57
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 694 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 556 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 437 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 342 72
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 661 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 250 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 266 46
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 662 52
set_location Controler_0/gpio_controler_0/Outputs[3] 659 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 608 70
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 673 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 439 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 474 18
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 609 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 506 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 452 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 428 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 323 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 691 42
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 704 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 466 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 458 25
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[3] 687 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 462 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 470 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 315 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 554 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 458 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 313 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 518 30
set_location Controler_0/Command_Decoder_0/decode_vector[1] 608 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 179 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 479 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 524 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 545 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 432 15
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 637 54
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[14] 682 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 309 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 471 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 480 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 537 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 612 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 444 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 313 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 529 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 560 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 272 46
set_location Controler_0/ADI_SPI_0/data_counter[30] 739 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 410 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 387 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 325 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 430 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 468 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 332 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 500 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 391 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 550 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 551 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 403 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 357 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 315 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 502 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 616 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 279 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 411 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 465 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 421 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 426 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 598 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 321 52
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 566 55
set_location Controler_0/Answer_Encoder_0/periph_data_7[5] 668 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 556 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 488 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 685 64
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 710 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 476 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 312 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 563 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 499 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 631 51
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 686 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 302 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 185 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 589 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 338 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 600 70
set_location Controler_0/ADI_SPI_1/data_counter[17] 762 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 194 36
set_location Communication_0/UART_Protocol_1/INV_0 316 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 373 16
set_location Controler_0/gpio_controler_0/Outputs_8_2[2] 657 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 544 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 486 19
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 623 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 341 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 721 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 323 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 479 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 454 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 569 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 373 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 572 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 556 61
set_location Controler_0/ADI_SPI_0/counter_3[0] 678 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 305 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 381 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 517 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 422 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 463 72
set_location Controler_0/ADI_SPI_1/data_counter[16] 761 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 681 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 455 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 336 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 510 31
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 506 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 320 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 520 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 305 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 620 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 453 43
set_location Communication_0/Communication_Controler_0/read_data_frame_5[2] 646 57
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 659 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 366 31
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 665 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 469 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 528 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 337 49
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 615 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 341 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 335 27
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 615 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 422 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 406 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 546 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 575 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 378 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 398 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 559 69
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 669 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 561 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 478 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 462 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 536 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 180 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 504 73
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 608 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 570 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 354 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 395 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 475 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 555 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 552 34
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 764 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 404 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 374 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 334 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 357 63
set_location Controler_0/gpio_controler_0/un44_write_signal_0 650 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 346 76
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 681 36
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 711 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 423 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 334 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 382 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 508 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 495 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 491 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 446 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 477 64
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 604 45
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 692 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 330 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 509 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 549 10
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 722 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 690 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 378 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 505 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 548 70
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 602 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 331 82
set_location Controler_0/ADI_SPI_1/data_counter[4] 749 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 442 75
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 626 52
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 714 45
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 677 51
set_location Controler_0/Answer_Encoder_0/cmd_status_err 564 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 553 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 358 16
set_location Controler_0/ADI_SPI_0/assert_data 681 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 421 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 679 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 426 24
set_location Controler_0/gpio_controler_0/Outputs_8_2[5] 648 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 557 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 444 63
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 740 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 526 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 448 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 336 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 487 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 500 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 348 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 454 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 288 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 284 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 433 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 320 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 278 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 508 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 468 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 395 31
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 638 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 324 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 560 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 570 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 336 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 570 61
set_location Communication_0/Communication_Controler_0/state_reg[1] 629 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 493 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 312 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 328 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 181 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 416 54
set_location Controler_0/Command_Decoder_0/state_reg[0] 594 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 405 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 373 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 411 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 302 18
set_location Controler_0/gpio_controler_0/Outputs_8_2[8] 650 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 484 16
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 525 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 300 58
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 528 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 565 64
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 677 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 464 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 453 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 373 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 532 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 529 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 562 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 354 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 441 43
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 681 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 360 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 369 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 325 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 625 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 553 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 671 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 333 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 378 51
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 652 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 515 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 515 60
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[0] 640 57
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 647 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 383 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 447 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 326 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 518 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 536 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 553 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 495 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 506 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 491 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 423 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 476 57
set_location Controler_0/ADI_SPI_1/state_reg[4] 647 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 429 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 305 72
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 791 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 507 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 448 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 168 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 537 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 417 55
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 681 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 574 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 333 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 323 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 480 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 560 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 348 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 589 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 449 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 330 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 529 70
set_location Controler_0/ADI_SPI_1/addr_counter[11] 792 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 723 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 420 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 310 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 593 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 345 70
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[4] 645 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 411 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 405 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 738 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 454 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 573 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 425 61
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 699 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 410 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 340 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 361 36
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 645 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 447 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 703 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 419 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 395 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 450 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 303 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 480 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 461 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 249 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 311 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 337 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 549 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 323 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 649 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 543 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[6] 736 51
set_location Controler_0/ADI_SPI_1/data_counter[23] 768 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 265 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 408 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 484 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 458 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 445 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 453 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 344 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 449 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 643 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 363 37
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 654 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 325 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 469 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 449 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 473 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 681 46
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 637 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 477 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 313 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 444 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 409 9
set_location Controler_0/Command_Decoder_0/counter[7] 619 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 379 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 333 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 562 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 354 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 410 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 471 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 425 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 342 27
set_location Controler_0/Command_Decoder_0/cmd_status_err 565 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 465 75
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 534 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 400 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 434 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 461 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 437 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 388 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 468 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 341 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 310 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 535 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 719 48
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 393 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 571 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 380 36
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 777 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 331 25
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 628 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 348 81
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 625 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 290 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 591 36
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 668 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 360 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 762 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 328 15
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 658 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 322 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 527 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 366 30
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 526 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 392 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 589 60
set_location Controler_0/Answer_Encoder_0/periph_data[0] 564 54
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 626 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 708 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 328 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 567 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 336 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 432 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 732 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 356 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 427 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 484 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 673 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 308 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 630 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 450 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 331 9
set_location Controler_0/gpio_controler_0/un40_write_signal_0 652 51
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 790 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 667 63
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 686 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 361 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 329 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 319 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 485 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 541 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 502 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 356 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 670 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 357 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 465 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 488 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 436 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 354 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 499 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 343 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 408 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 516 25
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 675 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 459 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 483 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 373 72
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 588 42
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 571 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 488 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 353 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 302 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 600 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 568 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 334 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 449 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 502 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 490 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 554 58
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 676 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 313 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 588 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 358 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 531 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 534 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 430 19
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 570 57
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 692 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 290 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 345 76
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 595 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 511 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 327 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 369 31
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 640 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 553 22
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 603 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 348 30
set_location Controler_0/Reset_Controler_0/state_reg[0] 643 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 557 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 385 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 360 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 319 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 364 19
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 448 45
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 629 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 411 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 326 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 362 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 471 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 512 43
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 736 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 324 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 515 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 339 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 387 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 330 49
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[8] 655 60
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 616 64
set_location Controler_0/ADI_SPI_1/addr_counter[30] 811 46
set_location Controler_0/ADI_SPI_1/data_counter[13] 758 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 425 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 378 37
set_location Controler_0/ADI_SPI_1/data_counter[9] 754 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 379 15
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 710 58
set_location Controler_0/Command_Decoder_0/state_reg[5] 590 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 325 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 488 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 485 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 751 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 301 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 461 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 482 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 524 42
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 589 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 418 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 376 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 445 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 329 64
set_location Controler_0/gpio_controler_0/Outputs_8_i_0[11] 662 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 469 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 527 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 472 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 555 28
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 679 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 291 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 475 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 507 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 398 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 492 78
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 607 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 286 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 337 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 477 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 546 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 739 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 347 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 433 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 451 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 304 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 456 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 325 19
set_location Controler_0/gpio_controler_0/Outputs_8[2] 658 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 329 25
set_location Controler_0/ADI_SPI_1/data_counter[3] 748 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 495 16
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 698 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 509 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 465 31
set_location Controler_0/ADI_SPI_1/addr_counter[15] 796 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 685 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 305 60
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[3] 733 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 367 70
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 725 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 468 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 479 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 599 54
set_location Controler_0/gpio_controler_0/Outputs_8[9] 669 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 358 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 595 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 572 33
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 754 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 458 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 463 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 408 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 450 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 496 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 430 73
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 543 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 319 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 539 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 735 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 692 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 507 73
set_location Controler_0/ADI_SPI_1/data_counter[7] 752 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 609 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[7] 743 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 302 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 457 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 490 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 477 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 563 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 320 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 315 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 477 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 447 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 555 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 487 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 324 49
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 527 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 572 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 596 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 351 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 310 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 478 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 488 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 533 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 535 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 420 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 458 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 573 60
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 635 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 706 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 445 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 332 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 509 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 530 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 449 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 691 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 501 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 471 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 431 16
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 693 55
set_location Controler_0/ADI_SPI_1/counter_3[4] 768 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 396 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 606 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 510 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 559 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 595 51
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 666 58
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 636 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 336 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 534 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 368 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 252 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 530 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 426 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 499 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 422 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 340 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 420 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 541 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 460 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 503 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 564 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 496 24
set_location Controler_0/ADI_SPI_1/sclk_4 772 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 633 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 506 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 382 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 358 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 355 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 509 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 428 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 564 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 386 51
set_location Controler_0/ADI_SPI_0/addr_counter[14] 771 43
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 672 63
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 678 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 467 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 470 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 763 52
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 652 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 462 25
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 717 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 314 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 464 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 318 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 247 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 309 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 408 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 392 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 313 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 304 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 343 69
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 638 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 539 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 466 55
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 676 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 415 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 391 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 484 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 288 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 450 15
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 452 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 627 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 589 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 599 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 549 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 419 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 383 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 527 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 470 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 554 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 570 60
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 654 60
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 592 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 355 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 614 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 567 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 501 27
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 593 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 426 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 481 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 422 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 687 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 686 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 314 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 330 61
set_location Controler_0/ADI_SPI_1/state_reg[3] 783 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 476 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 287 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 326 64
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 737 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 494 64
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 720 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 595 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 381 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 487 54
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 688 55
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 591 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 389 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 344 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 595 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 328 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 344 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 753 57
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 508 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 568 37
set_location Controler_0/Command_Decoder_0/counter[29] 641 37
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 733 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 359 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 475 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 528 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 304 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 319 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 296 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 304 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 435 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 455 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 619 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 411 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 356 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 318 48
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 685 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 342 25
set_location Controler_0/ADI_SPI_0/addr_counter[22] 779 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 546 19
set_location Controler_0/gpio_controler_0/Outputs[13] 671 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 550 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 420 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 509 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 442 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 432 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 364 76
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 709 55
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 682 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 375 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 629 60
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 676 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 368 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 556 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 794 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 321 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 169 36
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 660 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 575 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 473 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 462 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 457 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 423 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 397 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 325 21
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 506 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 338 36
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 682 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 603 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 283 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 316 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 357 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 531 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 315 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 490 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 479 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 413 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 596 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 425 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 573 69
set_location Communication_0/Communication_Controler_0/m11 636 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 415 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 456 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 507 69
set_location Controler_0/ADI_SPI_0/addr_counter[29] 786 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 484 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 652 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 684 42
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 624 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 530 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 427 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 417 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 313 22
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 742 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 355 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 333 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 361 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 307 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 505 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 665 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 533 73
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 669 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 361 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 474 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 428 52
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 734 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 684 48
set_location Controler_0/Answer_Encoder_0/periph_data_3[14] 672 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 450 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 385 49
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 784 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 469 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 743 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 625 48
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 645 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 385 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 470 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 302 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 440 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 738 55
set_location Controler_0/ADI_SPI_1/data_counter[2] 747 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 453 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 508 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 314 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 322 49
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 654 57
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 685 42
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 628 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 337 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 374 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 622 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 314 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 393 58
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 660 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 351 34
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 664 58
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 619 57
set_location Controler_0/gpio_controler_0/state_reg[0] 636 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 529 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 344 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 431 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 346 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 361 52
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 741 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 407 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 301 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 530 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 524 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 476 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 547 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 451 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 328 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 494 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 714 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 554 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 333 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 485 64
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 548 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 717 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 373 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 474 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 301 21
set_location Controler_0/Command_Decoder_0/state_reg[1] 588 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 292 19
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 547 37
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 732 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 571 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 337 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 521 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 501 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 501 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 588 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 664 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 463 27
set_location Controler_0/Command_Decoder_0/state_reg[4] 608 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 453 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 487 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 448 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 457 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 368 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 440 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 339 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 428 49
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 652 43
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 611 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 532 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 487 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 384 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 336 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 454 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 316 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 638 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 417 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 444 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 451 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 277 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 363 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 481 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 452 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 536 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 439 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 314 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 448 30
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 625 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 443 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 530 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 469 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 487 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 468 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 691 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 302 58
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 663 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 470 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 383 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 298 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 324 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 626 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 374 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 364 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 362 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 487 57
set_location Controler_0/ADI_SPI_0/addr_counter[20] 777 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 337 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 310 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 316 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 648 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 385 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 402 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 312 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 300 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 339 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 394 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 395 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 538 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 344 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 492 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 314 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 301 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 470 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 332 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 514 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 540 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 461 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 267 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 571 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 280 19
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 412 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 489 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 542 16
set_location Controler_0/ADI_SPI_0/counter[5] 676 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 665 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 440 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 513 58
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 564 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 183 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 410 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 412 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 460 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 501 28
set_location Controler_0/ADI_SPI_1/addr_counter[18] 799 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 407 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 465 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 371 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 332 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 348 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 472 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 613 69
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 753 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 364 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 588 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 410 48
set_location Controler_0/Command_Decoder_0/counter[13] 625 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 320 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 380 60
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 656 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 508 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 407 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 676 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 325 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 372 64
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 636 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 706 61
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 609 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 566 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 347 73
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 597 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 388 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 549 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 449 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 464 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 312 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 351 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 453 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 322 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 542 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 529 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 470 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 534 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 518 18
set_location Controler_0/Reset_Controler_0/un1_write_signal 639 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 505 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 360 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 338 64
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 703 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 462 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 731 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 356 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 349 61
set_location Controler_0/ADI_SPI_1/ss_n 768 49
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0[6] 611 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 588 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 347 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 336 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 426 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 334 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 493 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 347 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 450 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 499 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 503 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 738 48
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 721 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 471 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 518 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 547 21
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 589 45
set_location Controler_0/Command_Decoder_0/counter[27] 639 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 254 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 400 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 345 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 282 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 321 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 338 79
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 731 57
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 696 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 426 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 535 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 537 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 513 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 330 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 293 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 372 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 300 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 429 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 360 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 324 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 286 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 343 27
set_location Controler_0/Answer_Encoder_0/periph_data_3[5] 671 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 530 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 434 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 463 55
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 656 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 591 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 196 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 385 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 484 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 509 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 542 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 588 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 444 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 568 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 601 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 301 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 501 75
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 593 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 464 25
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 565 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 465 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 483 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 381 16
set_location Controler_0/gpio_controler_0/un12_write_signal_2_0_0 648 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 314 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 466 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 498 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 331 22
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 626 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 200 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 453 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 255 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 522 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 592 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 502 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 453 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 747 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 486 21
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[1] 639 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 636 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 454 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 519 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 599 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 425 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 474 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 643 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 362 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 318 24
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 606 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 609 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 338 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 457 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 554 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 505 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 355 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 374 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 469 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 596 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 185 36
set_location Controler_0/ADI_SPI_1/assert_data 775 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 520 18
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 606 49
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 684 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 458 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 629 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 511 31
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 657 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 486 73
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 656 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 565 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 396 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 575 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 673 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 488 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 315 76
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 645 43
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 668 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 440 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 246 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 445 28
set_location Controler_0/Command_Decoder_0/counter[12] 624 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 424 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 328 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 197 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[8] 754 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 343 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 463 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 307 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 415 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 385 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 564 33
set_location Controler_0/ADI_SPI_0/counter[0] 678 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 313 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 549 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 460 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 463 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 324 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 355 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 376 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 678 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 366 57
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 612 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 478 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 390 37
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 604 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 422 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 599 57
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 699 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 306 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 377 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 391 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 404 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 333 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 556 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 349 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 343 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 410 24
set_location Controler_0/Reset_Controler_0/state_reg[2] 640 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 489 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 521 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 458 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 341 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 321 36
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 670 61
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 610 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 332 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 506 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 440 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 425 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 571 60
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 741 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 726 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 628 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 297 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 507 61
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 175 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 546 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 522 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 569 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 320 75
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 688 52
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 642 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 565 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 312 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 563 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 342 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 317 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 176 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 455 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 476 69
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 655 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 334 27
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 716 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 519 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 488 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 288 49
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[4] 645 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 426 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 413 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 440 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 452 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 530 48
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 741 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 341 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 431 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 481 60
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 696 49
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 600 42
set_location Controler_0/Command_Decoder_0/counter[16] 628 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 519 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 559 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 564 63
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 588 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 475 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 632 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 495 76
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 729 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 334 43
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 640 45
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 601 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 710 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 390 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 756 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 494 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 607 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 446 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 474 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 684 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 509 76
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 636 43
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 712 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 422 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 685 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 307 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 499 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 342 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 418 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 377 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 591 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 499 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 751 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 478 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 344 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 452 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 482 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 478 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 552 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 590 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 471 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 366 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 505 25
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 708 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 340 64
set_location Controler_0/ADI_SPI_1/data_counter[1] 746 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 378 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 379 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 464 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 332 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 739 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 540 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 545 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 415 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 348 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 417 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 668 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 373 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 435 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 309 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 356 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 468 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 493 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 595 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 662 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 490 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 439 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 464 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 297 49
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 598 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 339 36
set_location Controler_0/ADI_SPI_1/sdio_1 784 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 344 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 424 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 661 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 558 42
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 638 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 448 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 421 24
set_location Controler_0/ADI_SPI_1/sclk 772 49
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 714 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 380 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 376 19
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 622 42
set_location Controler_0/ADI_SPI_1/data_counter[6] 751 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 392 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 501 21
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 668 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 497 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 668 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 326 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 444 27
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 660 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 321 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 375 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 571 24
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 644 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 526 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 440 76
set_location Controler_0/Command_Decoder_0/counter[14] 626 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 303 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 352 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 480 61
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 648 60
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 793 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 264 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 596 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 574 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 346 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 571 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 459 27
set_location Controler_0/gpio_controler_0/Outputs_8_2[15] 648 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 521 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 454 49
set_location Communication_0/Communication_Controler_0/m4_e 575 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 460 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 527 25
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 676 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 388 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 480 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 397 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 378 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 511 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 729 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 383 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 360 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 400 22
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 643 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 591 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 410 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 453 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 532 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 445 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 316 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 307 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 476 60
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 571 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 426 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 369 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 367 69
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 646 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 283 19
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 637 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 590 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 355 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 327 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 526 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 462 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 437 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 510 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 328 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 501 73
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 691 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 437 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 294 49
set_location Controler_0/ADI_SPI_1/addr_counter[9] 790 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 512 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 341 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 317 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 455 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 722 54
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 544 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 375 28
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 663 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 558 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 495 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 277 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 335 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 348 63
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 666 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 510 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 350 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 392 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 467 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 343 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 527 21
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 617 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 465 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 459 28
set_location Controler_0/ADI_SPI_1/data_counter[22] 767 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 352 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 710 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 526 24
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 613 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 511 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 335 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 419 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 336 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 302 25
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 694 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 618 49
set_location Controler_0/gpio_controler_0/Outputs[9] 669 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 431 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 675 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 405 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 330 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 312 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 469 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 445 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 600 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 310 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 385 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 318 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 282 64
set_location Controler_0/gpio_controler_0/un16_write_signal_2_0 652 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 474 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 324 19
set_location Controler_0/ADI_SPI_0/sclk 672 43
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 729 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 384 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 360 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 529 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 295 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 364 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 316 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 310 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 417 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 407 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 319 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 416 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 338 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 720 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 513 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 531 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 302 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 275 16
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 569 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 555 58
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 676 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 675 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 614 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 711 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 394 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 531 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 440 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 562 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 537 76
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 543 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 463 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 705 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 468 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 323 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 318 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 296 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 526 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 312 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 562 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 674 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 318 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 367 33
set_location Controler_0/ADI_SPI_0/counter[2] 673 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 446 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 564 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 714 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 555 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 497 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 543 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 542 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 361 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 596 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 571 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 444 49
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 648 43
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 720 48
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 641 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 523 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 403 25
set_location Controler_0/ADI_SPI_0/data_counter[23] 732 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 248 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 423 22
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 642 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 529 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 394 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 505 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 466 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 294 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 441 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 373 30
set_location Controler_0/Answer_Encoder_0/periph_data[15] 566 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 337 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 452 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 346 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 558 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 498 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 456 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 477 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 689 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 314 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 567 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 434 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 318 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 504 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 305 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 355 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 548 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 480 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 477 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 480 24
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 633 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 427 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 345 79
set_location Controler_0/ADI_SPI_1/data_counter[12] 757 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 433 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 598 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 463 63
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 528 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 541 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 588 60
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 619 52
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 699 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 592 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 359 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 186 37
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 739 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 320 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 349 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 420 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 444 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 469 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 320 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 588 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 350 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 289 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 447 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 409 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 384 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 425 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 480 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 361 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 530 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 320 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 472 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 693 64
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 708 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 446 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 446 16
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 752 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 417 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 558 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 432 73
set_location Controler_0/REGISTERS_0/state_reg[3] 646 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 467 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 523 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 330 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 529 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 337 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 390 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 572 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 517 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 484 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 474 21
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 670 45
set_location Controler_0/gpio_controler_0/read_data_frame[11] 725 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 515 28
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 650 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 523 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 507 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 557 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 491 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 359 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 550 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 554 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 339 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 414 45
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 730 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 438 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 528 24
set_location Controler_0/ADI_SPI_0/data_counter[26] 735 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 613 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 764 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 325 72
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 564 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1[11] 664 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 372 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 497 19
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 675 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 461 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 513 61
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 685 57
set_location Controler_0/ADI_SPI_1/addr_counter[22] 803 46
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 572 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 618 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 373 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 653 58
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 573 54
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 541 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 520 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 476 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 433 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 553 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 397 63
set_location Controler_0/gpio_controler_0/un20_write_signal_1 659 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 538 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 465 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 379 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 422 19
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 656 42
set_location Controler_0/ADI_SPI_0/data_counter[13] 722 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 624 57
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 697 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 378 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 619 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 243 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 491 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 560 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 317 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 186 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 310 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 309 21
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 702 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 397 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 525 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 372 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 367 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 737 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 168 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 414 24
set_location Controler_0/gpio_controler_0/read_data_frame[4] 719 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 393 63
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 570 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 420 45
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 696 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 409 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 692 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 425 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 464 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 408 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 369 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 535 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 559 34
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 415 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 509 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 398 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 407 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 492 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 445 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 532 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 493 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 441 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 596 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 322 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 471 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 375 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 375 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 736 55
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 636 42
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 641 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 337 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 449 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 169 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 335 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 334 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 414 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 450 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 365 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 368 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 529 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 442 22
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 692 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 538 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 504 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 336 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 300 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 344 70
set_location Controler_0/gpio_controler_0/un7_read_signal_0 696 57
set_location Controler_0/gpio_controler_0/un1_write_signal_4 638 51
set_location Communication_0/Communication_Controler_0/state_reg[3] 626 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 409 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 704 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 328 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 464 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 435 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 314 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 328 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 383 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 486 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 351 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 369 73
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 701 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 384 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 408 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 475 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 530 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 309 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 319 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 559 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 455 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 420 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 372 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 492 54
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 678 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 493 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 458 28
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 694 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 351 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 301 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 385 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 331 69
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 690 46
set_location Controler_0/Answer_Encoder_0/periph_data[14] 567 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 612 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 321 70
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 661 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 525 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 606 57
set_location Controler_0/ADI_SPI_1/data_counter[25] 770 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 324 69
set_location Controler_0/gpio_controler_0/SET_PULSE 718 55
set_location Controler_0/ADI_SPI_1/addr_counter[26] 807 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 480 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 458 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 444 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 198 36
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 593 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 402 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 532 25
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 662 42
set_location Controler_0/ADI_SPI_0/data_counter[16] 725 43
set_location Controler_0/gpio_controler_0/Outputs[7] 660 52
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 658 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 526 27
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 604 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 345 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 452 48
set_location Controler_0/Command_Decoder_0/counter[15] 627 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 500 57
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 745 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 323 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 510 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 316 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 432 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 370 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 563 58
set_location Controler_0/ADI_SPI_0/data_counter[22] 731 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 363 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 380 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 427 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 308 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 357 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 596 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 363 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 402 58
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 716 57
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 398 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 460 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 401 46
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 683 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 531 76
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 639 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 531 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 529 16
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 556 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 463 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 475 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 519 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 484 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 715 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 740 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 536 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 174 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 471 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 562 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 495 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 488 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 397 60
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 531 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 381 60
set_location Controler_0/Answer_Encoder_0/cmd_CDb 570 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 533 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 417 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 489 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 459 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 474 15
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 673 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 486 27
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 671 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 460 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 315 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 507 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 429 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 504 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 535 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 348 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 487 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 473 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 337 28
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 795 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 336 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 544 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 300 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 324 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 604 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 376 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 561 58
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 573 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 285 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 350 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 367 31
set_location Controler_0/ADI_SPI_0/addr_counter[12] 769 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 338 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 566 21
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 604 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 340 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 487 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 553 73
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 390 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 790 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 470 15
set_location Controler_0/gpio_controler_0/Outputs_8_2[14] 649 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 489 28
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 680 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 442 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 501 19
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 644 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 457 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 553 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 404 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 452 51
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 391 48
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 653 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 309 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 494 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 415 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 536 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 504 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 432 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 36 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 144 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 396 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 0 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 468 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 468 68
set_location Controler_0/REGISTERS_0/memory_memory_0_0 660 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 252 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 144 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 216 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 108 41
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 288 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 72 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 324 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 108 68
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 504 68
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 288 68
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 540 41
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 540 14
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 468 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 72 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 72 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 180 14
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 252 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 0 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 216 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 180 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 36 41
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 324 68
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 432 14
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 588 41
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 396 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 504 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 516 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 528 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 468 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 384 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 552 27
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 603 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 384 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 492 60
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31] 756 42
set_location Controler_0/Command_Decoder_0/counter_s_1328 612 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 309 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 324 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 396 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 504 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 540 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 348 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 384 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 372 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 456 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 552 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 264 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 552 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 540 72
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 685 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 540 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 372 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 240 51
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1] 708 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 396 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 408 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 276 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 751 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 552 69
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 720 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 513 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 492 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 540 9
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 525 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 360 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 288 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 348 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 372 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 528 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 456 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 384 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 588 27
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329 684 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 528 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 372 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 304 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 334 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 360 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 528 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 528 45
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 603 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 432 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 336 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 468 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 505 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 564 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 516 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 312 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 504 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 516 33
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 603 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 420 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 396 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 440 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 316 45
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 768 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 311 42
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1] 744 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 408 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 384 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 492 42
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 603 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 350 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 504 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 324 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 444 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 420 60
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31] 780 45
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 671 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 276 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 492 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 735 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 516 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 348 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 420 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 300 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 552 38
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 588 29
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 540 11
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 528 47
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 540 47
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 492 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 564 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 516 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 552 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 456 17
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 492 20
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 528 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 540 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 552 26
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 528 80
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 513 71
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 528 74
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 504 65
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 492 71
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 528 71
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 516 80
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 540 74
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 504 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 492 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 516 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 505 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 516 62
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 504 20
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 516 20
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 525 17
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 528 17
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 540 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 396 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 372 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 372 20
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 276 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 312 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 372 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 384 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 384 20
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 360 80
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 324 80
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 348 74
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 276 65
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 288 71
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 324 83
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 348 80
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 360 74
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 420 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 420 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 408 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 396 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 432 62
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 304 56
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 312 56
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 334 17
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 336 17
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 348 17
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 468 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 456 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 440 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 444 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 468 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 384 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 396 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 350 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 408 17
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 384 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 384 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 372 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 348 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 316 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 324 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 264 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 276 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 240 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 252 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 311 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 312 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 309 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 312 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 336 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 348 53
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_0 756 44
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_1 768 44
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_2 780 44
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_0 708 44
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_1 720 44
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_2 732 44
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 671 38
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_0 780 47
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_1 792 47
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_2 804 47
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_0 744 47
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_1 756 47
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_2 768 47
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 768 53
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_0 612 38
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_1 624 38
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_2 636 38
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 684 56
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 696 56
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 708 56
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 751 53
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 756 53
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 735 56
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 744 56
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 685 53
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 696 53
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 708 53
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 603 53
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 612 53
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 603 65
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 612 65
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 603 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 612 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 603 62
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 612 62
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 720 62
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 552 71
