$date
	Sun Oct  8 20:11:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var reg 1 ! a $end
$upscope $end
$scope module testbench $end
$var reg 1 " b $end
$upscope $end
$scope module testbench $end
$var reg 1 # cin $end
$upscope $end
$scope module testbench $end
$var wire 1 $ sum $end
$upscope $end
$scope module testbench $end
$var wire 1 % cout $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
1$
0%
1#
0"
0!
#10
0$
1%
1"
#15
1$
1!
#20
0%
0$
0#
0"
0!
#25
