// Seed: 2415244215
module module_0 (
    input  tri   id_0,
    output tri1  id_1
    , id_8,
    output wor   id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri   id_5,
    inout  tri   id_6
);
  wor id_9 = 1 == id_3;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output tri id_2,
    output wand id_3,
    input supply1 id_4
);
  id_6 :
  assert property (@(negedge id_1) id_2++)
  else $display(id_6 ^ id_1);
  module_0(
      id_1, id_0, id_2, id_1, id_1, id_1, id_6
  );
  bufif0 (id_3, id_6, id_1);
endmodule
