// Seed: 3561041792
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri   module_0,
    output wire  id_4,
    input  uwire id_5
);
  wire id_7;
  ;
  assign id_7 = id_5;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wand id_2,
    input wand id_3,
    output supply1 id_4,
    output wand id_5,
    output wire id_6,
    output logic id_7,
    input wor id_8,
    output tri1 id_9
);
  for (id_11 = -1'b0; id_11; id_7 = id_8) begin : LABEL_0
    if (1 ? 1 : -1 ? 1 : 1 ? 1'b0 : 1 ? ((-1)) : 1) begin : LABEL_1
      wire id_12;
      wire id_13;
    end else logic id_14;
    ;
    assign id_9 = -1'd0;
  end
  logic id_15;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_8,
      id_6,
      id_8
  );
  assign modCall_1.id_1 = 0;
  localparam id_16 = -1;
endmodule
