
STM32F103C8T6_SSD1351.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ff0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a900  080020fc  080020fc  000120fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9fc  0800c9fc  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  0800c9fc  0800c9fc  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c9fc  0800c9fc  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9fc  0800c9fc  0001c9fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca00  0800ca00  0001ca00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  0800ca04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000024  0800ca28  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000009c  0800ca28  0002009c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006451  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000137d  00000000  00000000  0002649e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000668  00000000  00000000  00027820  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001675b  00000000  00000000  00027e88  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00005adc  00000000  00000000  0003e5e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000806b5  00000000  00000000  000440bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000c4774  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000005a8  00000000  00000000  000c47f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00001824  00000000  00000000  000c4d98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	080020e4 	.word	0x080020e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	080020e4 	.word	0x080020e4

0800014c <init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void init() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    SSD1351_Unselect();
 8000150:	f000 fa4e 	bl	80005f0 <SSD1351_Unselect>
    SSD1351_Init();
 8000154:	f000 faf4 	bl	8000740 <SSD1351_Init>
    //UART_Printf("Init done!\r\n");
}
 8000158:	bf00      	nop
 800015a:	bd80      	pop	{r7, pc}

0800015c <loop>:

void loop() {
 800015c:	b580      	push	{r7, lr}
 800015e:	b086      	sub	sp, #24
 8000160:	af04      	add	r7, sp, #16
    // Check border
    SSD1351_FillScreen(SSD1351_BLACK);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 fd32 	bl	8000bcc <SSD1351_FillScreen>

    for(int x = 0; x < SSD1351_WIDTH; x++) {
 8000168:	2300      	movs	r3, #0
 800016a:	607b      	str	r3, [r7, #4]
 800016c:	e012      	b.n	8000194 <loop+0x38>
        SSD1351_DrawPixel(x, 0, SSD1351_RED);
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	b29b      	uxth	r3, r3
 8000172:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000176:	2100      	movs	r1, #0
 8000178:	4618      	mov	r0, r3
 800017a:	f000 fbcb 	bl	8000914 <SSD1351_DrawPixel>
        SSD1351_DrawPixel(x, SSD1351_HEIGHT-1, SSD1351_RED);
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	b29b      	uxth	r3, r3
 8000182:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000186:	217f      	movs	r1, #127	; 0x7f
 8000188:	4618      	mov	r0, r3
 800018a:	f000 fbc3 	bl	8000914 <SSD1351_DrawPixel>
    for(int x = 0; x < SSD1351_WIDTH; x++) {
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	3301      	adds	r3, #1
 8000192:	607b      	str	r3, [r7, #4]
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	2b7f      	cmp	r3, #127	; 0x7f
 8000198:	dde9      	ble.n	800016e <loop+0x12>
    }

    for(int y = 0; y < SSD1351_HEIGHT; y++) {
 800019a:	2300      	movs	r3, #0
 800019c:	603b      	str	r3, [r7, #0]
 800019e:	e012      	b.n	80001c6 <loop+0x6a>
        SSD1351_DrawPixel(0, y, SSD1351_RED);
 80001a0:	683b      	ldr	r3, [r7, #0]
 80001a2:	b29b      	uxth	r3, r3
 80001a4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80001a8:	4619      	mov	r1, r3
 80001aa:	2000      	movs	r0, #0
 80001ac:	f000 fbb2 	bl	8000914 <SSD1351_DrawPixel>
        SSD1351_DrawPixel(SSD1351_WIDTH-1, y, SSD1351_RED);
 80001b0:	683b      	ldr	r3, [r7, #0]
 80001b2:	b29b      	uxth	r3, r3
 80001b4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80001b8:	4619      	mov	r1, r3
 80001ba:	207f      	movs	r0, #127	; 0x7f
 80001bc:	f000 fbaa 	bl	8000914 <SSD1351_DrawPixel>
    for(int y = 0; y < SSD1351_HEIGHT; y++) {
 80001c0:	683b      	ldr	r3, [r7, #0]
 80001c2:	3301      	adds	r3, #1
 80001c4:	603b      	str	r3, [r7, #0]
 80001c6:	683b      	ldr	r3, [r7, #0]
 80001c8:	2b7f      	cmp	r3, #127	; 0x7f
 80001ca:	dde9      	ble.n	80001a0 <loop+0x44>
    }

    HAL_Delay(1000);
 80001cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001d0:	f000 fe94 	bl	8000efc <HAL_Delay>

    // Check fonts
    SSD1351_FillScreen(SSD1351_BLACK);
 80001d4:	2000      	movs	r0, #0
 80001d6:	f000 fcf9 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "Font_7x10, red on black, lorem ipsum dolor sit amet", Font_7x10, SSD1351_RED, SSD1351_BLACK);
 80001da:	4b7c      	ldr	r3, [pc, #496]	; (80003cc <loop+0x270>)
 80001dc:	2200      	movs	r2, #0
 80001de:	9202      	str	r2, [sp, #8]
 80001e0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80001e4:	9201      	str	r2, [sp, #4]
 80001e6:	685a      	ldr	r2, [r3, #4]
 80001e8:	9200      	str	r2, [sp, #0]
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a78      	ldr	r2, [pc, #480]	; (80003d0 <loop+0x274>)
 80001ee:	2100      	movs	r1, #0
 80001f0:	2000      	movs	r0, #0
 80001f2:	f000 fc33 	bl	8000a5c <SSD1351_WriteString>
    SSD1351_WriteString(0, 3*10, "Font_11x18, green, lorem ipsum", Font_11x18, SSD1351_GREEN, SSD1351_BLACK);
 80001f6:	4b77      	ldr	r3, [pc, #476]	; (80003d4 <loop+0x278>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	9202      	str	r2, [sp, #8]
 80001fc:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000200:	9201      	str	r2, [sp, #4]
 8000202:	685a      	ldr	r2, [r3, #4]
 8000204:	9200      	str	r2, [sp, #0]
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a73      	ldr	r2, [pc, #460]	; (80003d8 <loop+0x27c>)
 800020a:	211e      	movs	r1, #30
 800020c:	2000      	movs	r0, #0
 800020e:	f000 fc25 	bl	8000a5c <SSD1351_WriteString>
    SSD1351_WriteString(0, 3*10+3*18, "Font_16x26, blue, lorem ipsum dolor sit amet", Font_16x26, SSD1351_BLUE, SSD1351_BLACK);
 8000212:	4b72      	ldr	r3, [pc, #456]	; (80003dc <loop+0x280>)
 8000214:	2200      	movs	r2, #0
 8000216:	9202      	str	r2, [sp, #8]
 8000218:	221f      	movs	r2, #31
 800021a:	9201      	str	r2, [sp, #4]
 800021c:	685a      	ldr	r2, [r3, #4]
 800021e:	9200      	str	r2, [sp, #0]
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a6f      	ldr	r2, [pc, #444]	; (80003e0 <loop+0x284>)
 8000224:	2154      	movs	r1, #84	; 0x54
 8000226:	2000      	movs	r0, #0
 8000228:	f000 fc18 	bl	8000a5c <SSD1351_WriteString>

    HAL_Delay(1000);
 800022c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000230:	f000 fe64 	bl	8000efc <HAL_Delay>
    SSD1351_InvertColors(true);
 8000234:	2001      	movs	r0, #1
 8000236:	f000 fd22 	bl	8000c7e <SSD1351_InvertColors>
    HAL_Delay(1000);
 800023a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800023e:	f000 fe5d 	bl	8000efc <HAL_Delay>
    SSD1351_InvertColors(false);
 8000242:	2000      	movs	r0, #0
 8000244:	f000 fd1b 	bl	8000c7e <SSD1351_InvertColors>

    HAL_Delay(1000);
 8000248:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800024c:	f000 fe56 	bl	8000efc <HAL_Delay>

    // Check colors
    SSD1351_FillScreen(SSD1351_WHITE);
 8000250:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000254:	f000 fcba 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "WHITE", Font_11x18, SSD1351_BLACK, SSD1351_WHITE);
 8000258:	4b5e      	ldr	r3, [pc, #376]	; (80003d4 <loop+0x278>)
 800025a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800025e:	9202      	str	r2, [sp, #8]
 8000260:	2200      	movs	r2, #0
 8000262:	9201      	str	r2, [sp, #4]
 8000264:	685a      	ldr	r2, [r3, #4]
 8000266:	9200      	str	r2, [sp, #0]
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	4a5e      	ldr	r2, [pc, #376]	; (80003e4 <loop+0x288>)
 800026c:	2100      	movs	r1, #0
 800026e:	2000      	movs	r0, #0
 8000270:	f000 fbf4 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 8000274:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000278:	f000 fe40 	bl	8000efc <HAL_Delay>

    SSD1351_FillScreen(SSD1351_BLUE);
 800027c:	201f      	movs	r0, #31
 800027e:	f000 fca5 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "BLUE", Font_11x18, SSD1351_BLACK, SSD1351_BLUE);
 8000282:	4b54      	ldr	r3, [pc, #336]	; (80003d4 <loop+0x278>)
 8000284:	221f      	movs	r2, #31
 8000286:	9202      	str	r2, [sp, #8]
 8000288:	2200      	movs	r2, #0
 800028a:	9201      	str	r2, [sp, #4]
 800028c:	685a      	ldr	r2, [r3, #4]
 800028e:	9200      	str	r2, [sp, #0]
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a55      	ldr	r2, [pc, #340]	; (80003e8 <loop+0x28c>)
 8000294:	2100      	movs	r1, #0
 8000296:	2000      	movs	r0, #0
 8000298:	f000 fbe0 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 800029c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002a0:	f000 fe2c 	bl	8000efc <HAL_Delay>

    SSD1351_FillScreen(SSD1351_RED);
 80002a4:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80002a8:	f000 fc90 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "RED", Font_11x18, SSD1351_BLACK, SSD1351_RED);
 80002ac:	4b49      	ldr	r3, [pc, #292]	; (80003d4 <loop+0x278>)
 80002ae:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80002b2:	9202      	str	r2, [sp, #8]
 80002b4:	2200      	movs	r2, #0
 80002b6:	9201      	str	r2, [sp, #4]
 80002b8:	685a      	ldr	r2, [r3, #4]
 80002ba:	9200      	str	r2, [sp, #0]
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4a4b      	ldr	r2, [pc, #300]	; (80003ec <loop+0x290>)
 80002c0:	2100      	movs	r1, #0
 80002c2:	2000      	movs	r0, #0
 80002c4:	f000 fbca 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 80002c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002cc:	f000 fe16 	bl	8000efc <HAL_Delay>

    SSD1351_FillScreen(SSD1351_GREEN);
 80002d0:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80002d4:	f000 fc7a 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "GREEN", Font_11x18, SSD1351_BLACK, SSD1351_GREEN);
 80002d8:	4b3e      	ldr	r3, [pc, #248]	; (80003d4 <loop+0x278>)
 80002da:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80002de:	9202      	str	r2, [sp, #8]
 80002e0:	2200      	movs	r2, #0
 80002e2:	9201      	str	r2, [sp, #4]
 80002e4:	685a      	ldr	r2, [r3, #4]
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a41      	ldr	r2, [pc, #260]	; (80003f0 <loop+0x294>)
 80002ec:	2100      	movs	r1, #0
 80002ee:	2000      	movs	r0, #0
 80002f0:	f000 fbb4 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 80002f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002f8:	f000 fe00 	bl	8000efc <HAL_Delay>

    SSD1351_FillScreen(SSD1351_CYAN);
 80002fc:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8000300:	f000 fc64 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "CYAN", Font_11x18, SSD1351_BLACK, SSD1351_CYAN);
 8000304:	4b33      	ldr	r3, [pc, #204]	; (80003d4 <loop+0x278>)
 8000306:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800030a:	9202      	str	r2, [sp, #8]
 800030c:	2200      	movs	r2, #0
 800030e:	9201      	str	r2, [sp, #4]
 8000310:	685a      	ldr	r2, [r3, #4]
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4a37      	ldr	r2, [pc, #220]	; (80003f4 <loop+0x298>)
 8000318:	2100      	movs	r1, #0
 800031a:	2000      	movs	r0, #0
 800031c:	f000 fb9e 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 8000320:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000324:	f000 fdea 	bl	8000efc <HAL_Delay>

    SSD1351_FillScreen(SSD1351_MAGENTA);
 8000328:	f64f 001f 	movw	r0, #63519	; 0xf81f
 800032c:	f000 fc4e 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "MAGENTA", Font_11x18, SSD1351_BLACK, SSD1351_MAGENTA);
 8000330:	4b28      	ldr	r3, [pc, #160]	; (80003d4 <loop+0x278>)
 8000332:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8000336:	9202      	str	r2, [sp, #8]
 8000338:	2200      	movs	r2, #0
 800033a:	9201      	str	r2, [sp, #4]
 800033c:	685a      	ldr	r2, [r3, #4]
 800033e:	9200      	str	r2, [sp, #0]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4a2d      	ldr	r2, [pc, #180]	; (80003f8 <loop+0x29c>)
 8000344:	2100      	movs	r1, #0
 8000346:	2000      	movs	r0, #0
 8000348:	f000 fb88 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 800034c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000350:	f000 fdd4 	bl	8000efc <HAL_Delay>

    SSD1351_FillScreen(SSD1351_YELLOW);
 8000354:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8000358:	f000 fc38 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "YELLOW", Font_11x18, SSD1351_BLACK, SSD1351_YELLOW);
 800035c:	4b1d      	ldr	r3, [pc, #116]	; (80003d4 <loop+0x278>)
 800035e:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000362:	9202      	str	r2, [sp, #8]
 8000364:	2200      	movs	r2, #0
 8000366:	9201      	str	r2, [sp, #4]
 8000368:	685a      	ldr	r2, [r3, #4]
 800036a:	9200      	str	r2, [sp, #0]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a23      	ldr	r2, [pc, #140]	; (80003fc <loop+0x2a0>)
 8000370:	2100      	movs	r1, #0
 8000372:	2000      	movs	r0, #0
 8000374:	f000 fb72 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 8000378:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800037c:	f000 fdbe 	bl	8000efc <HAL_Delay>

    SSD1351_FillScreen(SSD1351_BLACK);
 8000380:	2000      	movs	r0, #0
 8000382:	f000 fc23 	bl	8000bcc <SSD1351_FillScreen>
    SSD1351_WriteString(0, 0, "BLACK", Font_11x18, SSD1351_WHITE, SSD1351_BLACK);
 8000386:	4b13      	ldr	r3, [pc, #76]	; (80003d4 <loop+0x278>)
 8000388:	2200      	movs	r2, #0
 800038a:	9202      	str	r2, [sp, #8]
 800038c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000390:	9201      	str	r2, [sp, #4]
 8000392:	685a      	ldr	r2, [r3, #4]
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a19      	ldr	r2, [pc, #100]	; (8000400 <loop+0x2a4>)
 800039a:	2100      	movs	r1, #0
 800039c:	2000      	movs	r0, #0
 800039e:	f000 fb5d 	bl	8000a5c <SSD1351_WriteString>
    HAL_Delay(500);
 80003a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003a6:	f000 fda9 	bl	8000efc <HAL_Delay>

    SSD1351_DrawImage(0, 0, 128, 128, (const uint16_t*)test_img_128x128);
 80003aa:	4b16      	ldr	r3, [pc, #88]	; (8000404 <loop+0x2a8>)
 80003ac:	9300      	str	r3, [sp, #0]
 80003ae:	2380      	movs	r3, #128	; 0x80
 80003b0:	2280      	movs	r2, #128	; 0x80
 80003b2:	2100      	movs	r1, #0
 80003b4:	2000      	movs	r0, #0
 80003b6:	f000 fc1a 	bl	8000bee <SSD1351_DrawImage>

    HAL_Delay(1000);
 80003ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003be:	f000 fd9d 	bl	8000efc <HAL_Delay>
}
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	20000000 	.word	0x20000000
 80003d0:	080020fc 	.word	0x080020fc
 80003d4:	20000008 	.word	0x20000008
 80003d8:	08002130 	.word	0x08002130
 80003dc:	20000010 	.word	0x20000010
 80003e0:	08002150 	.word	0x08002150
 80003e4:	08002180 	.word	0x08002180
 80003e8:	08002188 	.word	0x08002188
 80003ec:	08002190 	.word	0x08002190
 80003f0:	08002194 	.word	0x08002194
 80003f4:	0800219c 	.word	0x0800219c
 80003f8:	080021a4 	.word	0x080021a4
 80003fc:	080021ac 	.word	0x080021ac
 8000400:	080021b4 	.word	0x080021b4
 8000404:	080049ec 	.word	0x080049ec

08000408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800040c:	f000 fd14 	bl	8000e38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000410:	f000 f809 	bl	8000426 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000414:	f000 f880 	bl	8000518 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000418:	f000 f848 	bl	80004ac <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  init();
 800041c:	f7ff fe96 	bl	800014c <init>
  loop();
 8000420:	f7ff fe9c 	bl	800015c <loop>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000424:	e7fe      	b.n	8000424 <main+0x1c>

08000426 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000426:	b580      	push	{r7, lr}
 8000428:	b090      	sub	sp, #64	; 0x40
 800042a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800042c:	f107 0318 	add.w	r3, r7, #24
 8000430:	2228      	movs	r2, #40	; 0x28
 8000432:	2100      	movs	r1, #0
 8000434:	4618      	mov	r0, r3
 8000436:	f001 fe4d 	bl	80020d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
 8000442:	609a      	str	r2, [r3, #8]
 8000444:	60da      	str	r2, [r3, #12]
 8000446:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000448:	2302      	movs	r3, #2
 800044a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800044c:	2301      	movs	r3, #1
 800044e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000450:	2310      	movs	r3, #16
 8000452:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000454:	2302      	movs	r3, #2
 8000456:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000458:	2300      	movs	r3, #0
 800045a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800045c:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000460:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000462:	f107 0318 	add.w	r3, r7, #24
 8000466:	4618      	mov	r0, r3
 8000468:	f000 ffc0 	bl	80013ec <HAL_RCC_OscConfig>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000472:	f000 f8ab 	bl	80005cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000476:	230f      	movs	r3, #15
 8000478:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800047a:	2302      	movs	r3, #2
 800047c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800047e:	2300      	movs	r3, #0
 8000480:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000482:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000486:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8000488:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800048c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	2102      	movs	r1, #2
 8000492:	4618      	mov	r0, r3
 8000494:	f001 fa2a 	bl	80018ec <HAL_RCC_ClockConfig>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800049e:	f000 f895 	bl	80005cc <Error_Handler>
  }
}
 80004a2:	bf00      	nop
 80004a4:	3740      	adds	r7, #64	; 0x40
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
	...

080004ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004b0:	4b17      	ldr	r3, [pc, #92]	; (8000510 <MX_SPI1_Init+0x64>)
 80004b2:	4a18      	ldr	r2, [pc, #96]	; (8000514 <MX_SPI1_Init+0x68>)
 80004b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004b6:	4b16      	ldr	r3, [pc, #88]	; (8000510 <MX_SPI1_Init+0x64>)
 80004b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004be:	4b14      	ldr	r3, [pc, #80]	; (8000510 <MX_SPI1_Init+0x64>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <MX_SPI1_Init+0x64>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004ca:	4b11      	ldr	r3, [pc, #68]	; (8000510 <MX_SPI1_Init+0x64>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <MX_SPI1_Init+0x64>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <MX_SPI1_Init+0x64>)
 80004d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004de:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <MX_SPI1_Init+0x64>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004e4:	4b0a      	ldr	r3, [pc, #40]	; (8000510 <MX_SPI1_Init+0x64>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004ea:	4b09      	ldr	r3, [pc, #36]	; (8000510 <MX_SPI1_Init+0x64>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004f0:	4b07      	ldr	r3, [pc, #28]	; (8000510 <MX_SPI1_Init+0x64>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80004f6:	4b06      	ldr	r3, [pc, #24]	; (8000510 <MX_SPI1_Init+0x64>)
 80004f8:	220a      	movs	r2, #10
 80004fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004fc:	4804      	ldr	r0, [pc, #16]	; (8000510 <MX_SPI1_Init+0x64>)
 80004fe:	f001 fb5f 	bl	8001bc0 <HAL_SPI_Init>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000508:	f000 f860 	bl	80005cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000040 	.word	0x20000040
 8000514:	40013000 	.word	0x40013000

08000518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b086      	sub	sp, #24
 800051c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051e:	f107 0308 	add.w	r3, r7, #8
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800052c:	4b24      	ldr	r3, [pc, #144]	; (80005c0 <MX_GPIO_Init+0xa8>)
 800052e:	699b      	ldr	r3, [r3, #24]
 8000530:	4a23      	ldr	r2, [pc, #140]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000532:	f043 0304 	orr.w	r3, r3, #4
 8000536:	6193      	str	r3, [r2, #24]
 8000538:	4b21      	ldr	r3, [pc, #132]	; (80005c0 <MX_GPIO_Init+0xa8>)
 800053a:	699b      	ldr	r3, [r3, #24]
 800053c:	f003 0304 	and.w	r3, r3, #4
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000544:	4b1e      	ldr	r3, [pc, #120]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000546:	699b      	ldr	r3, [r3, #24]
 8000548:	4a1d      	ldr	r2, [pc, #116]	; (80005c0 <MX_GPIO_Init+0xa8>)
 800054a:	f043 0308 	orr.w	r3, r3, #8
 800054e:	6193      	str	r3, [r2, #24]
 8000550:	4b1b      	ldr	r3, [pc, #108]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000552:	699b      	ldr	r3, [r3, #24]
 8000554:	f003 0308 	and.w	r3, r3, #8
 8000558:	603b      	str	r3, [r7, #0]
 800055a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0_Pin|GPIO_PIN_1_Pin|GPIO_PIN_10_Pin, GPIO_PIN_RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	f240 4103 	movw	r1, #1027	; 0x403
 8000562:	4818      	ldr	r0, [pc, #96]	; (80005c4 <MX_GPIO_Init+0xac>)
 8000564:	f000 ff2a 	bl	80013bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000568:	2304      	movs	r3, #4
 800056a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800056c:	2302      	movs	r3, #2
 800056e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000570:	2303      	movs	r3, #3
 8000572:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000574:	f107 0308 	add.w	r3, r7, #8
 8000578:	4619      	mov	r1, r3
 800057a:	4813      	ldr	r0, [pc, #76]	; (80005c8 <MX_GPIO_Init+0xb0>)
 800057c:	f000 fdc4 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000580:	2308      	movs	r3, #8
 8000582:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000584:	2300      	movs	r3, #0
 8000586:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	2300      	movs	r3, #0
 800058a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058c:	f107 0308 	add.w	r3, r7, #8
 8000590:	4619      	mov	r1, r3
 8000592:	480d      	ldr	r0, [pc, #52]	; (80005c8 <MX_GPIO_Init+0xb0>)
 8000594:	f000 fdb8 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0_Pin|GPIO_PIN_1_Pin|GPIO_PIN_10_Pin;
 8000598:	f240 4303 	movw	r3, #1027	; 0x403
 800059c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059e:	2301      	movs	r3, #1
 80005a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a2:	2300      	movs	r3, #0
 80005a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a6:	2302      	movs	r3, #2
 80005a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005aa:	f107 0308 	add.w	r3, r7, #8
 80005ae:	4619      	mov	r1, r3
 80005b0:	4804      	ldr	r0, [pc, #16]	; (80005c4 <MX_GPIO_Init+0xac>)
 80005b2:	f000 fda9 	bl	8001108 <HAL_GPIO_Init>

}
 80005b6:	bf00      	nop
 80005b8:	3718      	adds	r7, #24
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40021000 	.word	0x40021000
 80005c4:	40010c00 	.word	0x40010c00
 80005c8:	40010800 	.word	0x40010800

080005cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <SSD1351_Select>:
/* vim: set ai et ts=4 sw=4: */
#include "stm32f1xx_hal.h"
#include "ssd1351.h"

static void SSD1351_Select() {
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SSD1351_CS_GPIO_Port, SSD1351_CS_Pin, GPIO_PIN_RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005e2:	4802      	ldr	r0, [pc, #8]	; (80005ec <SSD1351_Select+0x14>)
 80005e4:	f000 feea 	bl	80013bc <HAL_GPIO_WritePin>
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	40010c00 	.word	0x40010c00

080005f0 <SSD1351_Unselect>:

void SSD1351_Unselect() {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SSD1351_CS_GPIO_Port, SSD1351_CS_Pin, GPIO_PIN_SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005fa:	4802      	ldr	r0, [pc, #8]	; (8000604 <SSD1351_Unselect+0x14>)
 80005fc:	f000 fede 	bl	80013bc <HAL_GPIO_WritePin>
}
 8000600:	bf00      	nop
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40010c00 	.word	0x40010c00

08000608 <SSD1351_Reset>:

static void SSD1351_Reset() {
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SSD1351_RES_GPIO_Port, SSD1351_RES_Pin, GPIO_PIN_SET);
 800060c:	2201      	movs	r2, #1
 800060e:	2101      	movs	r1, #1
 8000610:	480d      	ldr	r0, [pc, #52]	; (8000648 <SSD1351_Reset+0x40>)
 8000612:	f000 fed3 	bl	80013bc <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000616:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800061a:	f000 fc6f 	bl	8000efc <HAL_Delay>
    HAL_GPIO_WritePin(SSD1351_RES_GPIO_Port, SSD1351_RES_Pin, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2101      	movs	r1, #1
 8000622:	4809      	ldr	r0, [pc, #36]	; (8000648 <SSD1351_Reset+0x40>)
 8000624:	f000 feca 	bl	80013bc <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000628:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800062c:	f000 fc66 	bl	8000efc <HAL_Delay>
    HAL_GPIO_WritePin(SSD1351_RES_GPIO_Port, SSD1351_RES_Pin, GPIO_PIN_SET);
 8000630:	2201      	movs	r2, #1
 8000632:	2101      	movs	r1, #1
 8000634:	4804      	ldr	r0, [pc, #16]	; (8000648 <SSD1351_Reset+0x40>)
 8000636:	f000 fec1 	bl	80013bc <HAL_GPIO_WritePin>
    HAL_Delay(500);
 800063a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800063e:	f000 fc5d 	bl	8000efc <HAL_Delay>
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40010c00 	.word	0x40010c00

0800064c <SSD1351_WriteCommand>:

static void SSD1351_WriteCommand(uint8_t cmd) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1351_DC_GPIO_Port, SSD1351_DC_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2102      	movs	r1, #2
 800065a:	4807      	ldr	r0, [pc, #28]	; (8000678 <SSD1351_WriteCommand+0x2c>)
 800065c:	f000 feae 	bl	80013bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1351_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000660:	1df9      	adds	r1, r7, #7
 8000662:	f04f 33ff 	mov.w	r3, #4294967295
 8000666:	2201      	movs	r2, #1
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <SSD1351_WriteCommand+0x30>)
 800066a:	f001 fb2d 	bl	8001cc8 <HAL_SPI_Transmit>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40010c00 	.word	0x40010c00
 800067c:	20000040 	.word	0x20000040

08000680 <SSD1351_WriteData>:

static void SSD1351_WriteData(uint8_t* buff, size_t buff_size) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1351_DC_GPIO_Port, SSD1351_DC_Pin, GPIO_PIN_SET);
 800068a:	2201      	movs	r2, #1
 800068c:	2102      	movs	r1, #2
 800068e:	4810      	ldr	r0, [pc, #64]	; (80006d0 <SSD1351_WriteData+0x50>)
 8000690:	f000 fe94 	bl	80013bc <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 8000694:	e015      	b.n	80006c2 <SSD1351_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800069c:	bf28      	it	cs
 800069e:	f44f 4300 	movcs.w	r3, #32768	; 0x8000
 80006a2:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&SSD1351_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80006a4:	89fa      	ldrh	r2, [r7, #14]
 80006a6:	f04f 33ff 	mov.w	r3, #4294967295
 80006aa:	6879      	ldr	r1, [r7, #4]
 80006ac:	4809      	ldr	r0, [pc, #36]	; (80006d4 <SSD1351_WriteData+0x54>)
 80006ae:	f001 fb0b 	bl	8001cc8 <HAL_SPI_Transmit>
        buff += chunk_size;
 80006b2:	89fb      	ldrh	r3, [r7, #14]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	4413      	add	r3, r2
 80006b8:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 80006ba:	89fb      	ldrh	r3, [r7, #14]
 80006bc:	683a      	ldr	r2, [r7, #0]
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d1e6      	bne.n	8000696 <SSD1351_WriteData+0x16>
    }
}
 80006c8:	bf00      	nop
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40010c00 	.word	0x40010c00
 80006d4:	20000040 	.word	0x20000040

080006d8 <SSD1351_SetAddressWindow>:

static void SSD1351_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80006d8:	b590      	push	{r4, r7, lr}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4604      	mov	r4, r0
 80006e0:	4608      	mov	r0, r1
 80006e2:	4611      	mov	r1, r2
 80006e4:	461a      	mov	r2, r3
 80006e6:	4623      	mov	r3, r4
 80006e8:	80fb      	strh	r3, [r7, #6]
 80006ea:	4603      	mov	r3, r0
 80006ec:	80bb      	strh	r3, [r7, #4]
 80006ee:	460b      	mov	r3, r1
 80006f0:	807b      	strh	r3, [r7, #2]
 80006f2:	4613      	mov	r3, r2
 80006f4:	803b      	strh	r3, [r7, #0]
    // column address set
    SSD1351_WriteCommand(0x15); // SETCOLUMN
 80006f6:	2015      	movs	r0, #21
 80006f8:	f7ff ffa8 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { x0 & 0xFF, x1 & 0xFF };
 80006fc:	88fb      	ldrh	r3, [r7, #6]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	733b      	strb	r3, [r7, #12]
 8000702:	887b      	ldrh	r3, [r7, #2]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	737b      	strb	r3, [r7, #13]
        SSD1351_WriteData(data, sizeof(data));
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	2102      	movs	r1, #2
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ffb6 	bl	8000680 <SSD1351_WriteData>
    }

    // row address set
    SSD1351_WriteCommand(0x75); // SETROW
 8000714:	2075      	movs	r0, #117	; 0x75
 8000716:	f7ff ff99 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { y0 & 0xFF, y1 & 0xFF };
 800071a:	88bb      	ldrh	r3, [r7, #4]
 800071c:	b2db      	uxtb	r3, r3
 800071e:	723b      	strb	r3, [r7, #8]
 8000720:	883b      	ldrh	r3, [r7, #0]
 8000722:	b2db      	uxtb	r3, r3
 8000724:	727b      	strb	r3, [r7, #9]
        SSD1351_WriteData(data, sizeof(data));
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	2102      	movs	r1, #2
 800072c:	4618      	mov	r0, r3
 800072e:	f7ff ffa7 	bl	8000680 <SSD1351_WriteData>
    }

    // write to RAM
    SSD1351_WriteCommand(0x5C); // WRITERAM
 8000732:	205c      	movs	r0, #92	; 0x5c
 8000734:	f7ff ff8a 	bl	800064c <SSD1351_WriteCommand>
}
 8000738:	bf00      	nop
 800073a:	3714      	adds	r7, #20
 800073c:	46bd      	mov	sp, r7
 800073e:	bd90      	pop	{r4, r7, pc}

08000740 <SSD1351_Init>:

void SSD1351_Init() {
 8000740:	b580      	push	{r7, lr}
 8000742:	b090      	sub	sp, #64	; 0x40
 8000744:	af00      	add	r7, sp, #0
    SSD1351_Select();
 8000746:	f7ff ff47 	bl	80005d8 <SSD1351_Select>
    SSD1351_Reset();
 800074a:	f7ff ff5d 	bl	8000608 <SSD1351_Reset>

    // command list is based on https://github.com/adafruit/Adafruit-SSD1351-library

    SSD1351_WriteCommand(0xFD); // COMMANDLOCK
 800074e:	20fd      	movs	r0, #253	; 0xfd
 8000750:	f7ff ff7c 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x12 };
 8000754:	2312      	movs	r3, #18
 8000756:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        SSD1351_WriteData(data, sizeof(data));
 800075a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800075e:	2101      	movs	r1, #1
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff ff8d 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xFD); // COMMANDLOCK
 8000766:	20fd      	movs	r0, #253	; 0xfd
 8000768:	f7ff ff70 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0xB1 };
 800076c:	23b1      	movs	r3, #177	; 0xb1
 800076e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
        SSD1351_WriteData(data, sizeof(data));
 8000772:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000776:	2101      	movs	r1, #1
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff ff81 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xAE); // DISPLAYOFF
 800077e:	20ae      	movs	r0, #174	; 0xae
 8000780:	f7ff ff64 	bl	800064c <SSD1351_WriteCommand>
    SSD1351_WriteCommand(0xB3); // CLOCKDIV
 8000784:	20b3      	movs	r0, #179	; 0xb3
 8000786:	f7ff ff61 	bl	800064c <SSD1351_WriteCommand>
    SSD1351_WriteCommand(0xF1); // 7:4 = Oscillator Frequency, 3:0 = CLK Div Ratio (A[3:0]+1 = 1..16)
 800078a:	20f1      	movs	r0, #241	; 0xf1
 800078c:	f7ff ff5e 	bl	800064c <SSD1351_WriteCommand>
    SSD1351_WriteCommand(0xCA); // MUXRATIO
 8000790:	20ca      	movs	r0, #202	; 0xca
 8000792:	f7ff ff5b 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x7F }; // 127
 8000796:	237f      	movs	r3, #127	; 0x7f
 8000798:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        SSD1351_WriteData(data, sizeof(data));
 800079c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80007a0:	2101      	movs	r1, #1
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff ff6c 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xA0); // SETREMAP
 80007a8:	20a0      	movs	r0, #160	; 0xa0
 80007aa:	f7ff ff4f 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x74 };
 80007ae:	2374      	movs	r3, #116	; 0x74
 80007b0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
        SSD1351_WriteData(data, sizeof(data));
 80007b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007b8:	2101      	movs	r1, #1
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ff60 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0x15); // SETCOLUMN
 80007c0:	2015      	movs	r0, #21
 80007c2:	f7ff ff43 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x7F };
 80007c6:	2300      	movs	r3, #0
 80007c8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80007cc:	237f      	movs	r3, #127	; 0x7f
 80007ce:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        SSD1351_WriteData(data, sizeof(data));
 80007d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007d6:	2102      	movs	r1, #2
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff ff51 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0x75); // SETROW
 80007de:	2075      	movs	r0, #117	; 0x75
 80007e0:	f7ff ff34 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x7F };
 80007e4:	2300      	movs	r3, #0
 80007e6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 80007ea:	237f      	movs	r3, #127	; 0x7f
 80007ec:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
        SSD1351_WriteData(data, sizeof(data));
 80007f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007f4:	2102      	movs	r1, #2
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ff42 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xA1); // STARTLINE
 80007fc:	20a1      	movs	r0, #161	; 0xa1
 80007fe:	f7ff ff25 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x00 }; // 96 if display height == 96
 8000802:	2300      	movs	r3, #0
 8000804:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        SSD1351_WriteData(data, sizeof(data));
 8000808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800080c:	2101      	movs	r1, #1
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff ff36 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xA2); // DISPLAYOFFSET
 8000814:	20a2      	movs	r0, #162	; 0xa2
 8000816:	f7ff ff19 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 800081a:	2300      	movs	r3, #0
 800081c:	f887 3020 	strb.w	r3, [r7, #32]
        SSD1351_WriteData(data, sizeof(data));
 8000820:	f107 0320 	add.w	r3, r7, #32
 8000824:	2101      	movs	r1, #1
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff ff2a 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xB5); // SETGPIO
 800082c:	20b5      	movs	r0, #181	; 0xb5
 800082e:	f7ff ff0d 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8000832:	2300      	movs	r3, #0
 8000834:	773b      	strb	r3, [r7, #28]
        SSD1351_WriteData(data, sizeof(data));
 8000836:	f107 031c 	add.w	r3, r7, #28
 800083a:	2101      	movs	r1, #1
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff ff1f 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xAB); // FUNCTIONSELECT
 8000842:	20ab      	movs	r0, #171	; 0xab
 8000844:	f7ff ff02 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 8000848:	2301      	movs	r3, #1
 800084a:	763b      	strb	r3, [r7, #24]
        SSD1351_WriteData(data, sizeof(data));
 800084c:	f107 0318 	add.w	r3, r7, #24
 8000850:	2101      	movs	r1, #1
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff ff14 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xB1); // PRECHARGE
 8000858:	20b1      	movs	r0, #177	; 0xb1
 800085a:	f7ff fef7 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x32 };
 800085e:	2332      	movs	r3, #50	; 0x32
 8000860:	753b      	strb	r3, [r7, #20]
        SSD1351_WriteData(data, sizeof(data));
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	2101      	movs	r1, #1
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff ff09 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xBE); // VCOMH
 800086e:	20be      	movs	r0, #190	; 0xbe
 8000870:	f7ff feec 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x05 };
 8000874:	2305      	movs	r3, #5
 8000876:	743b      	strb	r3, [r7, #16]
        SSD1351_WriteData(data, sizeof(data));
 8000878:	f107 0310 	add.w	r3, r7, #16
 800087c:	2101      	movs	r1, #1
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fefe 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xA6); // NORMALDISPLAY (don't invert)
 8000884:	20a6      	movs	r0, #166	; 0xa6
 8000886:	f7ff fee1 	bl	800064c <SSD1351_WriteCommand>
    SSD1351_WriteCommand(0xC1); // CONTRASTABC
 800088a:	20c1      	movs	r0, #193	; 0xc1
 800088c:	f7ff fede 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0xC8, 0x80, 0xC8 };
 8000890:	4a1e      	ldr	r2, [pc, #120]	; (800090c <SSD1351_Init+0x1cc>)
 8000892:	f107 030c 	add.w	r3, r7, #12
 8000896:	6812      	ldr	r2, [r2, #0]
 8000898:	4611      	mov	r1, r2
 800089a:	8019      	strh	r1, [r3, #0]
 800089c:	3302      	adds	r3, #2
 800089e:	0c12      	lsrs	r2, r2, #16
 80008a0:	701a      	strb	r2, [r3, #0]
        SSD1351_WriteData(data, sizeof(data));
 80008a2:	f107 030c 	add.w	r3, r7, #12
 80008a6:	2103      	movs	r1, #3
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fee9 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xC7); // CONTRASTMASTER
 80008ae:	20c7      	movs	r0, #199	; 0xc7
 80008b0:	f7ff fecc 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x0F };
 80008b4:	230f      	movs	r3, #15
 80008b6:	723b      	strb	r3, [r7, #8]
        SSD1351_WriteData(data, sizeof(data));
 80008b8:	f107 0308 	add.w	r3, r7, #8
 80008bc:	2101      	movs	r1, #1
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff fede 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xB4); // SETVSL
 80008c4:	20b4      	movs	r0, #180	; 0xb4
 80008c6:	f7ff fec1 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0xA0, 0xB5, 0x55 };
 80008ca:	4a11      	ldr	r2, [pc, #68]	; (8000910 <SSD1351_Init+0x1d0>)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	6812      	ldr	r2, [r2, #0]
 80008d0:	4611      	mov	r1, r2
 80008d2:	8019      	strh	r1, [r3, #0]
 80008d4:	3302      	adds	r3, #2
 80008d6:	0c12      	lsrs	r2, r2, #16
 80008d8:	701a      	strb	r2, [r3, #0]
        SSD1351_WriteData(data, sizeof(data));
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	2103      	movs	r1, #3
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff fece 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xB6); // PRECHARGE2
 80008e4:	20b6      	movs	r0, #182	; 0xb6
 80008e6:	f7ff feb1 	bl	800064c <SSD1351_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 80008ea:	2301      	movs	r3, #1
 80008ec:	703b      	strb	r3, [r7, #0]
        SSD1351_WriteData(data, sizeof(data));
 80008ee:	463b      	mov	r3, r7
 80008f0:	2101      	movs	r1, #1
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff fec4 	bl	8000680 <SSD1351_WriteData>
    }
    SSD1351_WriteCommand(0xAF); // DISPLAYON
 80008f8:	20af      	movs	r0, #175	; 0xaf
 80008fa:	f7ff fea7 	bl	800064c <SSD1351_WriteCommand>

    SSD1351_Unselect();
 80008fe:	f7ff fe77 	bl	80005f0 <SSD1351_Unselect>
}
 8000902:	bf00      	nop
 8000904:	3740      	adds	r7, #64	; 0x40
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	080021bc 	.word	0x080021bc
 8000910:	080021c0 	.word	0x080021c0

08000914 <SSD1351_DrawPixel>:

void SSD1351_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	80fb      	strh	r3, [r7, #6]
 800091e:	460b      	mov	r3, r1
 8000920:	80bb      	strh	r3, [r7, #4]
 8000922:	4613      	mov	r3, r2
 8000924:	807b      	strh	r3, [r7, #2]
    if((x >= SSD1351_WIDTH) || (y >= SSD1351_HEIGHT))
 8000926:	88fb      	ldrh	r3, [r7, #6]
 8000928:	2b7f      	cmp	r3, #127	; 0x7f
 800092a:	d81f      	bhi.n	800096c <SSD1351_DrawPixel+0x58>
 800092c:	88bb      	ldrh	r3, [r7, #4]
 800092e:	2b7f      	cmp	r3, #127	; 0x7f
 8000930:	d81c      	bhi.n	800096c <SSD1351_DrawPixel+0x58>
        return;

    SSD1351_Select();
 8000932:	f7ff fe51 	bl	80005d8 <SSD1351_Select>

    SSD1351_SetAddressWindow(x, y, x+1, y+1);
 8000936:	88fb      	ldrh	r3, [r7, #6]
 8000938:	3301      	adds	r3, #1
 800093a:	b29a      	uxth	r2, r3
 800093c:	88bb      	ldrh	r3, [r7, #4]
 800093e:	3301      	adds	r3, #1
 8000940:	b29b      	uxth	r3, r3
 8000942:	88b9      	ldrh	r1, [r7, #4]
 8000944:	88f8      	ldrh	r0, [r7, #6]
 8000946:	f7ff fec7 	bl	80006d8 <SSD1351_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 800094a:	887b      	ldrh	r3, [r7, #2]
 800094c:	0a1b      	lsrs	r3, r3, #8
 800094e:	b29b      	uxth	r3, r3
 8000950:	b2db      	uxtb	r3, r3
 8000952:	733b      	strb	r3, [r7, #12]
 8000954:	887b      	ldrh	r3, [r7, #2]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	737b      	strb	r3, [r7, #13]
    SSD1351_WriteData(data, sizeof(data));
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	2102      	movs	r1, #2
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff fe8d 	bl	8000680 <SSD1351_WriteData>

    SSD1351_Unselect();
 8000966:	f7ff fe43 	bl	80005f0 <SSD1351_Unselect>
 800096a:	e000      	b.n	800096e <SSD1351_DrawPixel+0x5a>
        return;
 800096c:	bf00      	nop
}
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <SSD1351_WriteChar>:

static void SSD1351_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000974:	b082      	sub	sp, #8
 8000976:	b590      	push	{r4, r7, lr}
 8000978:	b089      	sub	sp, #36	; 0x24
 800097a:	af00      	add	r7, sp, #0
 800097c:	637b      	str	r3, [r7, #52]	; 0x34
 800097e:	4603      	mov	r3, r0
 8000980:	80fb      	strh	r3, [r7, #6]
 8000982:	460b      	mov	r3, r1
 8000984:	80bb      	strh	r3, [r7, #4]
 8000986:	4613      	mov	r3, r2
 8000988:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    SSD1351_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800098a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800098e:	b29a      	uxth	r2, r3
 8000990:	88fb      	ldrh	r3, [r7, #6]
 8000992:	4413      	add	r3, r2
 8000994:	b29b      	uxth	r3, r3
 8000996:	3b01      	subs	r3, #1
 8000998:	b29c      	uxth	r4, r3
 800099a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800099e:	b29a      	uxth	r2, r3
 80009a0:	88bb      	ldrh	r3, [r7, #4]
 80009a2:	4413      	add	r3, r2
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	3b01      	subs	r3, #1
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	88b9      	ldrh	r1, [r7, #4]
 80009ac:	88f8      	ldrh	r0, [r7, #6]
 80009ae:	4622      	mov	r2, r4
 80009b0:	f7ff fe92 	bl	80006d8 <SSD1351_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80009b4:	2300      	movs	r3, #0
 80009b6:	61fb      	str	r3, [r7, #28]
 80009b8:	e043      	b.n	8000a42 <SSD1351_WriteChar+0xce>
        b = font.data[(ch - 32) * font.height + i];
 80009ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80009bc:	78fb      	ldrb	r3, [r7, #3]
 80009be:	3b20      	subs	r3, #32
 80009c0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80009c4:	fb01 f303 	mul.w	r3, r1, r3
 80009c8:	4619      	mov	r1, r3
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	440b      	add	r3, r1
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	4413      	add	r3, r2
 80009d2:	881b      	ldrh	r3, [r3, #0]
 80009d4:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80009d6:	2300      	movs	r3, #0
 80009d8:	61bb      	str	r3, [r7, #24]
 80009da:	e029      	b.n	8000a30 <SSD1351_WriteChar+0xbc>
            if((b << j) & 0x8000)  {
 80009dc:	697a      	ldr	r2, [r7, #20]
 80009de:	69bb      	ldr	r3, [r7, #24]
 80009e0:	fa02 f303 	lsl.w	r3, r2, r3
 80009e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d00e      	beq.n	8000a0a <SSD1351_WriteChar+0x96>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80009ec:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80009ee:	0a1b      	lsrs	r3, r3, #8
 80009f0:	b29b      	uxth	r3, r3
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	743b      	strb	r3, [r7, #16]
 80009f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	747b      	strb	r3, [r7, #17]
                SSD1351_WriteData(data, sizeof(data));
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	2102      	movs	r1, #2
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff fe3c 	bl	8000680 <SSD1351_WriteData>
 8000a08:	e00f      	b.n	8000a2a <SSD1351_WriteChar+0xb6>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000a0a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000a0e:	0a1b      	lsrs	r3, r3, #8
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	733b      	strb	r3, [r7, #12]
 8000a16:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	737b      	strb	r3, [r7, #13]
                SSD1351_WriteData(data, sizeof(data));
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	2102      	movs	r1, #2
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff fe2b 	bl	8000680 <SSD1351_WriteData>
        for(j = 0; j < font.width; j++) {
 8000a2a:	69bb      	ldr	r3, [r7, #24]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	61bb      	str	r3, [r7, #24]
 8000a30:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000a34:	461a      	mov	r2, r3
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d3cf      	bcc.n	80009dc <SSD1351_WriteChar+0x68>
    for(i = 0; i < font.height; i++) {
 8000a3c:	69fb      	ldr	r3, [r7, #28]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	61fb      	str	r3, [r7, #28]
 8000a42:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000a46:	461a      	mov	r2, r3
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d3b5      	bcc.n	80009ba <SSD1351_WriteChar+0x46>
            }
        }
    }
}
 8000a4e:	bf00      	nop
 8000a50:	3724      	adds	r7, #36	; 0x24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000a58:	b002      	add	sp, #8
 8000a5a:	4770      	bx	lr

08000a5c <SSD1351_WriteString>:

void SSD1351_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000a5c:	b082      	sub	sp, #8
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b086      	sub	sp, #24
 8000a62:	af04      	add	r7, sp, #16
 8000a64:	603a      	str	r2, [r7, #0]
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	4603      	mov	r3, r0
 8000a6a:	80fb      	strh	r3, [r7, #6]
 8000a6c:	460b      	mov	r3, r1
 8000a6e:	80bb      	strh	r3, [r7, #4]
    SSD1351_Select();
 8000a70:	f7ff fdb2 	bl	80005d8 <SSD1351_Select>

    while(*str) {
 8000a74:	e02d      	b.n	8000ad2 <SSD1351_WriteString+0x76>
        if(x + font.width >= SSD1351_WIDTH) {
 8000a76:	88fb      	ldrh	r3, [r7, #6]
 8000a78:	7d3a      	ldrb	r2, [r7, #20]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	2b7f      	cmp	r3, #127	; 0x7f
 8000a7e:	dd13      	ble.n	8000aa8 <SSD1351_WriteString+0x4c>
            x = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8000a84:	7d7b      	ldrb	r3, [r7, #21]
 8000a86:	b29a      	uxth	r2, r3
 8000a88:	88bb      	ldrh	r3, [r7, #4]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= SSD1351_HEIGHT) {
 8000a8e:	88bb      	ldrh	r3, [r7, #4]
 8000a90:	7d7a      	ldrb	r2, [r7, #21]
 8000a92:	4413      	add	r3, r2
 8000a94:	2b7f      	cmp	r3, #127	; 0x7f
 8000a96:	dc21      	bgt.n	8000adc <SSD1351_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b20      	cmp	r3, #32
 8000a9e:	d103      	bne.n	8000aa8 <SSD1351_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	603b      	str	r3, [r7, #0]
                continue;
 8000aa6:	e014      	b.n	8000ad2 <SSD1351_WriteString+0x76>
            }
        }

        SSD1351_WriteChar(x, y, *str, font, color, bgcolor);
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	781a      	ldrb	r2, [r3, #0]
 8000aac:	88b9      	ldrh	r1, [r7, #4]
 8000aae:	88f8      	ldrh	r0, [r7, #6]
 8000ab0:	8c3b      	ldrh	r3, [r7, #32]
 8000ab2:	9302      	str	r3, [sp, #8]
 8000ab4:	8bbb      	ldrh	r3, [r7, #28]
 8000ab6:	9301      	str	r3, [sp, #4]
 8000ab8:	69bb      	ldr	r3, [r7, #24]
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	f7ff ff59 	bl	8000974 <SSD1351_WriteChar>
        x += font.width;
 8000ac2:	7d3b      	ldrb	r3, [r7, #20]
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	88fb      	ldrh	r3, [r7, #6]
 8000ac8:	4413      	add	r3, r2
 8000aca:	80fb      	strh	r3, [r7, #6]
        str++;
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d1cd      	bne.n	8000a76 <SSD1351_WriteString+0x1a>
 8000ada:	e000      	b.n	8000ade <SSD1351_WriteString+0x82>
                break;
 8000adc:	bf00      	nop
    }

    SSD1351_Unselect();
 8000ade:	f7ff fd87 	bl	80005f0 <SSD1351_Unselect>
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000aec:	b002      	add	sp, #8
 8000aee:	4770      	bx	lr

08000af0 <SSD1351_FillRectangle>:

void SSD1351_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000af0:	b590      	push	{r4, r7, lr}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4604      	mov	r4, r0
 8000af8:	4608      	mov	r0, r1
 8000afa:	4611      	mov	r1, r2
 8000afc:	461a      	mov	r2, r3
 8000afe:	4623      	mov	r3, r4
 8000b00:	80fb      	strh	r3, [r7, #6]
 8000b02:	4603      	mov	r3, r0
 8000b04:	80bb      	strh	r3, [r7, #4]
 8000b06:	460b      	mov	r3, r1
 8000b08:	807b      	strh	r3, [r7, #2]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= SSD1351_WIDTH) || (y >= SSD1351_HEIGHT)) return;
 8000b0e:	88fb      	ldrh	r3, [r7, #6]
 8000b10:	2b7f      	cmp	r3, #127	; 0x7f
 8000b12:	d853      	bhi.n	8000bbc <SSD1351_FillRectangle+0xcc>
 8000b14:	88bb      	ldrh	r3, [r7, #4]
 8000b16:	2b7f      	cmp	r3, #127	; 0x7f
 8000b18:	d850      	bhi.n	8000bbc <SSD1351_FillRectangle+0xcc>
    if((x + w - 1) >= SSD1351_WIDTH) w = SSD1351_WIDTH - x;
 8000b1a:	88fa      	ldrh	r2, [r7, #6]
 8000b1c:	887b      	ldrh	r3, [r7, #2]
 8000b1e:	4413      	add	r3, r2
 8000b20:	3b01      	subs	r3, #1
 8000b22:	2b7f      	cmp	r3, #127	; 0x7f
 8000b24:	dd03      	ble.n	8000b2e <SSD1351_FillRectangle+0x3e>
 8000b26:	88fb      	ldrh	r3, [r7, #6]
 8000b28:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8000b2c:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= SSD1351_HEIGHT) h = SSD1351_HEIGHT - y;
 8000b2e:	88ba      	ldrh	r2, [r7, #4]
 8000b30:	883b      	ldrh	r3, [r7, #0]
 8000b32:	4413      	add	r3, r2
 8000b34:	3b01      	subs	r3, #1
 8000b36:	2b7f      	cmp	r3, #127	; 0x7f
 8000b38:	dd03      	ble.n	8000b42 <SSD1351_FillRectangle+0x52>
 8000b3a:	88bb      	ldrh	r3, [r7, #4]
 8000b3c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8000b40:	803b      	strh	r3, [r7, #0]

    SSD1351_Select();
 8000b42:	f7ff fd49 	bl	80005d8 <SSD1351_Select>
    SSD1351_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000b46:	88fa      	ldrh	r2, [r7, #6]
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	b29c      	uxth	r4, r3
 8000b52:	88ba      	ldrh	r2, [r7, #4]
 8000b54:	883b      	ldrh	r3, [r7, #0]
 8000b56:	4413      	add	r3, r2
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	88b9      	ldrh	r1, [r7, #4]
 8000b60:	88f8      	ldrh	r0, [r7, #6]
 8000b62:	4622      	mov	r2, r4
 8000b64:	f7ff fdb8 	bl	80006d8 <SSD1351_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000b68:	8c3b      	ldrh	r3, [r7, #32]
 8000b6a:	0a1b      	lsrs	r3, r3, #8
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	733b      	strb	r3, [r7, #12]
 8000b72:	8c3b      	ldrh	r3, [r7, #32]
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(SSD1351_DC_GPIO_Port, SSD1351_DC_Pin, GPIO_PIN_SET);
 8000b78:	2201      	movs	r2, #1
 8000b7a:	2102      	movs	r1, #2
 8000b7c:	4811      	ldr	r0, [pc, #68]	; (8000bc4 <SSD1351_FillRectangle+0xd4>)
 8000b7e:	f000 fc1d 	bl	80013bc <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000b82:	883b      	ldrh	r3, [r7, #0]
 8000b84:	80bb      	strh	r3, [r7, #4]
 8000b86:	e013      	b.n	8000bb0 <SSD1351_FillRectangle+0xc0>
        for(x = w; x > 0; x--) {
 8000b88:	887b      	ldrh	r3, [r7, #2]
 8000b8a:	80fb      	strh	r3, [r7, #6]
 8000b8c:	e00a      	b.n	8000ba4 <SSD1351_FillRectangle+0xb4>
            HAL_SPI_Transmit(&SSD1351_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000b8e:	f107 010c 	add.w	r1, r7, #12
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295
 8000b96:	2202      	movs	r2, #2
 8000b98:	480b      	ldr	r0, [pc, #44]	; (8000bc8 <SSD1351_FillRectangle+0xd8>)
 8000b9a:	f001 f895 	bl	8001cc8 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000b9e:	88fb      	ldrh	r3, [r7, #6]
 8000ba0:	3b01      	subs	r3, #1
 8000ba2:	80fb      	strh	r3, [r7, #6]
 8000ba4:	88fb      	ldrh	r3, [r7, #6]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d1f1      	bne.n	8000b8e <SSD1351_FillRectangle+0x9e>
    for(y = h; y > 0; y--) {
 8000baa:	88bb      	ldrh	r3, [r7, #4]
 8000bac:	3b01      	subs	r3, #1
 8000bae:	80bb      	strh	r3, [r7, #4]
 8000bb0:	88bb      	ldrh	r3, [r7, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1e8      	bne.n	8000b88 <SSD1351_FillRectangle+0x98>
        }
    }

    SSD1351_Unselect();
 8000bb6:	f7ff fd1b 	bl	80005f0 <SSD1351_Unselect>
 8000bba:	e000      	b.n	8000bbe <SSD1351_FillRectangle+0xce>
    if((x >= SSD1351_WIDTH) || (y >= SSD1351_HEIGHT)) return;
 8000bbc:	bf00      	nop
}
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd90      	pop	{r4, r7, pc}
 8000bc4:	40010c00 	.word	0x40010c00
 8000bc8:	20000040 	.word	0x20000040

08000bcc <SSD1351_FillScreen>:

void SSD1351_FillScreen(uint16_t color) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af02      	add	r7, sp, #8
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	80fb      	strh	r3, [r7, #6]
    SSD1351_FillRectangle(0, 0, SSD1351_WIDTH, SSD1351_HEIGHT, color);
 8000bd6:	88fb      	ldrh	r3, [r7, #6]
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	2380      	movs	r3, #128	; 0x80
 8000bdc:	2280      	movs	r2, #128	; 0x80
 8000bde:	2100      	movs	r1, #0
 8000be0:	2000      	movs	r0, #0
 8000be2:	f7ff ff85 	bl	8000af0 <SSD1351_FillRectangle>
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <SSD1351_DrawImage>:

void SSD1351_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8000bee:	b590      	push	{r4, r7, lr}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4623      	mov	r3, r4
 8000bfe:	80fb      	strh	r3, [r7, #6]
 8000c00:	4603      	mov	r3, r0
 8000c02:	80bb      	strh	r3, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	807b      	strh	r3, [r7, #2]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	803b      	strh	r3, [r7, #0]
    if((x >= SSD1351_WIDTH) || (y >= SSD1351_HEIGHT)) return;
 8000c0c:	88fb      	ldrh	r3, [r7, #6]
 8000c0e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c10:	d82d      	bhi.n	8000c6e <SSD1351_DrawImage+0x80>
 8000c12:	88bb      	ldrh	r3, [r7, #4]
 8000c14:	2b7f      	cmp	r3, #127	; 0x7f
 8000c16:	d82a      	bhi.n	8000c6e <SSD1351_DrawImage+0x80>
    if((x + w - 1) >= SSD1351_WIDTH) return;
 8000c18:	88fa      	ldrh	r2, [r7, #6]
 8000c1a:	887b      	ldrh	r3, [r7, #2]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	2b7f      	cmp	r3, #127	; 0x7f
 8000c22:	dc26      	bgt.n	8000c72 <SSD1351_DrawImage+0x84>
    if((y + h - 1) >= SSD1351_HEIGHT) return;
 8000c24:	88ba      	ldrh	r2, [r7, #4]
 8000c26:	883b      	ldrh	r3, [r7, #0]
 8000c28:	4413      	add	r3, r2
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	2b7f      	cmp	r3, #127	; 0x7f
 8000c2e:	dc22      	bgt.n	8000c76 <SSD1351_DrawImage+0x88>

    SSD1351_Select();
 8000c30:	f7ff fcd2 	bl	80005d8 <SSD1351_Select>
    SSD1351_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000c34:	88fa      	ldrh	r2, [r7, #6]
 8000c36:	887b      	ldrh	r3, [r7, #2]
 8000c38:	4413      	add	r3, r2
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	3b01      	subs	r3, #1
 8000c3e:	b29c      	uxth	r4, r3
 8000c40:	88ba      	ldrh	r2, [r7, #4]
 8000c42:	883b      	ldrh	r3, [r7, #0]
 8000c44:	4413      	add	r3, r2
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	3b01      	subs	r3, #1
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	88b9      	ldrh	r1, [r7, #4]
 8000c4e:	88f8      	ldrh	r0, [r7, #6]
 8000c50:	4622      	mov	r2, r4
 8000c52:	f7ff fd41 	bl	80006d8 <SSD1351_SetAddressWindow>
    SSD1351_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8000c56:	887b      	ldrh	r3, [r7, #2]
 8000c58:	883a      	ldrh	r2, [r7, #0]
 8000c5a:	fb02 f303 	mul.w	r3, r2, r3
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	4619      	mov	r1, r3
 8000c62:	69b8      	ldr	r0, [r7, #24]
 8000c64:	f7ff fd0c 	bl	8000680 <SSD1351_WriteData>
    SSD1351_Unselect();
 8000c68:	f7ff fcc2 	bl	80005f0 <SSD1351_Unselect>
 8000c6c:	e004      	b.n	8000c78 <SSD1351_DrawImage+0x8a>
    if((x >= SSD1351_WIDTH) || (y >= SSD1351_HEIGHT)) return;
 8000c6e:	bf00      	nop
 8000c70:	e002      	b.n	8000c78 <SSD1351_DrawImage+0x8a>
    if((x + w - 1) >= SSD1351_WIDTH) return;
 8000c72:	bf00      	nop
 8000c74:	e000      	b.n	8000c78 <SSD1351_DrawImage+0x8a>
    if((y + h - 1) >= SSD1351_HEIGHT) return;
 8000c76:	bf00      	nop
}
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd90      	pop	{r4, r7, pc}

08000c7e <SSD1351_InvertColors>:

void SSD1351_InvertColors(bool invert) {
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b082      	sub	sp, #8
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	4603      	mov	r3, r0
 8000c86:	71fb      	strb	r3, [r7, #7]
    SSD1351_Select();
 8000c88:	f7ff fca6 	bl	80005d8 <SSD1351_Select>
    SSD1351_WriteCommand(invert ? 0xA7 /* INVERTDISPLAY */ : 0xA6 /* NORMALDISPLAY */);
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <SSD1351_InvertColors+0x18>
 8000c92:	23a7      	movs	r3, #167	; 0xa7
 8000c94:	e000      	b.n	8000c98 <SSD1351_InvertColors+0x1a>
 8000c96:	23a6      	movs	r3, #166	; 0xa6
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fcd7 	bl	800064c <SSD1351_WriteCommand>
    SSD1351_Unselect();
 8000c9e:	f7ff fca7 	bl	80005f0 <SSD1351_Unselect>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <HAL_MspInit+0x5c>)
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	4a14      	ldr	r2, [pc, #80]	; (8000d08 <HAL_MspInit+0x5c>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6193      	str	r3, [r2, #24]
 8000cbe:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <HAL_MspInit+0x5c>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cca:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <HAL_MspInit+0x5c>)
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4a0e      	ldr	r2, [pc, #56]	; (8000d08 <HAL_MspInit+0x5c>)
 8000cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd4:	61d3      	str	r3, [r2, #28]
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <HAL_MspInit+0x5c>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_MspInit+0x60>)
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	4a04      	ldr	r2, [pc, #16]	; (8000d0c <HAL_MspInit+0x60>)
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	3714      	adds	r7, #20
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	40010000 	.word	0x40010000

08000d10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b088      	sub	sp, #32
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a15      	ldr	r2, [pc, #84]	; (8000d80 <HAL_SPI_MspInit+0x70>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d123      	bne.n	8000d78 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <HAL_SPI_MspInit+0x74>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4a13      	ldr	r2, [pc, #76]	; (8000d84 <HAL_SPI_MspInit+0x74>)
 8000d36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d3a:	6193      	str	r3, [r2, #24]
 8000d3c:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_SPI_MspInit+0x74>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d48:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <HAL_SPI_MspInit+0x74>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a0d      	ldr	r2, [pc, #52]	; (8000d84 <HAL_SPI_MspInit+0x74>)
 8000d4e:	f043 0304 	orr.w	r3, r3, #4
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <HAL_SPI_MspInit+0x74>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0304 	and.w	r3, r3, #4
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000d60:	23a0      	movs	r3, #160	; 0xa0
 8000d62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	2302      	movs	r3, #2
 8000d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6c:	f107 0310 	add.w	r3, r7, #16
 8000d70:	4619      	mov	r1, r3
 8000d72:	4805      	ldr	r0, [pc, #20]	; (8000d88 <HAL_SPI_MspInit+0x78>)
 8000d74:	f000 f9c8 	bl	8001108 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d78:	bf00      	nop
 8000d7a:	3720      	adds	r7, #32
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40013000 	.word	0x40013000
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010800 	.word	0x40010800

08000d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr

08000d98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d9c:	e7fe      	b.n	8000d9c <HardFault_Handler+0x4>

08000d9e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000da2:	e7fe      	b.n	8000da2 <MemManage_Handler+0x4>

08000da4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da8:	e7fe      	b.n	8000da8 <BusFault_Handler+0x4>

08000daa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000daa:	b480      	push	{r7}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dae:	e7fe      	b.n	8000dae <UsageFault_Handler+0x4>

08000db0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bc80      	pop	{r7}
 8000dba:	4770      	bx	lr

08000dbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr

08000dd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dd8:	f000 f874 	bl	8000ec4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ddc:	bf00      	nop
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr

08000dec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000dec:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000dee:	e003      	b.n	8000df8 <LoopCopyDataInit>

08000df0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000df0:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000df2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000df4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000df6:	3104      	adds	r1, #4

08000df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000df8:	480a      	ldr	r0, [pc, #40]	; (8000e24 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000dfc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000dfe:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e00:	d3f6      	bcc.n	8000df0 <CopyDataInit>
  ldr r2, =_sbss
 8000e02:	4a0a      	ldr	r2, [pc, #40]	; (8000e2c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000e04:	e002      	b.n	8000e0c <LoopFillZerobss>

08000e06 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000e06:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000e08:	f842 3b04 	str.w	r3, [r2], #4

08000e0c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000e0c:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000e0e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e10:	d3f9      	bcc.n	8000e06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e12:	f7ff ffe5 	bl	8000de0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e16:	f001 f939 	bl	800208c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e1a:	f7ff faf5 	bl	8000408 <main>
  bx lr
 8000e1e:	4770      	bx	lr
  ldr r3, =_sidata
 8000e20:	0800ca04 	.word	0x0800ca04
  ldr r0, =_sdata
 8000e24:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000e28:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 8000e2c:	20000024 	.word	0x20000024
  ldr r3, = _ebss
 8000e30:	2000009c 	.word	0x2000009c

08000e34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e34:	e7fe      	b.n	8000e34 <ADC1_2_IRQHandler>
	...

08000e38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <HAL_Init+0x28>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a07      	ldr	r2, [pc, #28]	; (8000e60 <HAL_Init+0x28>)
 8000e42:	f043 0310 	orr.w	r3, r3, #16
 8000e46:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e48:	2003      	movs	r0, #3
 8000e4a:	f000 f929 	bl	80010a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e4e:	2000      	movs	r0, #0
 8000e50:	f000 f808 	bl	8000e64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e54:	f7ff ff2a 	bl	8000cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40022000 	.word	0x40022000

08000e64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e6c:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <HAL_InitTick+0x54>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_InitTick+0x58>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	4619      	mov	r1, r3
 8000e76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 f933 	bl	80010ee <HAL_SYSTICK_Config>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e00e      	b.n	8000eb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b0f      	cmp	r3, #15
 8000e96:	d80a      	bhi.n	8000eae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	6879      	ldr	r1, [r7, #4]
 8000e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea0:	f000 f909 	bl	80010b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ea4:	4a06      	ldr	r2, [pc, #24]	; (8000ec0 <HAL_InitTick+0x5c>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	e000      	b.n	8000eb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000018 	.word	0x20000018
 8000ebc:	20000020 	.word	0x20000020
 8000ec0:	2000001c 	.word	0x2000001c

08000ec4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <HAL_IncTick+0x1c>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	4b05      	ldr	r3, [pc, #20]	; (8000ee4 <HAL_IncTick+0x20>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	4a03      	ldr	r2, [pc, #12]	; (8000ee4 <HAL_IncTick+0x20>)
 8000ed6:	6013      	str	r3, [r2, #0]
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bc80      	pop	{r7}
 8000ede:	4770      	bx	lr
 8000ee0:	20000020 	.word	0x20000020
 8000ee4:	20000098 	.word	0x20000098

08000ee8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  return uwTick;
 8000eec:	4b02      	ldr	r3, [pc, #8]	; (8000ef8 <HAL_GetTick+0x10>)
 8000eee:	681b      	ldr	r3, [r3, #0]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr
 8000ef8:	20000098 	.word	0x20000098

08000efc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f04:	f7ff fff0 	bl	8000ee8 <HAL_GetTick>
 8000f08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f14:	d005      	beq.n	8000f22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f16:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <HAL_Delay+0x40>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4413      	add	r3, r2
 8000f20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f22:	bf00      	nop
 8000f24:	f7ff ffe0 	bl	8000ee8 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d8f7      	bhi.n	8000f24 <HAL_Delay+0x28>
  {
  }
}
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000020 	.word	0x20000020

08000f40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f50:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f72:	4a04      	ldr	r2, [pc, #16]	; (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	60d3      	str	r3, [r2, #12]
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f8c:	4b04      	ldr	r3, [pc, #16]	; (8000fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	0a1b      	lsrs	r3, r3, #8
 8000f92:	f003 0307 	and.w	r3, r3, #7
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	db0a      	blt.n	8000fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	490c      	ldr	r1, [pc, #48]	; (8000ff0 <__NVIC_SetPriority+0x4c>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	0112      	lsls	r2, r2, #4
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	440b      	add	r3, r1
 8000fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fcc:	e00a      	b.n	8000fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	4908      	ldr	r1, [pc, #32]	; (8000ff4 <__NVIC_SetPriority+0x50>)
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f003 030f 	and.w	r3, r3, #15
 8000fda:	3b04      	subs	r3, #4
 8000fdc:	0112      	lsls	r2, r2, #4
 8000fde:	b2d2      	uxtb	r2, r2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	761a      	strb	r2, [r3, #24]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000e100 	.word	0xe000e100
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b089      	sub	sp, #36	; 0x24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f1c3 0307 	rsb	r3, r3, #7
 8001012:	2b04      	cmp	r3, #4
 8001014:	bf28      	it	cs
 8001016:	2304      	movcs	r3, #4
 8001018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3304      	adds	r3, #4
 800101e:	2b06      	cmp	r3, #6
 8001020:	d902      	bls.n	8001028 <NVIC_EncodePriority+0x30>
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3b03      	subs	r3, #3
 8001026:	e000      	b.n	800102a <NVIC_EncodePriority+0x32>
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	f04f 32ff 	mov.w	r2, #4294967295
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	43da      	mvns	r2, r3
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	401a      	ands	r2, r3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001040:	f04f 31ff 	mov.w	r1, #4294967295
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	fa01 f303 	lsl.w	r3, r1, r3
 800104a:	43d9      	mvns	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	4313      	orrs	r3, r2
         );
}
 8001052:	4618      	mov	r0, r3
 8001054:	3724      	adds	r7, #36	; 0x24
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800106c:	d301      	bcc.n	8001072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800106e:	2301      	movs	r3, #1
 8001070:	e00f      	b.n	8001092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001072:	4a0a      	ldr	r2, [pc, #40]	; (800109c <SysTick_Config+0x40>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3b01      	subs	r3, #1
 8001078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800107a:	210f      	movs	r1, #15
 800107c:	f04f 30ff 	mov.w	r0, #4294967295
 8001080:	f7ff ff90 	bl	8000fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001084:	4b05      	ldr	r3, [pc, #20]	; (800109c <SysTick_Config+0x40>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <SysTick_Config+0x40>)
 800108c:	2207      	movs	r2, #7
 800108e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	e000e010 	.word	0xe000e010

080010a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ff49 	bl	8000f40 <__NVIC_SetPriorityGrouping>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b086      	sub	sp, #24
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	60b9      	str	r1, [r7, #8]
 80010c0:	607a      	str	r2, [r7, #4]
 80010c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c8:	f7ff ff5e 	bl	8000f88 <__NVIC_GetPriorityGrouping>
 80010cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	68b9      	ldr	r1, [r7, #8]
 80010d2:	6978      	ldr	r0, [r7, #20]
 80010d4:	f7ff ff90 	bl	8000ff8 <NVIC_EncodePriority>
 80010d8:	4602      	mov	r2, r0
 80010da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010de:	4611      	mov	r1, r2
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff5f 	bl	8000fa4 <__NVIC_SetPriority>
}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ffb0 	bl	800105c <SysTick_Config>
 80010fc:	4603      	mov	r3, r0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001108:	b480      	push	{r7}
 800110a:	b08b      	sub	sp, #44	; 0x2c
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001112:	2300      	movs	r3, #0
 8001114:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001116:	2300      	movs	r3, #0
 8001118:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800111a:	e127      	b.n	800136c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800111c:	2201      	movs	r2, #1
 800111e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	69fa      	ldr	r2, [r7, #28]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	429a      	cmp	r2, r3
 8001136:	f040 8116 	bne.w	8001366 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b12      	cmp	r3, #18
 8001140:	d034      	beq.n	80011ac <HAL_GPIO_Init+0xa4>
 8001142:	2b12      	cmp	r3, #18
 8001144:	d80d      	bhi.n	8001162 <HAL_GPIO_Init+0x5a>
 8001146:	2b02      	cmp	r3, #2
 8001148:	d02b      	beq.n	80011a2 <HAL_GPIO_Init+0x9a>
 800114a:	2b02      	cmp	r3, #2
 800114c:	d804      	bhi.n	8001158 <HAL_GPIO_Init+0x50>
 800114e:	2b00      	cmp	r3, #0
 8001150:	d031      	beq.n	80011b6 <HAL_GPIO_Init+0xae>
 8001152:	2b01      	cmp	r3, #1
 8001154:	d01c      	beq.n	8001190 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001156:	e048      	b.n	80011ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001158:	2b03      	cmp	r3, #3
 800115a:	d043      	beq.n	80011e4 <HAL_GPIO_Init+0xdc>
 800115c:	2b11      	cmp	r3, #17
 800115e:	d01b      	beq.n	8001198 <HAL_GPIO_Init+0x90>
          break;
 8001160:	e043      	b.n	80011ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001162:	4a89      	ldr	r2, [pc, #548]	; (8001388 <HAL_GPIO_Init+0x280>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d026      	beq.n	80011b6 <HAL_GPIO_Init+0xae>
 8001168:	4a87      	ldr	r2, [pc, #540]	; (8001388 <HAL_GPIO_Init+0x280>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d806      	bhi.n	800117c <HAL_GPIO_Init+0x74>
 800116e:	4a87      	ldr	r2, [pc, #540]	; (800138c <HAL_GPIO_Init+0x284>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d020      	beq.n	80011b6 <HAL_GPIO_Init+0xae>
 8001174:	4a86      	ldr	r2, [pc, #536]	; (8001390 <HAL_GPIO_Init+0x288>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d01d      	beq.n	80011b6 <HAL_GPIO_Init+0xae>
          break;
 800117a:	e036      	b.n	80011ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800117c:	4a85      	ldr	r2, [pc, #532]	; (8001394 <HAL_GPIO_Init+0x28c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d019      	beq.n	80011b6 <HAL_GPIO_Init+0xae>
 8001182:	4a85      	ldr	r2, [pc, #532]	; (8001398 <HAL_GPIO_Init+0x290>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d016      	beq.n	80011b6 <HAL_GPIO_Init+0xae>
 8001188:	4a84      	ldr	r2, [pc, #528]	; (800139c <HAL_GPIO_Init+0x294>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d013      	beq.n	80011b6 <HAL_GPIO_Init+0xae>
          break;
 800118e:	e02c      	b.n	80011ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	623b      	str	r3, [r7, #32]
          break;
 8001196:	e028      	b.n	80011ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	3304      	adds	r3, #4
 800119e:	623b      	str	r3, [r7, #32]
          break;
 80011a0:	e023      	b.n	80011ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	3308      	adds	r3, #8
 80011a8:	623b      	str	r3, [r7, #32]
          break;
 80011aa:	e01e      	b.n	80011ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	330c      	adds	r3, #12
 80011b2:	623b      	str	r3, [r7, #32]
          break;
 80011b4:	e019      	b.n	80011ea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d102      	bne.n	80011c4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011be:	2304      	movs	r3, #4
 80011c0:	623b      	str	r3, [r7, #32]
          break;
 80011c2:	e012      	b.n	80011ea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d105      	bne.n	80011d8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011cc:	2308      	movs	r3, #8
 80011ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	69fa      	ldr	r2, [r7, #28]
 80011d4:	611a      	str	r2, [r3, #16]
          break;
 80011d6:	e008      	b.n	80011ea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011d8:	2308      	movs	r3, #8
 80011da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	69fa      	ldr	r2, [r7, #28]
 80011e0:	615a      	str	r2, [r3, #20]
          break;
 80011e2:	e002      	b.n	80011ea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011e4:	2300      	movs	r3, #0
 80011e6:	623b      	str	r3, [r7, #32]
          break;
 80011e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	2bff      	cmp	r3, #255	; 0xff
 80011ee:	d801      	bhi.n	80011f4 <HAL_GPIO_Init+0xec>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	e001      	b.n	80011f8 <HAL_GPIO_Init+0xf0>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3304      	adds	r3, #4
 80011f8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	2bff      	cmp	r3, #255	; 0xff
 80011fe:	d802      	bhi.n	8001206 <HAL_GPIO_Init+0xfe>
 8001200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	e002      	b.n	800120c <HAL_GPIO_Init+0x104>
 8001206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001208:	3b08      	subs	r3, #8
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	210f      	movs	r1, #15
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	fa01 f303 	lsl.w	r3, r1, r3
 800121a:	43db      	mvns	r3, r3
 800121c:	401a      	ands	r2, r3
 800121e:	6a39      	ldr	r1, [r7, #32]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	fa01 f303 	lsl.w	r3, r1, r3
 8001226:	431a      	orrs	r2, r3
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001234:	2b00      	cmp	r3, #0
 8001236:	f000 8096 	beq.w	8001366 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800123a:	4b59      	ldr	r3, [pc, #356]	; (80013a0 <HAL_GPIO_Init+0x298>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	4a58      	ldr	r2, [pc, #352]	; (80013a0 <HAL_GPIO_Init+0x298>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6193      	str	r3, [r2, #24]
 8001246:	4b56      	ldr	r3, [pc, #344]	; (80013a0 <HAL_GPIO_Init+0x298>)
 8001248:	699b      	ldr	r3, [r3, #24]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001252:	4a54      	ldr	r2, [pc, #336]	; (80013a4 <HAL_GPIO_Init+0x29c>)
 8001254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	3302      	adds	r3, #2
 800125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001262:	f003 0303 	and.w	r3, r3, #3
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	220f      	movs	r2, #15
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	68fa      	ldr	r2, [r7, #12]
 8001272:	4013      	ands	r3, r2
 8001274:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a4b      	ldr	r2, [pc, #300]	; (80013a8 <HAL_GPIO_Init+0x2a0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d013      	beq.n	80012a6 <HAL_GPIO_Init+0x19e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a4a      	ldr	r2, [pc, #296]	; (80013ac <HAL_GPIO_Init+0x2a4>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d00d      	beq.n	80012a2 <HAL_GPIO_Init+0x19a>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a49      	ldr	r2, [pc, #292]	; (80013b0 <HAL_GPIO_Init+0x2a8>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d007      	beq.n	800129e <HAL_GPIO_Init+0x196>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a48      	ldr	r2, [pc, #288]	; (80013b4 <HAL_GPIO_Init+0x2ac>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d101      	bne.n	800129a <HAL_GPIO_Init+0x192>
 8001296:	2303      	movs	r3, #3
 8001298:	e006      	b.n	80012a8 <HAL_GPIO_Init+0x1a0>
 800129a:	2304      	movs	r3, #4
 800129c:	e004      	b.n	80012a8 <HAL_GPIO_Init+0x1a0>
 800129e:	2302      	movs	r3, #2
 80012a0:	e002      	b.n	80012a8 <HAL_GPIO_Init+0x1a0>
 80012a2:	2301      	movs	r3, #1
 80012a4:	e000      	b.n	80012a8 <HAL_GPIO_Init+0x1a0>
 80012a6:	2300      	movs	r3, #0
 80012a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012aa:	f002 0203 	and.w	r2, r2, #3
 80012ae:	0092      	lsls	r2, r2, #2
 80012b0:	4093      	lsls	r3, r2
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012b8:	493a      	ldr	r1, [pc, #232]	; (80013a4 <HAL_GPIO_Init+0x29c>)
 80012ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012bc:	089b      	lsrs	r3, r3, #2
 80012be:	3302      	adds	r3, #2
 80012c0:	68fa      	ldr	r2, [r7, #12]
 80012c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d006      	beq.n	80012e0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012d2:	4b39      	ldr	r3, [pc, #228]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	4938      	ldr	r1, [pc, #224]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	4313      	orrs	r3, r2
 80012dc:	600b      	str	r3, [r1, #0]
 80012de:	e006      	b.n	80012ee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012e0:	4b35      	ldr	r3, [pc, #212]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	43db      	mvns	r3, r3
 80012e8:	4933      	ldr	r1, [pc, #204]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 80012ea:	4013      	ands	r3, r2
 80012ec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d006      	beq.n	8001308 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80012fa:	4b2f      	ldr	r3, [pc, #188]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 80012fc:	685a      	ldr	r2, [r3, #4]
 80012fe:	492e      	ldr	r1, [pc, #184]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	4313      	orrs	r3, r2
 8001304:	604b      	str	r3, [r1, #4]
 8001306:	e006      	b.n	8001316 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001308:	4b2b      	ldr	r3, [pc, #172]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 800130a:	685a      	ldr	r2, [r3, #4]
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	43db      	mvns	r3, r3
 8001310:	4929      	ldr	r1, [pc, #164]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 8001312:	4013      	ands	r3, r2
 8001314:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d006      	beq.n	8001330 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001322:	4b25      	ldr	r3, [pc, #148]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 8001324:	689a      	ldr	r2, [r3, #8]
 8001326:	4924      	ldr	r1, [pc, #144]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	4313      	orrs	r3, r2
 800132c:	608b      	str	r3, [r1, #8]
 800132e:	e006      	b.n	800133e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001330:	4b21      	ldr	r3, [pc, #132]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	43db      	mvns	r3, r3
 8001338:	491f      	ldr	r1, [pc, #124]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 800133a:	4013      	ands	r3, r2
 800133c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d006      	beq.n	8001358 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800134a:	4b1b      	ldr	r3, [pc, #108]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 800134c:	68da      	ldr	r2, [r3, #12]
 800134e:	491a      	ldr	r1, [pc, #104]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	4313      	orrs	r3, r2
 8001354:	60cb      	str	r3, [r1, #12]
 8001356:	e006      	b.n	8001366 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001358:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 800135a:	68da      	ldr	r2, [r3, #12]
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	43db      	mvns	r3, r3
 8001360:	4915      	ldr	r1, [pc, #84]	; (80013b8 <HAL_GPIO_Init+0x2b0>)
 8001362:	4013      	ands	r3, r2
 8001364:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001368:	3301      	adds	r3, #1
 800136a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001372:	fa22 f303 	lsr.w	r3, r2, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	f47f aed0 	bne.w	800111c <HAL_GPIO_Init+0x14>
  }
}
 800137c:	bf00      	nop
 800137e:	372c      	adds	r7, #44	; 0x2c
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	10210000 	.word	0x10210000
 800138c:	10110000 	.word	0x10110000
 8001390:	10120000 	.word	0x10120000
 8001394:	10310000 	.word	0x10310000
 8001398:	10320000 	.word	0x10320000
 800139c:	10220000 	.word	0x10220000
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010000 	.word	0x40010000
 80013a8:	40010800 	.word	0x40010800
 80013ac:	40010c00 	.word	0x40010c00
 80013b0:	40011000 	.word	0x40011000
 80013b4:	40011400 	.word	0x40011400
 80013b8:	40010400 	.word	0x40010400

080013bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	460b      	mov	r3, r1
 80013c6:	807b      	strh	r3, [r7, #2]
 80013c8:	4613      	mov	r3, r2
 80013ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013cc:	787b      	ldrb	r3, [r7, #1]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013d2:	887a      	ldrh	r2, [r7, #2]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80013d8:	e003      	b.n	80013e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013da:	887b      	ldrh	r3, [r7, #2]
 80013dc:	041a      	lsls	r2, r3, #16
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	611a      	str	r2, [r3, #16]
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr

080013ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d101      	bne.n	80013fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e26c      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	2b00      	cmp	r3, #0
 8001408:	f000 8087 	beq.w	800151a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800140c:	4b92      	ldr	r3, [pc, #584]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f003 030c 	and.w	r3, r3, #12
 8001414:	2b04      	cmp	r3, #4
 8001416:	d00c      	beq.n	8001432 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001418:	4b8f      	ldr	r3, [pc, #572]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 030c 	and.w	r3, r3, #12
 8001420:	2b08      	cmp	r3, #8
 8001422:	d112      	bne.n	800144a <HAL_RCC_OscConfig+0x5e>
 8001424:	4b8c      	ldr	r3, [pc, #560]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800142c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001430:	d10b      	bne.n	800144a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001432:	4b89      	ldr	r3, [pc, #548]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d06c      	beq.n	8001518 <HAL_RCC_OscConfig+0x12c>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d168      	bne.n	8001518 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e246      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001452:	d106      	bne.n	8001462 <HAL_RCC_OscConfig+0x76>
 8001454:	4b80      	ldr	r3, [pc, #512]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a7f      	ldr	r2, [pc, #508]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800145a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	e02e      	b.n	80014c0 <HAL_RCC_OscConfig+0xd4>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d10c      	bne.n	8001484 <HAL_RCC_OscConfig+0x98>
 800146a:	4b7b      	ldr	r3, [pc, #492]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a7a      	ldr	r2, [pc, #488]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001470:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	4b78      	ldr	r3, [pc, #480]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a77      	ldr	r2, [pc, #476]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800147c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	e01d      	b.n	80014c0 <HAL_RCC_OscConfig+0xd4>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800148c:	d10c      	bne.n	80014a8 <HAL_RCC_OscConfig+0xbc>
 800148e:	4b72      	ldr	r3, [pc, #456]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a71      	ldr	r2, [pc, #452]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001494:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a6e      	ldr	r2, [pc, #440]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80014a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	e00b      	b.n	80014c0 <HAL_RCC_OscConfig+0xd4>
 80014a8:	4b6b      	ldr	r3, [pc, #428]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a6a      	ldr	r2, [pc, #424]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80014ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	4b68      	ldr	r3, [pc, #416]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a67      	ldr	r2, [pc, #412]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80014ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d013      	beq.n	80014f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c8:	f7ff fd0e 	bl	8000ee8 <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d0:	f7ff fd0a 	bl	8000ee8 <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b64      	cmp	r3, #100	; 0x64
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e1fa      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014e2:	4b5d      	ldr	r3, [pc, #372]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <HAL_RCC_OscConfig+0xe4>
 80014ee:	e014      	b.n	800151a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fcfa 	bl	8000ee8 <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014f8:	f7ff fcf6 	bl	8000ee8 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b64      	cmp	r3, #100	; 0x64
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e1e6      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800150a:	4b53      	ldr	r3, [pc, #332]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x10c>
 8001516:	e000      	b.n	800151a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d063      	beq.n	80015ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001526:	4b4c      	ldr	r3, [pc, #304]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f003 030c 	and.w	r3, r3, #12
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00b      	beq.n	800154a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001532:	4b49      	ldr	r3, [pc, #292]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f003 030c 	and.w	r3, r3, #12
 800153a:	2b08      	cmp	r3, #8
 800153c:	d11c      	bne.n	8001578 <HAL_RCC_OscConfig+0x18c>
 800153e:	4b46      	ldr	r3, [pc, #280]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d116      	bne.n	8001578 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800154a:	4b43      	ldr	r3, [pc, #268]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d005      	beq.n	8001562 <HAL_RCC_OscConfig+0x176>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d001      	beq.n	8001562 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e1ba      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001562:	4b3d      	ldr	r3, [pc, #244]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	4939      	ldr	r1, [pc, #228]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001572:	4313      	orrs	r3, r2
 8001574:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001576:	e03a      	b.n	80015ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	691b      	ldr	r3, [r3, #16]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d020      	beq.n	80015c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001580:	4b36      	ldr	r3, [pc, #216]	; (800165c <HAL_RCC_OscConfig+0x270>)
 8001582:	2201      	movs	r2, #1
 8001584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001586:	f7ff fcaf 	bl	8000ee8 <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800158c:	e008      	b.n	80015a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158e:	f7ff fcab 	bl	8000ee8 <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e19b      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015a0:	4b2d      	ldr	r3, [pc, #180]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0f0      	beq.n	800158e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ac:	4b2a      	ldr	r3, [pc, #168]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	4927      	ldr	r1, [pc, #156]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	4313      	orrs	r3, r2
 80015be:	600b      	str	r3, [r1, #0]
 80015c0:	e015      	b.n	80015ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015c2:	4b26      	ldr	r3, [pc, #152]	; (800165c <HAL_RCC_OscConfig+0x270>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c8:	f7ff fc8e 	bl	8000ee8 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d0:	f7ff fc8a 	bl	8000ee8 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e17a      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015e2:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d03a      	beq.n	8001670 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d019      	beq.n	8001636 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001602:	4b17      	ldr	r3, [pc, #92]	; (8001660 <HAL_RCC_OscConfig+0x274>)
 8001604:	2201      	movs	r2, #1
 8001606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001608:	f7ff fc6e 	bl	8000ee8 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001610:	f7ff fc6a 	bl	8000ee8 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e15a      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001622:	4b0d      	ldr	r3, [pc, #52]	; (8001658 <HAL_RCC_OscConfig+0x26c>)
 8001624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800162e:	2001      	movs	r0, #1
 8001630:	f000 faa8 	bl	8001b84 <RCC_Delay>
 8001634:	e01c      	b.n	8001670 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <HAL_RCC_OscConfig+0x274>)
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800163c:	f7ff fc54 	bl	8000ee8 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001642:	e00f      	b.n	8001664 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001644:	f7ff fc50 	bl	8000ee8 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d908      	bls.n	8001664 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e140      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
 8001656:	bf00      	nop
 8001658:	40021000 	.word	0x40021000
 800165c:	42420000 	.word	0x42420000
 8001660:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001664:	4b9e      	ldr	r3, [pc, #632]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1e9      	bne.n	8001644 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	2b00      	cmp	r3, #0
 800167a:	f000 80a6 	beq.w	80017ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001682:	4b97      	ldr	r3, [pc, #604]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d10d      	bne.n	80016aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800168e:	4b94      	ldr	r3, [pc, #592]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	4a93      	ldr	r2, [pc, #588]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001698:	61d3      	str	r3, [r2, #28]
 800169a:	4b91      	ldr	r3, [pc, #580]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016a6:	2301      	movs	r3, #1
 80016a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016aa:	4b8e      	ldr	r3, [pc, #568]	; (80018e4 <HAL_RCC_OscConfig+0x4f8>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d118      	bne.n	80016e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016b6:	4b8b      	ldr	r3, [pc, #556]	; (80018e4 <HAL_RCC_OscConfig+0x4f8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a8a      	ldr	r2, [pc, #552]	; (80018e4 <HAL_RCC_OscConfig+0x4f8>)
 80016bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016c2:	f7ff fc11 	bl	8000ee8 <HAL_GetTick>
 80016c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ca:	f7ff fc0d 	bl	8000ee8 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b64      	cmp	r3, #100	; 0x64
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e0fd      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016dc:	4b81      	ldr	r3, [pc, #516]	; (80018e4 <HAL_RCC_OscConfig+0x4f8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d106      	bne.n	80016fe <HAL_RCC_OscConfig+0x312>
 80016f0:	4b7b      	ldr	r3, [pc, #492]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	4a7a      	ldr	r2, [pc, #488]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	6213      	str	r3, [r2, #32]
 80016fc:	e02d      	b.n	800175a <HAL_RCC_OscConfig+0x36e>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d10c      	bne.n	8001720 <HAL_RCC_OscConfig+0x334>
 8001706:	4b76      	ldr	r3, [pc, #472]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001708:	6a1b      	ldr	r3, [r3, #32]
 800170a:	4a75      	ldr	r2, [pc, #468]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800170c:	f023 0301 	bic.w	r3, r3, #1
 8001710:	6213      	str	r3, [r2, #32]
 8001712:	4b73      	ldr	r3, [pc, #460]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	4a72      	ldr	r2, [pc, #456]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001718:	f023 0304 	bic.w	r3, r3, #4
 800171c:	6213      	str	r3, [r2, #32]
 800171e:	e01c      	b.n	800175a <HAL_RCC_OscConfig+0x36e>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	2b05      	cmp	r3, #5
 8001726:	d10c      	bne.n	8001742 <HAL_RCC_OscConfig+0x356>
 8001728:	4b6d      	ldr	r3, [pc, #436]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	4a6c      	ldr	r2, [pc, #432]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800172e:	f043 0304 	orr.w	r3, r3, #4
 8001732:	6213      	str	r3, [r2, #32]
 8001734:	4b6a      	ldr	r3, [pc, #424]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	4a69      	ldr	r2, [pc, #420]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	6213      	str	r3, [r2, #32]
 8001740:	e00b      	b.n	800175a <HAL_RCC_OscConfig+0x36e>
 8001742:	4b67      	ldr	r3, [pc, #412]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	4a66      	ldr	r2, [pc, #408]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001748:	f023 0301 	bic.w	r3, r3, #1
 800174c:	6213      	str	r3, [r2, #32]
 800174e:	4b64      	ldr	r3, [pc, #400]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	4a63      	ldr	r2, [pc, #396]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001754:	f023 0304 	bic.w	r3, r3, #4
 8001758:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d015      	beq.n	800178e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001762:	f7ff fbc1 	bl	8000ee8 <HAL_GetTick>
 8001766:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001768:	e00a      	b.n	8001780 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800176a:	f7ff fbbd 	bl	8000ee8 <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	f241 3288 	movw	r2, #5000	; 0x1388
 8001778:	4293      	cmp	r3, r2
 800177a:	d901      	bls.n	8001780 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	e0ab      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001780:	4b57      	ldr	r3, [pc, #348]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d0ee      	beq.n	800176a <HAL_RCC_OscConfig+0x37e>
 800178c:	e014      	b.n	80017b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800178e:	f7ff fbab 	bl	8000ee8 <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001794:	e00a      	b.n	80017ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001796:	f7ff fba7 	bl	8000ee8 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e095      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ac:	4b4c      	ldr	r3, [pc, #304]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1ee      	bne.n	8001796 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80017b8:	7dfb      	ldrb	r3, [r7, #23]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d105      	bne.n	80017ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017be:	4b48      	ldr	r3, [pc, #288]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	4a47      	ldr	r2, [pc, #284]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 80017c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 8081 	beq.w	80018d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017d4:	4b42      	ldr	r3, [pc, #264]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f003 030c 	and.w	r3, r3, #12
 80017dc:	2b08      	cmp	r3, #8
 80017de:	d061      	beq.n	80018a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	69db      	ldr	r3, [r3, #28]
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d146      	bne.n	8001876 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017e8:	4b3f      	ldr	r3, [pc, #252]	; (80018e8 <HAL_RCC_OscConfig+0x4fc>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ee:	f7ff fb7b 	bl	8000ee8 <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f6:	f7ff fb77 	bl	8000ee8 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e067      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001808:	4b35      	ldr	r3, [pc, #212]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1f0      	bne.n	80017f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800181c:	d108      	bne.n	8001830 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800181e:	4b30      	ldr	r3, [pc, #192]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	492d      	ldr	r1, [pc, #180]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800182c:	4313      	orrs	r3, r2
 800182e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001830:	4b2b      	ldr	r3, [pc, #172]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a19      	ldr	r1, [r3, #32]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	430b      	orrs	r3, r1
 8001842:	4927      	ldr	r1, [pc, #156]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001844:	4313      	orrs	r3, r2
 8001846:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001848:	4b27      	ldr	r3, [pc, #156]	; (80018e8 <HAL_RCC_OscConfig+0x4fc>)
 800184a:	2201      	movs	r2, #1
 800184c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184e:	f7ff fb4b 	bl	8000ee8 <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001856:	f7ff fb47 	bl	8000ee8 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e037      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001868:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d0f0      	beq.n	8001856 <HAL_RCC_OscConfig+0x46a>
 8001874:	e02f      	b.n	80018d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001876:	4b1c      	ldr	r3, [pc, #112]	; (80018e8 <HAL_RCC_OscConfig+0x4fc>)
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187c:	f7ff fb34 	bl	8000ee8 <HAL_GetTick>
 8001880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001884:	f7ff fb30 	bl	8000ee8 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e020      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001896:	4b12      	ldr	r3, [pc, #72]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1f0      	bne.n	8001884 <HAL_RCC_OscConfig+0x498>
 80018a2:	e018      	b.n	80018d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d101      	bne.n	80018b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e013      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018b0:	4b0b      	ldr	r3, [pc, #44]	; (80018e0 <HAL_RCC_OscConfig+0x4f4>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d106      	bne.n	80018d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d001      	beq.n	80018d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e000      	b.n	80018d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80018d6:	2300      	movs	r3, #0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40007000 	.word	0x40007000
 80018e8:	42420060 	.word	0x42420060

080018ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e0d0      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001900:	4b6a      	ldr	r3, [pc, #424]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0307 	and.w	r3, r3, #7
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	d910      	bls.n	8001930 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190e:	4b67      	ldr	r3, [pc, #412]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f023 0207 	bic.w	r2, r3, #7
 8001916:	4965      	ldr	r1, [pc, #404]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	4313      	orrs	r3, r2
 800191c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800191e:	4b63      	ldr	r3, [pc, #396]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	429a      	cmp	r2, r3
 800192a:	d001      	beq.n	8001930 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e0b8      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d020      	beq.n	800197e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d005      	beq.n	8001954 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001948:	4b59      	ldr	r3, [pc, #356]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	4a58      	ldr	r2, [pc, #352]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800194e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001952:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0308 	and.w	r3, r3, #8
 800195c:	2b00      	cmp	r3, #0
 800195e:	d005      	beq.n	800196c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001960:	4b53      	ldr	r3, [pc, #332]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	4a52      	ldr	r2, [pc, #328]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001966:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800196a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800196c:	4b50      	ldr	r3, [pc, #320]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	494d      	ldr	r1, [pc, #308]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800197a:	4313      	orrs	r3, r2
 800197c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d040      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d107      	bne.n	80019a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001992:	4b47      	ldr	r3, [pc, #284]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d115      	bne.n	80019ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e07f      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d107      	bne.n	80019ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019aa:	4b41      	ldr	r3, [pc, #260]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d109      	bne.n	80019ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e073      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ba:	4b3d      	ldr	r3, [pc, #244]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d101      	bne.n	80019ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e06b      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ca:	4b39      	ldr	r3, [pc, #228]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f023 0203 	bic.w	r2, r3, #3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	4936      	ldr	r1, [pc, #216]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019dc:	f7ff fa84 	bl	8000ee8 <HAL_GetTick>
 80019e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e2:	e00a      	b.n	80019fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e4:	f7ff fa80 	bl	8000ee8 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e053      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019fa:	4b2d      	ldr	r3, [pc, #180]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 020c 	and.w	r2, r3, #12
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d1eb      	bne.n	80019e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a0c:	4b27      	ldr	r3, [pc, #156]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0307 	and.w	r3, r3, #7
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d210      	bcs.n	8001a3c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a1a:	4b24      	ldr	r3, [pc, #144]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f023 0207 	bic.w	r2, r3, #7
 8001a22:	4922      	ldr	r1, [pc, #136]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2a:	4b20      	ldr	r3, [pc, #128]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d001      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e032      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d008      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a48:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	4916      	ldr	r1, [pc, #88]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d009      	beq.n	8001a7a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	490e      	ldr	r1, [pc, #56]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a7a:	f000 f821 	bl	8001ac0 <HAL_RCC_GetSysClockFreq>
 8001a7e:	4601      	mov	r1, r0
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	091b      	lsrs	r3, r3, #4
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a8c:	5cd3      	ldrb	r3, [r2, r3]
 8001a8e:	fa21 f303 	lsr.w	r3, r1, r3
 8001a92:	4a09      	ldr	r2, [pc, #36]	; (8001ab8 <HAL_RCC_ClockConfig+0x1cc>)
 8001a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a96:	4b09      	ldr	r3, [pc, #36]	; (8001abc <HAL_RCC_ClockConfig+0x1d0>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff f9e2 	bl	8000e64 <HAL_InitTick>

  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40022000 	.word	0x40022000
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	0800c9ec 	.word	0x0800c9ec
 8001ab8:	20000018 	.word	0x20000018
 8001abc:	2000001c 	.word	0x2000001c

08001ac0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ac0:	b490      	push	{r4, r7}
 8001ac2:	b08a      	sub	sp, #40	; 0x28
 8001ac4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ac6:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ac8:	1d3c      	adds	r4, r7, #4
 8001aca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001acc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ad0:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001aea:	4b23      	ldr	r3, [pc, #140]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f003 030c 	and.w	r3, r3, #12
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d002      	beq.n	8001b00 <HAL_RCC_GetSysClockFreq+0x40>
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d003      	beq.n	8001b06 <HAL_RCC_GetSysClockFreq+0x46>
 8001afe:	e02d      	b.n	8001b5c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b00:	4b1e      	ldr	r3, [pc, #120]	; (8001b7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b02:	623b      	str	r3, [r7, #32]
      break;
 8001b04:	e02d      	b.n	8001b62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	0c9b      	lsrs	r3, r3, #18
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b12:	4413      	add	r3, r2
 8001b14:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001b18:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d013      	beq.n	8001b4c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	0c5b      	lsrs	r3, r3, #17
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b32:	4413      	add	r3, r2
 8001b34:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001b38:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	4a0f      	ldr	r2, [pc, #60]	; (8001b7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b3e:	fb02 f203 	mul.w	r2, r2, r3
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
 8001b4a:	e004      	b.n	8001b56 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	4a0c      	ldr	r2, [pc, #48]	; (8001b80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b50:	fb02 f303 	mul.w	r3, r2, r3
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	623b      	str	r3, [r7, #32]
      break;
 8001b5a:	e002      	b.n	8001b62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b5c:	4b07      	ldr	r3, [pc, #28]	; (8001b7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b5e:	623b      	str	r3, [r7, #32]
      break;
 8001b60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b62:	6a3b      	ldr	r3, [r7, #32]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3728      	adds	r7, #40	; 0x28
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bc90      	pop	{r4, r7}
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	080021c4 	.word	0x080021c4
 8001b74:	080021d4 	.word	0x080021d4
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	007a1200 	.word	0x007a1200
 8001b80:	003d0900 	.word	0x003d0900

08001b84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	; (8001bb8 <RCC_Delay+0x34>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a0a      	ldr	r2, [pc, #40]	; (8001bbc <RCC_Delay+0x38>)
 8001b92:	fba2 2303 	umull	r2, r3, r2, r3
 8001b96:	0a5b      	lsrs	r3, r3, #9
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	fb02 f303 	mul.w	r3, r2, r3
 8001b9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ba0:	bf00      	nop
  }
  while (Delay --);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	1e5a      	subs	r2, r3, #1
 8001ba6:	60fa      	str	r2, [r7, #12]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1f9      	bne.n	8001ba0 <RCC_Delay+0x1c>
}
 8001bac:	bf00      	nop
 8001bae:	3714      	adds	r7, #20
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000018 	.word	0x20000018
 8001bbc:	10624dd3 	.word	0x10624dd3

08001bc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e076      	b.n	8001cc0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d108      	bne.n	8001bec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001be2:	d009      	beq.n	8001bf8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	61da      	str	r2, [r3, #28]
 8001bea:	e005      	b.n	8001bf8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d106      	bne.n	8001c18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff f87c 	bl	8000d10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c2e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001c40:	431a      	orrs	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c4a:	431a      	orrs	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	431a      	orrs	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	695b      	ldr	r3, [r3, #20]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c68:	431a      	orrs	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c7c:	ea42 0103 	orr.w	r1, r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c84:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	0c1a      	lsrs	r2, r3, #16
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f002 0204 	and.w	r2, r2, #4
 8001c9e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	69da      	ldr	r2, [r3, #28]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	603b      	str	r3, [r7, #0]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d101      	bne.n	8001cea <HAL_SPI_Transmit+0x22>
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	e126      	b.n	8001f38 <HAL_SPI_Transmit+0x270>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001cf2:	f7ff f8f9 	bl	8000ee8 <HAL_GetTick>
 8001cf6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d002      	beq.n	8001d0e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001d0c:	e10b      	b.n	8001f26 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d002      	beq.n	8001d1a <HAL_SPI_Transmit+0x52>
 8001d14:	88fb      	ldrh	r3, [r7, #6]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d102      	bne.n	8001d20 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001d1e:	e102      	b.n	8001f26 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2203      	movs	r2, #3
 8001d24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	68ba      	ldr	r2, [r7, #8]
 8001d32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	88fa      	ldrh	r2, [r7, #6]
 8001d38:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	88fa      	ldrh	r2, [r7, #6]
 8001d3e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2200      	movs	r2, #0
 8001d44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2200      	movs	r2, #0
 8001d56:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d66:	d10f      	bne.n	8001d88 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d76:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d86:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d92:	2b40      	cmp	r3, #64	; 0x40
 8001d94:	d007      	beq.n	8001da6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001da4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dae:	d14b      	bne.n	8001e48 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d002      	beq.n	8001dbe <HAL_SPI_Transmit+0xf6>
 8001db8:	8afb      	ldrh	r3, [r7, #22]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d13e      	bne.n	8001e3c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	881a      	ldrh	r2, [r3, #0]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	1c9a      	adds	r2, r3, #2
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001de2:	e02b      	b.n	8001e3c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d112      	bne.n	8001e18 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	881a      	ldrh	r2, [r3, #0]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	1c9a      	adds	r2, r3, #2
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	86da      	strh	r2, [r3, #54]	; 0x36
 8001e16:	e011      	b.n	8001e3c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e18:	f7ff f866 	bl	8000ee8 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d803      	bhi.n	8001e30 <HAL_SPI_Transmit+0x168>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2e:	d102      	bne.n	8001e36 <HAL_SPI_Transmit+0x16e>
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d102      	bne.n	8001e3c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001e3a:	e074      	b.n	8001f26 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1ce      	bne.n	8001de4 <HAL_SPI_Transmit+0x11c>
 8001e46:	e04c      	b.n	8001ee2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <HAL_SPI_Transmit+0x18e>
 8001e50:	8afb      	ldrh	r3, [r7, #22]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d140      	bne.n	8001ed8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	330c      	adds	r3, #12
 8001e60:	7812      	ldrb	r2, [r2, #0]
 8001e62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	3b01      	subs	r3, #1
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001e7c:	e02c      	b.n	8001ed8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d113      	bne.n	8001eb4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	330c      	adds	r3, #12
 8001e96:	7812      	ldrb	r2, [r2, #0]
 8001e98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	1c5a      	adds	r2, r3, #1
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	86da      	strh	r2, [r3, #54]	; 0x36
 8001eb2:	e011      	b.n	8001ed8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001eb4:	f7ff f818 	bl	8000ee8 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	683a      	ldr	r2, [r7, #0]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d803      	bhi.n	8001ecc <HAL_SPI_Transmit+0x204>
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eca:	d102      	bne.n	8001ed2 <HAL_SPI_Transmit+0x20a>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001ed6:	e026      	b.n	8001f26 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1cd      	bne.n	8001e7e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	6839      	ldr	r1, [r7, #0]
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 f8b2 	bl	8002050 <SPI_EndRxTxTransaction>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d002      	beq.n	8001ef8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2220      	movs	r2, #32
 8001ef6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10a      	bne.n	8001f16 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	613b      	str	r3, [r7, #16]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	613b      	str	r3, [r7, #16]
 8001f14:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d002      	beq.n	8001f24 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	77fb      	strb	r3, [r7, #31]
 8001f22:	e000      	b.n	8001f26 <HAL_SPI_Transmit+0x25e>
  }

error:
 8001f24:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001f36:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3720      	adds	r7, #32
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b088      	sub	sp, #32
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001f50:	f7fe ffca 	bl	8000ee8 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f58:	1a9b      	subs	r3, r3, r2
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001f60:	f7fe ffc2 	bl	8000ee8 <HAL_GetTick>
 8001f64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001f66:	4b39      	ldr	r3, [pc, #228]	; (800204c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	015b      	lsls	r3, r3, #5
 8001f6c:	0d1b      	lsrs	r3, r3, #20
 8001f6e:	69fa      	ldr	r2, [r7, #28]
 8001f70:	fb02 f303 	mul.w	r3, r2, r3
 8001f74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f76:	e054      	b.n	8002022 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7e:	d050      	beq.n	8002022 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001f80:	f7fe ffb2 	bl	8000ee8 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	69fa      	ldr	r2, [r7, #28]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d902      	bls.n	8001f96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d13d      	bne.n	8002012 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001fa4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fae:	d111      	bne.n	8001fd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fb8:	d004      	beq.n	8001fc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fc2:	d107      	bne.n	8001fd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fdc:	d10f      	bne.n	8001ffe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ffc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e017      	b.n	8002042 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	3b01      	subs	r3, #1
 8002020:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	4013      	ands	r3, r2
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	429a      	cmp	r2, r3
 8002030:	bf0c      	ite	eq
 8002032:	2301      	moveq	r3, #1
 8002034:	2300      	movne	r3, #0
 8002036:	b2db      	uxtb	r3, r3
 8002038:	461a      	mov	r2, r3
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	429a      	cmp	r2, r3
 800203e:	d19b      	bne.n	8001f78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3720      	adds	r7, #32
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000018 	.word	0x20000018

08002050 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af02      	add	r7, sp, #8
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2200      	movs	r2, #0
 8002064:	2180      	movs	r1, #128	; 0x80
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f7ff ff6a 	bl	8001f40 <SPI_WaitFlagStateUntilTimeout>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002076:	f043 0220 	orr.w	r2, r3, #32
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e000      	b.n	8002084 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <__libc_init_array>:
 800208c:	b570      	push	{r4, r5, r6, lr}
 800208e:	2500      	movs	r5, #0
 8002090:	4e0c      	ldr	r6, [pc, #48]	; (80020c4 <__libc_init_array+0x38>)
 8002092:	4c0d      	ldr	r4, [pc, #52]	; (80020c8 <__libc_init_array+0x3c>)
 8002094:	1ba4      	subs	r4, r4, r6
 8002096:	10a4      	asrs	r4, r4, #2
 8002098:	42a5      	cmp	r5, r4
 800209a:	d109      	bne.n	80020b0 <__libc_init_array+0x24>
 800209c:	f000 f822 	bl	80020e4 <_init>
 80020a0:	2500      	movs	r5, #0
 80020a2:	4e0a      	ldr	r6, [pc, #40]	; (80020cc <__libc_init_array+0x40>)
 80020a4:	4c0a      	ldr	r4, [pc, #40]	; (80020d0 <__libc_init_array+0x44>)
 80020a6:	1ba4      	subs	r4, r4, r6
 80020a8:	10a4      	asrs	r4, r4, #2
 80020aa:	42a5      	cmp	r5, r4
 80020ac:	d105      	bne.n	80020ba <__libc_init_array+0x2e>
 80020ae:	bd70      	pop	{r4, r5, r6, pc}
 80020b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020b4:	4798      	blx	r3
 80020b6:	3501      	adds	r5, #1
 80020b8:	e7ee      	b.n	8002098 <__libc_init_array+0xc>
 80020ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020be:	4798      	blx	r3
 80020c0:	3501      	adds	r5, #1
 80020c2:	e7f2      	b.n	80020aa <__libc_init_array+0x1e>
 80020c4:	0800c9fc 	.word	0x0800c9fc
 80020c8:	0800c9fc 	.word	0x0800c9fc
 80020cc:	0800c9fc 	.word	0x0800c9fc
 80020d0:	0800ca00 	.word	0x0800ca00

080020d4 <memset>:
 80020d4:	4603      	mov	r3, r0
 80020d6:	4402      	add	r2, r0
 80020d8:	4293      	cmp	r3, r2
 80020da:	d100      	bne.n	80020de <memset+0xa>
 80020dc:	4770      	bx	lr
 80020de:	f803 1b01 	strb.w	r1, [r3], #1
 80020e2:	e7f9      	b.n	80020d8 <memset+0x4>

080020e4 <_init>:
 80020e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e6:	bf00      	nop
 80020e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ea:	bc08      	pop	{r3}
 80020ec:	469e      	mov	lr, r3
 80020ee:	4770      	bx	lr

080020f0 <_fini>:
 80020f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020f2:	bf00      	nop
 80020f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020f6:	bc08      	pop	{r3}
 80020f8:	469e      	mov	lr, r3
 80020fa:	4770      	bx	lr
