/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az445-324
+ date
Tue May 10 19:03:43 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1652209423
+ CACTUS_STARTTIME=1652209423
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.11.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.11.0
Compile date:      May 10 2022 (18:55:57)
Run date:          May 10 2022 (19:03:44+0000)
Run host:          fv-az445-324.r3jsatmgpurepobntafd4hy1pg.dx.internal.cloudapp.net (pid=104546)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az445-324
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7113124KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b2d8bf03-bc19-844b-b3e9-41e68680a132, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.13.0-1022-azure, OSVersion="#26~20.04.1-Ubuntu SMP Thu Apr 7 19:42:45 UTC 2022", HostName=fv-az445-324, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7113124KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00271617 sec
      iterations=10000000... time=0.0282443 sec
      iterations=100000000... time=0.283364 sec
      iterations=400000000... time=1.15931 sec
      iterations=400000000... time=0.873382 sec
      result: 2.79792 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00289248 sec
      iterations=10000000... time=0.0306966 sec
      iterations=100000000... time=0.312307 sec
      iterations=400000000... time=1.26353 sec
      result: 10.1304 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00238496 sec
      iterations=10000000... time=0.0198494 sec
      iterations=100000000... time=0.191663 sec
      iterations=600000000... time=1.13232 sec
      result: 8.4782 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000170004 sec
      iterations=10000... time=0.00137024 sec
      iterations=100000... time=0.0146536 sec
      iterations=1000000... time=0.140924 sec
      iterations=8000000... time=1.15102 sec
      result: 1.43878 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000481512 sec
      iterations=10000... time=0.00427521 sec
      iterations=100000... time=0.0452028 sec
      iterations=1000000... time=0.474424 sec
      iterations=2000000... time=0.943967 sec
      iterations=4000000... time=1.90041 sec
      result: 4.75102 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=3.7001e-05 sec
      iterations=1000... time=0.000256307 sec
      iterations=10000... time=0.00279348 sec
      iterations=100000... time=0.0267985 sec
      iterations=1000000... time=0.287778 sec
      iterations=4000000... time=1.15679 sec
      result: 84.9801 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.2e-06 sec
      iterations=10... time=4.7401e-05 sec
      iterations=100... time=0.000458812 sec
      iterations=1000... time=0.00486443 sec
      iterations=10000... time=0.0485387 sec
      iterations=100000... time=0.47523 sec
      iterations=200000... time=0.94497 sec
      iterations=400000... time=1.99255 sec
      result: 39.4687 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=2.85e-05 sec
      iterations=100000... time=0.000305409 sec
      iterations=1000000... time=0.00294818 sec
      iterations=10000000... time=0.0314575 sec
      iterations=100000000... time=0.288664 sec
      iterations=400000000... time=1.14753 sec
      result: 0.358605 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.06e-05 sec
      iterations=10000... time=0.000195205 sec
      iterations=100000... time=0.00228016 sec
      iterations=1000000... time=0.0214223 sec
      iterations=10000000... time=0.217 sec
      iterations=50000000... time=1.11977 sec
      result: 2.79942 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=5.8402e-05 sec
      iterations=1000... time=0.000593716 sec
      iterations=10000... time=0.00605796 sec
      iterations=100000... time=0.0594761 sec
      iterations=1000000... time=0.591158 sec
      iterations=2000000... time=1.17001 sec
      result: 42.01 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.9e-06 sec
      iterations=10... time=7.8602e-05 sec
      iterations=100... time=0.000811522 sec
      iterations=1000... time=0.0101888 sec
      iterations=10000... time=0.0859299 sec
      iterations=100000... time=0.885582 sec
      iterations=200000... time=1.66575 sec
      result: 23.606 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.8501e-05 sec
      iterations=10... time=0.000203706 sec
      iterations=100... time=0.00212776 sec
      iterations=1000... time=0.0235 sec
      iterations=10000... time=0.221696 sec
      iterations=50000... time=1.14479 sec
      result: 0.0754726 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.2001e-05 sec
      iterations=10... time=0.000356309 sec
      iterations=100... time=0.00342049 sec
      iterations=1000... time=0.0368774 sec
      iterations=10000... time=0.36741 sec
      iterations=30000... time=1.09546 sec
      result: 0.333203 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00438592 sec
      iterations=10... time=0.0441411 sec
      iterations=100... time=0.424057 sec
      iterations=300... time=1.27289 sec
      result: 0.349178 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00331534 sec
      iterations=10000000... time=0.0320834 sec
      iterations=100000000... time=0.302942 sec
      iterations=400000000... time=1.23366 sec
      iterations=400000000... time=0.907258 sec
      result: 2.45097 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00331019 sec
      iterations=10000000... time=0.0333383 sec
      iterations=100000000... time=0.341363 sec
      iterations=300000000... time=1.08512 sec
      result: 8.84691 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187645 sec
      iterations=10000000... time=0.020744 sec
      iterations=100000000... time=0.210624 sec
      iterations=500000000... time=1.04618 sec
      result: 7.64687 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000143504 sec
      iterations=10000... time=0.00149574 sec
      iterations=100000... time=0.0157821 sec
      iterations=1000000... time=0.157948 sec
      iterations=7000000... time=1.09266 sec
      result: 1.56094 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000474662 sec
      iterations=10000... time=0.00471873 sec
      iterations=100000... time=0.0495257 sec
      iterations=1000000... time=0.48432 sec
      iterations=2000000... time=0.955783 sec
      iterations=4000000... time=1.90246 sec
      result: 4.75616 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=2.97e-05 sec
      iterations=1000... time=0.000294708 sec
      iterations=10000... time=0.00295073 sec
      iterations=100000... time=0.0294421 sec
      iterations=1000000... time=0.298526 sec
      iterations=4000000... time=1.19201 sec
      result: 82.4689 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.8e-06 sec
      iterations=10... time=5.0851e-05 sec
      iterations=100... time=0.000481763 sec
      iterations=1000... time=0.00467933 sec
      iterations=10000... time=0.0479978 sec
      iterations=100000... time=0.50034 sec
      iterations=200000... time=0.998897 sec
      iterations=400000... time=1.96825 sec
      result: 39.9559 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.85e-06 sec
      iterations=10000... time=3.0001e-05 sec
      iterations=100000... time=0.000297058 sec
      iterations=1000000... time=0.00399191 sec
      iterations=10000000... time=0.0340243 sec
      iterations=100000000... time=0.308862 sec
      iterations=400000000... time=1.21681 sec
      result: 0.380255 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.9701e-05 sec
      iterations=10000... time=0.000195805 sec
      iterations=100000... time=0.00195335 sec
      iterations=1000000... time=0.020089 sec
      iterations=10000000... time=0.216902 sec
      iterations=50000000... time=1.03014 sec
      result: 2.57535 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.45e-06 sec
      iterations=100... time=5.0501e-05 sec
      iterations=1000... time=0.00038636 sec
      iterations=10000... time=0.00417016 sec
      iterations=100000... time=0.0435847 sec
      iterations=1000000... time=0.438869 sec
      iterations=3000000... time=1.33966 sec
      result: 55.0347 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=8.1252e-05 sec
      iterations=100... time=0.000894974 sec
      iterations=1000... time=0.00891224 sec
      iterations=10000... time=0.0854096 sec
      iterations=100000... time=0.858613 sec
      iterations=200000... time=1.72385 sec
      result: 22.8104 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.45e-06 sec
      iterations=10... time=2.3351e-05 sec
      iterations=100... time=0.000237906 sec
      iterations=1000... time=0.00243787 sec
      iterations=10000... time=0.0262517 sec
      iterations=100000... time=0.279257 sec
      iterations=400000... time=1.09431 sec
      result: 0.26647 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.16005e-05 sec
      iterations=10... time=0.000126454 sec
      iterations=100... time=0.00117213 sec
      iterations=1000... time=0.0118719 sec
      iterations=10000... time=0.125091 sec
      iterations=90000... time=1.19258 sec
      result: 0.440122 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.000960626 sec
      iterations=10... time=0.0110214 sec
      iterations=100... time=0.109831 sec
      iterations=1000... time=1.13163 sec
      result: 1.30922 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue May 10 19:04:42 UTC 2022
+ echo Done.
Done.
  Elapsed time: 58.9 s
