0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab01_led_on_using_sw_btn/sim/xsim/lab01_led_on_using_sw_btn/lab01_led_on_using_sw_btn.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab01_led_on_using_sw_btn/src/rtl/led_on.v,1716534162,verilog,,C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab01_led_on_using_sw_btn/testbench/testbench.v,,led_on,,,,,,,,
C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab01_led_on_using_sw_btn/testbench/testbench.v,1716534162,verilog,,,,testbench,,,,,,,,
