
---------- Begin Simulation Statistics ----------
final_tick                               2122194358500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199638                       # Simulator instruction rate (inst/s)
host_mem_usage                                8532696                       # Number of bytes of host memory used
host_op_rate                                   199638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   500.91                       # Real time elapsed on the host
host_tick_rate                               68566521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000022                       # Number of instructions simulated
sim_ops                                     100000022                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034345                       # Number of seconds simulated
sim_ticks                                 34345408500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28086313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28086318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16582.185292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16581.987278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18936.708262                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18936.708262                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27835088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27835090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4165859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4165859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       251225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       134946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       134946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2201941500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2201941500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       116279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116279                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     13513494                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13513498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12033.766949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12033.738842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13526.618869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13526.618869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     12657193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12657195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10304526672                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10304526672                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.063366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       856301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       856303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       644657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       644657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2862827724                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2862827724                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       211644                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       211644                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.034306                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   196.571429                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             57979                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       581779                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2752                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            9                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     41599807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     41599816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13065.504712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13065.445727                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15444.995392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15444.995392                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     40492281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40492285                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14470386172                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14470386172                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.555556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.026623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026623                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1107526                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1107531                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       779603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       779603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5064769224                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5064769224                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007883                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007883                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       327923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       327923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            9                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     41599807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     41599816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13065.504712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13065.445727                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15444.995392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15444.995392                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     40492281                       # number of overall hits
system.cpu.dcache.overall_hits::total        40492285                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14470386172                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14470386172                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.555556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.026623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026623                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1107526                       # number of overall misses
system.cpu.dcache.overall_misses::total       1107531                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       779603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       779603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5064769224                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5064769224                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007883                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007883                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       327923                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       327923                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 327416                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            124.479194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        333126456                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.891417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   509.367684                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            327928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         333126456                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.259100                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40820213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2087848950500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       266601                       # number of writebacks
system.cpu.dcache.writebacks::total            266601                       # number of writebacks
system.cpu.dtb.data_accesses                        9                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            9                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        5                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            5                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       4                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           4                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     20474989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20475009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12717.622447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12717.592623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12314.162347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12314.162347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     19622145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19622163                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  10846147998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10846147998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.041653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       852844                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        852846                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        75706                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        75706                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   9569803498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9569803498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.037955                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037955                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       777138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       777138                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.470588                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                85                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         1145                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     20474989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20475009                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12717.622447                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12717.592623                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12314.162347                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12314.162347                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     19622145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19622163                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  10846147998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10846147998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.041653                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041653                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       852844                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         852846                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        75706                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        75706                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   9569803498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9569803498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.037955                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037955                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       777138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       777138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     20474989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20475009                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12717.622447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12717.592623                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12314.162347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12314.162347                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     19622145                       # number of overall hits
system.cpu.icache.overall_hits::total        19622163                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  10846147998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10846147998                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.041653                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041653                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       852844                       # number of overall misses
system.cpu.icache.overall_misses::total        852846                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        75706                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        75706                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   9569803498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9569803498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.037955                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037955                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       777138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       777138                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 776628                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             26.249200                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        164577212                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   511.702804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            777140                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         164577212                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.704310                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20399303                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2087848950500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       776628                       # number of writebacks
system.cpu.icache.writebacks::total            776628                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             9                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     55.00%     55.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     25.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34345398500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.switch_cpus.data         4780                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4780                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19184.210526                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19184.210526                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         4742                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4742                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.007950                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.007950                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.switch_cpus.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              38                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       729000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       729000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.007950                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.007950                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       777138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         777140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94281.700646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94188.027819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84281.700646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84281.700646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       775127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             775127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    189600500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    189600500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.002588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2013                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    169490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    169490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.002588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       206872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 106069.677033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105942.951016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 96069.677033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96069.677033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       205200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205200                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data    177348500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     177348500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.008082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1674                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    160628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    160628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.008082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1672                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       116271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        116274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 152655.087527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 152571.623838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 142655.087527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 142655.087527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       110787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            110787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    837160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    837160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.047166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         5484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    782320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    782320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.047166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5484                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       776627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       776627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       776627                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           776627                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       266601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       266601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       266601                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           266601                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       777138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       323143                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1100288                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94281.700646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 141770.402459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131252.398082                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84281.700646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 131770.402459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121352.623541                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst       775127                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       315987                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1091114                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst    189600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1014509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1204109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.002588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.022145                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008338                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         2011                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7156                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9174                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    169490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    942949000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1112439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.002588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.022145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst         2011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9167                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       777138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       323143                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1100288                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94281.700646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 141770.402459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131252.398082                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84281.700646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 131770.402459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 121352.623541                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst       775127                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       315987                       # number of overall hits
system.l2.overall_hits::total                 1091114                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst    189600500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1014509000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1204109500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.002588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.022145                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008338                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         2011                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7156                       # number of overall misses
system.l2.overall_misses::total                  9174                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    169490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    942949000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1112439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.002588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.022145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst         2011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9167                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6207                       # Occupied blocks per task id
system.l2.tags.avg_refs                    158.481455                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 35359715                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     349.666331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.602447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1642.154658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3446.287721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.050115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.105172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.166129                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9197                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280670                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     13939                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  35359715                       # Number of tag accesses
system.l2.tags.tagsinuse                  5443.711157                       # Cycle average of tags in use
system.l2.tags.total_refs                     2209073                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              2087848950500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    3741496.35                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                80119.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     61369.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        17.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         3727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3747342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3751069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              3727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              9317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3747342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     13334650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17095036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             9317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3747342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     13334650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17095036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         5444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.767818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.444611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.604945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4467     82.05%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          586     10.76%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          148      2.72%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      1.03%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      0.90%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      0.42%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      0.24%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.44%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5444                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 586688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  586688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       128704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       128704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       457984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             587136                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43130.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     90514.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       128704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       457984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3747342.239356390201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 13334649.957650087774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     86736250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    647718500                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               20821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9174                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    40.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001142500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    6800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      9167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9167                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        9167                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 40.61                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     3723                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   45835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   34298297000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               734454750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    562573500                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            211310970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 19934880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2824443480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            328.032405                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     91004000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     344760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23929410750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3633787500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     152461500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6193974750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             47330880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 10595640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1395380160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                31244640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         815012640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5911015260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11266406940                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          33725936000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            207765570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 18935280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2699455020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            324.929582                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     83284000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     333580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  24270567500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3583274250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     154840750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5919852000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             44328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 10064340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1376003040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                34207740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         788583120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5980247940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11159839230                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          33649806750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       587136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  587136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            11515500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49234750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9212    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9212                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9212                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               7500                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1674                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7500                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            38                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.694709                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        10518512                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     11994466                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         5406                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1821999                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18471551                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           19                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           19                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        22426466                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         1419952                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1747166                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           14156188                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       5939451                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     37925734                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    102259726                       # Number of instructions committed
system.switch_cpus.commit.committedOps      102259726                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62677583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.631520                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.576511                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33164034     52.91%     52.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     12085538     19.28%     72.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3941944      6.29%     78.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2341213      3.74%     82.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1535154      2.45%     84.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1260720      2.01%     86.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1559866      2.49%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       849663      1.36%     90.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      5939451      9.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62677583                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             118649                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       941432                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          99326065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              23376899                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2273610      2.22%      2.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     63012805     61.62%     63.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        13181      0.01%     63.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        38340      0.04%     63.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        24454      0.02%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         6943      0.01%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     23352443     22.84%     86.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     13489038     13.19%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        24456      0.02%     99.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        24456      0.02%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    102259726                       # Class of committed instruction
system.switch_cpus.commit.refs               36890393                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.686908                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.686908                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6574301                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         80553                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     10208452                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      154379189                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         32907955                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          26015807                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1765759                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts        180003                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       1157504                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         44944106                       # DTB accesses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_hits             44866108                       # DTB hits
system.switch_cpus.dtb.data_misses              77998                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         29724188                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_hits             29700331                       # DTB read hits
system.switch_cpus.dtb.read_misses              23857                       # DTB read misses
system.switch_cpus.dtb.write_accesses        15219918                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits            15165777                       # DTB write hits
system.switch_cpus.dtb.write_misses             54141                       # DTB write misses
system.switch_cpus.fetch.Branches            22426466                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          20474991                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              31051626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        913145                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              160213589                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles         2929                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        43634                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         3685916                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 48                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.326484                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     35480043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     11938464                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.332388                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     68421327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.341574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.200445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39603303     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2351903      3.44%     61.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2891260      4.23%     65.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2434100      3.56%     69.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3159961      4.62%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1337003      1.95%     75.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3222634      4.71%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1253101      1.83%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12168062     17.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     68421327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             92929                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            80377                       # number of floating regfile writes
system.switch_cpus.idleCycles                  269470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2033454                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         16711348                       # Number of branches executed
system.switch_cpus.iew.exec_nop               2914782                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.788551                       # Inst execution rate
system.switch_cpus.iew.exec_refs             45176223                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           15219924                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4096274                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      32753022                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       549760                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     17036813                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    140282361                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      29956299                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3123232                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     122856977                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3701                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        150884                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1765759                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        155748                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        54595                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1588659                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        15265                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        16757                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          913                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9376115                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3523317                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        16757                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1010262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1023192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          91551484                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             120227769                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.760508                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          69625652                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.750275                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              121048927                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        169510405                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        90167044                       # number of integer regfile writes
system.switch_cpus.ipc                       1.455799                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.455799                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        19382      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      79075000     62.77%     62.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47851      0.04%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        38341      0.03%     62.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        24488      0.02%     62.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         7872      0.01%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     31090064     24.68%     87.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     15610703     12.39%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        25839      0.02%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        40672      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      125980212                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          144969                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       285070                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       131119                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       166757                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2586146                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020528                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          420281     16.25%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             19      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1171963     45.32%     61.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        986126     38.13%     99.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3079      0.12%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4678      0.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      128402007                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    322909983                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    120096650                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    174584099                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          137367579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         125980212                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     37367550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       227159                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     21576170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     68421327                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.841242                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.190393                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29893087     43.69%     43.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8835638     12.91%     56.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      8027205     11.73%     68.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6111812      8.93%     77.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5246031      7.67%     84.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4074772      5.96%     90.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3280658      4.79%     95.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1904196      2.78%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1047928      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     68421327                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.834019                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        20485254                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            20474991                       # ITB hits
system.switch_cpus.itb.fetch_misses             10263                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       847809                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       422778                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     32753022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     17036813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           13886                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6943                       # number of misc regfile writes
system.switch_cpus.numCycles                 68690797                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  34345408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles         4273600                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      73241663                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          50659                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         33823860                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         254236                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1141                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203179139                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      149626269                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108696661                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          26155451                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         902949                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1765759                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1331962                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         35454975                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       119979                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    203052217                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      1070694                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        31364                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1131146                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            196845605                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           286156310                       # The number of ROB writes
system.switch_cpus.timesIdled                   43483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2330907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       983272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3314179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     99441088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     37743936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              137185024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2122194358500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2147780000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1166102707                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         487112983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1105068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1105068    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1105068                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1104043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2209111                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            893414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       266601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       776627                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           206874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          206874                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        777140                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       116274                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4780                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4780                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
