Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 10 16:27:19 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_stopwatch_control_sets_placed.rpt
| Design       : top_stopwatch
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              81 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              33 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  U_counter/u_clock_div/CLK |                                   | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG             | U_CU/E[0]                         | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG             | dps/uclk_100/E[0]                 | reset_IBUF       |                2 |              7 |         3.50 |
|  u_btn/r_1khz              |                                   | reset_IBUF       |                3 |              8 |         2.67 |
|  u_btn2/r_1khz_reg_n_0     |                                   | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG             | U_CU/FSM_onehot_state_reg[2]_0[0] | reset_IBUF       |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG             |                                   | reset_IBUF       |               25 |             63 |         2.52 |
+----------------------------+-----------------------------------+------------------+------------------+----------------+--------------+


