***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = Nexys-4-DDR-OOB
Directory = D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/proj

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-

<synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<constrs_1>
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/constraints/Nexys4DDR_C.xdc

<sim_1>
None

<sources_1>
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/BRAM_1/BRAM_1.xci
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/BRAM_1/BRAM_1_ooc.xdc
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/BRAM_1/BRAM_1.mif
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/BRAM_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/BRAM_1/synth/BRAM_1.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/BRAM_1/BRAM_1.xml
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/other/Nexys4_all.coe
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/Square_Root.xci
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/xbip_utils_v3_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/c_reg_fd_v12_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/xbip_pipe_v3_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/xbip_addsub_v3_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/c_addsub_v12_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/mult_gen_v12_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/axi_utils_v2_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/cordic_v6_0_vh_rfs.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/synth/Square_Root.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/Square_Root/Square_Root.xml
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr.xci
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr_ooc.xdc
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_arb_select.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_common.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_state.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_col_mach.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_mc.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_rank_common.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_top.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_top.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/ddr.xml
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/mig.prj
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xci
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_board.xdc
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.vho
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xdc
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_ooc.xdc
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/mmcm_pll_drp_func_7s_mmcm.vh
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/mmcm_pll_drp_func_7s_pll.vh
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/mmcm_pll_drp_func_us_mmcm.vh
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/mmcm_pll_drp_func_us_pll.vh
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/mmcm_pll_drp_func_us_plus_pll.vh
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/mmcm_pll_drp_func_us_plus_mmcm.vh
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_clk_wiz.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.v
d:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xml
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/ADXL362Ctrl.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/AccelArithmetics.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/AccelDisplay.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/LedBar.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/LocalRst.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/LogoDisplay.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/SyncAsync.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/MicDisplay.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/MouseCtl.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/MouseDisplay.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/OverlayCtl.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/PdmDes.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/PdmSer.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/Ps2Interface.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/SPI_If.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/Vga.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/sSegDemo.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/sSegDisplay.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/other/Nexys4_all.coe
D:/Github/releases/in-work/Nexys-4-DDR/Nexys-4-DDR-OOB/src/ip/ddr/mig.prj

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./Nexys-4-DDR-OOB.srcs/sources_1/ip/BRAM_1/BRAM_1.xci
./Nexys-4-DDR-OOB.srcs/sources_1/ip/BRAM_1/BRAM_1_ooc.xdc
./Nexys-4-DDR-OOB.srcs/sources_1/ip/BRAM_1/BRAM_1.mif
./Nexys-4-DDR-OOB.srcs/sources_1/ip/BRAM_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/BRAM_1/synth/BRAM_1.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/BRAM_1/BRAM_1.xml
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/other/Nexys4_all.coe
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/Square_Root.xci
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/xbip_utils_v3_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/c_reg_fd_v12_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/xbip_pipe_v3_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/xbip_addsub_v3_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/c_addsub_v12_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/mult_gen_v12_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/axi_utils_v2_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/hdl/cordic_v6_0_vh_rfs.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/synth/Square_Root.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/Square_Root/Square_Root.xml
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr.xci
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr_ooc.xdc
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_arb_select.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_common.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_bank_state.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_col_mach.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_mc.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_rank_common.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_poc_top.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_top.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/ddr.xml
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ddr/mig.prj
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen.xci
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen_board.xdc
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen.vho
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen.xdc
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen_ooc.xdc
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/mmcm_pll_drp_func_7s_mmcm.vh
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/mmcm_pll_drp_func_7s_pll.vh
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/mmcm_pll_drp_func_us_mmcm.vh
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/mmcm_pll_drp_func_us_pll.vh
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/mmcm_pll_drp_func_us_plus_pll.vh
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/mmcm_pll_drp_func_us_plus_mmcm.vh
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen.v
./Nexys-4-DDR-OOB.srcs/sources_1/ip/ClkGen/ClkGen.xml
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/ADXL362Ctrl.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/AccelArithmetics.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/AccelDisplay.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/AccelerometerCtl.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/AudioDemo.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/Dbncr.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/FPGAMonitor.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/LedBar.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/LocalRst.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/LogoDisplay.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/SyncAsync.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/MicDisplay.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/MouseCtl.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/MouseDisplay.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/OverlayCtl.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/PdmDes.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/PdmSer.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/Ps2Interface.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/Pwm.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/Ram2Ddr.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/RamCntrl.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/RgbLed.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/RgbLedDisplay.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/SPI_If.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/TWICtl.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/TempDisplay.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/TempSensorCtl.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/Vga.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/sSegDemo.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/sSegDisplay.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/hdl/Nexys4DdrUserDemo.vhd
./Nexys-4-DDR-OOB.srcs/sources_1/imports/src/other/Nexys4_all.coe
./Nexys-4-DDR-OOB.srcs/sources_1/imports/ip/ddr/mig.prj

<constrs_1>
./Nexys-4-DDR-OOB.srcs/constrs_1/imports/constraints/Nexys4DDR_C.xdc

<sim_1>
None

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
None

./Nexys-4-DDR-OOB.board/nexys4_ddr

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.jou
Archived Location = ./Nexys-4-DDR-OOB/vivado.jou

Source File = C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.log
Archived Location = ./Nexys-4-DDR-OOB/vivado.log

