{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746943718957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746943718957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 13:08:38 2025 " "Processing started: Sun May 11 13:08:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746943718957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746943718957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746943718957 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1746943719149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "model2/regfile.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/regfile.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined " "Found entity 1: pipelined" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/pipeline_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/pipeline_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_register " "Found entity 1: pipeline_register" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "model2/hazard_detection.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/hazard_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "model2/forwarding_unit.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/forwarding_unit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "model2/control_unit.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/control_unit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/brc.sv 2 2 " "Found 2 design units, including 2 entities, in source file model2/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "model2/brc.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/brc.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719191 ""} { "Info" "ISGN_ENTITY_NAME" "2 brc_control " "Found entity 2: brc_control" {  } { { "model2/brc.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/brc.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/bram.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/bram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "model2/bram.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/bram.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model2/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file model2/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "model2/alu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/alu.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943719200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943719200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined " "Elaborating entity \"pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1746943719253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hzd " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hzd\"" {  } { { "model2/pipelined.sv" "hzd" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:fw " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:fw\"" {  } { { "model2/pipelined.sv" "fw" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:z_if_pc_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:z_if_pc_reg\"" {  } { { "model2/pipelined.sv" "z_if_pc_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "model2/pipelined.sv" "CU" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"regfile:RF\"" {  } { { "model2/pipelined.sv" "RF" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen immgen:IG " "Elaborating entity \"immgen\" for hierarchy \"immgen:IG\"" {  } { { "model2/pipelined.sv" "IG" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719383 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_imm immgen.sv(19) " "Verilog HDL Always Construct warning at immgen.sv(19): inferring latch(es) for variable \"o_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1746943719395 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[0\] immgen.sv(19) " "Inferred latch for \"o_imm\[0\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[1\] immgen.sv(19) " "Inferred latch for \"o_imm\[1\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[2\] immgen.sv(19) " "Inferred latch for \"o_imm\[2\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[3\] immgen.sv(19) " "Inferred latch for \"o_imm\[3\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[4\] immgen.sv(19) " "Inferred latch for \"o_imm\[4\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[5\] immgen.sv(19) " "Inferred latch for \"o_imm\[5\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[6\] immgen.sv(19) " "Inferred latch for \"o_imm\[6\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[7\] immgen.sv(19) " "Inferred latch for \"o_imm\[7\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[8\] immgen.sv(19) " "Inferred latch for \"o_imm\[8\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[9\] immgen.sv(19) " "Inferred latch for \"o_imm\[9\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[10\] immgen.sv(19) " "Inferred latch for \"o_imm\[10\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[11\] immgen.sv(19) " "Inferred latch for \"o_imm\[11\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[12\] immgen.sv(19) " "Inferred latch for \"o_imm\[12\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[13\] immgen.sv(19) " "Inferred latch for \"o_imm\[13\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[14\] immgen.sv(19) " "Inferred latch for \"o_imm\[14\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[15\] immgen.sv(19) " "Inferred latch for \"o_imm\[15\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[16\] immgen.sv(19) " "Inferred latch for \"o_imm\[16\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[17\] immgen.sv(19) " "Inferred latch for \"o_imm\[17\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[18\] immgen.sv(19) " "Inferred latch for \"o_imm\[18\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[19\] immgen.sv(19) " "Inferred latch for \"o_imm\[19\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[20\] immgen.sv(19) " "Inferred latch for \"o_imm\[20\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[21\] immgen.sv(19) " "Inferred latch for \"o_imm\[21\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[22\] immgen.sv(19) " "Inferred latch for \"o_imm\[22\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[23\] immgen.sv(19) " "Inferred latch for \"o_imm\[23\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[24\] immgen.sv(19) " "Inferred latch for \"o_imm\[24\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[25\] immgen.sv(19) " "Inferred latch for \"o_imm\[25\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[26\] immgen.sv(19) " "Inferred latch for \"o_imm\[26\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719396 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[27\] immgen.sv(19) " "Inferred latch for \"o_imm\[27\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719397 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[28\] immgen.sv(19) " "Inferred latch for \"o_imm\[28\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719397 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[29\] immgen.sv(19) " "Inferred latch for \"o_imm\[29\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719397 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[30\] immgen.sv(19) " "Inferred latch for \"o_imm\[30\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719397 "|pipelined|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[31\] immgen.sv(19) " "Inferred latch for \"o_imm\[31\]\" at immgen.sv(19)" {  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719397 "|pipelined|immgen:IG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_insn_vld_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_insn_vld_reg\"" {  } { { "model2/pipelined.sv" "id_ex_insn_vld_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipeline_register.sv(19) " "Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719411 "|pipelined|pipeline_register:id_ex_insn_vld_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipeline_register.sv(22) " "Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719411 "|pipelined|pipeline_register:id_ex_insn_vld_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipeline_register.sv(25) " "Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719411 "|pipelined|pipeline_register:id_ex_insn_vld_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_imm_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_imm_reg\"" {  } { { "model2/pipelined.sv" "id_ex_imm_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_rs1_addr_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_rs1_addr_reg\"" {  } { { "model2/pipelined.sv" "id_ex_rs1_addr_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pipeline_register.sv(19) " "Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (5)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719435 "|pipelined|pipeline_register:id_ex_rs1_addr_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pipeline_register.sv(22) " "Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (5)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719435 "|pipelined|pipeline_register:id_ex_rs1_addr_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pipeline_register.sv(25) " "Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719435 "|pipelined|pipeline_register:id_ex_rs1_addr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_opb_sel_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_opb_sel_reg\"" {  } { { "model2/pipelined.sv" "id_ex_opb_sel_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipeline_register.sv(19) " "Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719453 "|pipelined|pipeline_register:id_ex_opb_sel_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipeline_register.sv(22) " "Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719453 "|pipelined|pipeline_register:id_ex_opb_sel_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipeline_register.sv(25) " "Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719453 "|pipelined|pipeline_register:id_ex_opb_sel_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_alu_op_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_alu_op_reg\"" {  } { { "model2/pipelined.sv" "id_ex_alu_op_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeline_register.sv(19) " "Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719467 "|pipelined|pipeline_register:id_ex_alu_op_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeline_register.sv(22) " "Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719467 "|pipelined|pipeline_register:id_ex_alu_op_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeline_register.sv(25) " "Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719467 "|pipelined|pipeline_register:id_ex_alu_op_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_branch_type_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_branch_type_reg\"" {  } { { "model2/pipelined.sv" "id_ex_branch_type_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pipeline_register.sv(19) " "Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719485 "|pipelined|pipeline_register:id_ex_branch_type_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pipeline_register.sv(22) " "Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (3)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719485 "|pipelined|pipeline_register:id_ex_branch_type_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pipeline_register.sv(25) " "Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719485 "|pipelined|pipeline_register:id_ex_branch_type_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_lsu_op_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_lsu_op_reg\"" {  } { { "model2/pipelined.sv" "id_ex_lsu_op_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeline_register.sv(19) " "Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (2)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719498 "|pipelined|pipeline_register:id_ex_lsu_op_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeline_register.sv(22) " "Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719498 "|pipelined|pipeline_register:id_ex_lsu_op_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeline_register.sv(25) " "Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (2)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719500 "|pipelined|pipeline_register:id_ex_lsu_op_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:id_ex_wb_sel_reg " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:id_ex_wb_sel_reg\"" {  } { { "model2/pipelined.sv" "id_ex_wb_sel_reg" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeline_register.sv(19) " "Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (2)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719514 "|pipelined|pipeline_register:id_ex_wb_sel_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeline_register.sv(22) " "Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719514 "|pipelined|pipeline_register:id_ex_wb_sel_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeline_register.sv(25) " "Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (2)" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746943719514 "|pipelined|pipeline_register:id_ex_wb_sel_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:AL " "Elaborating entity \"alu\" for hierarchy \"alu:AL\"" {  } { { "model2/pipelined.sv" "AL" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc_control brc_control:BRC " "Elaborating entity \"brc_control\" for hierarchy \"brc_control:BRC\"" {  } { { "model2/pipelined.sv" "BRC" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc_control:BRC\|brc:branchcompare " "Elaborating entity \"brc\" for hierarchy \"brc_control:BRC\|brc:branchcompare\"" {  } { { "model2/brc.sv" "branchcompare" { Text "D:/altera/13.0sp1/preoject4/model2/brc.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:LS " "Elaborating entity \"lsu\" for hierarchy \"lsu:LS\"" {  } { { "model2/pipelined.sv" "LS" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719567 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i_mem_data lsu.sv(247) " "Verilog HDL Always Construct warning at lsu.sv(247): inferring latch(es) for variable \"i_mem_data\", which holds its previous value in one or more paths through the always construct" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[0\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[0\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[1\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[1\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[2\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[2\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[3\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[3\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[4\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[4\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[5\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[5\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[6\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[6\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[7\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[7\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[8\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[8\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[9\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[9\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[10\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[10\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[11\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[11\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[12\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[12\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[13\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[13\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[14\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[14\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[15\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[15\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[16\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[16\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[17\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[17\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[18\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[18\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[19\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[19\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719635 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[20\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[20\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[21\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[21\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[22\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[22\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[23\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[23\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[24\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[24\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[25\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[25\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[26\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[26\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[27\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[27\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[28\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[28\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[29\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[29\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[30\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[30\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_data\[31\] lsu.sv(247) " "Inferred latch for \"i_mem_data\[31\]\" at lsu.sv(247)" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746943719636 "|pipelined|lsu:LS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram lsu:LS\|bram:bramm " "Elaborating entity \"bram\" for hierarchy \"lsu:LS\|bram:bramm\"" {  } { { "model2/lsu.sv" "bramm" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943719637 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "512 0 4095 bram.sv(29) " "Verilog HDL warning at bram.sv(29): number of words (512) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "model2/bram.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/bram.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1746943719663 "|pipelined|lsu:LS|bram:bramm"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[28\] " "LATCH primitive \"lsu:LS\|i_mem_data\[28\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[27\] " "LATCH primitive \"lsu:LS\|i_mem_data\[27\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[26\] " "LATCH primitive \"lsu:LS\|i_mem_data\[26\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[25\] " "LATCH primitive \"lsu:LS\|i_mem_data\[25\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[24\] " "LATCH primitive \"lsu:LS\|i_mem_data\[24\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[23\] " "LATCH primitive \"lsu:LS\|i_mem_data\[23\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[22\] " "LATCH primitive \"lsu:LS\|i_mem_data\[22\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[21\] " "LATCH primitive \"lsu:LS\|i_mem_data\[21\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[20\] " "LATCH primitive \"lsu:LS\|i_mem_data\[20\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[19\] " "LATCH primitive \"lsu:LS\|i_mem_data\[19\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[18\] " "LATCH primitive \"lsu:LS\|i_mem_data\[18\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[17\] " "LATCH primitive \"lsu:LS\|i_mem_data\[17\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[16\] " "LATCH primitive \"lsu:LS\|i_mem_data\[16\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[15\] " "LATCH primitive \"lsu:LS\|i_mem_data\[15\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[14\] " "LATCH primitive \"lsu:LS\|i_mem_data\[14\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[13\] " "LATCH primitive \"lsu:LS\|i_mem_data\[13\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[12\] " "LATCH primitive \"lsu:LS\|i_mem_data\[12\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[11\] " "LATCH primitive \"lsu:LS\|i_mem_data\[11\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[10\] " "LATCH primitive \"lsu:LS\|i_mem_data\[10\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[9\] " "LATCH primitive \"lsu:LS\|i_mem_data\[9\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[8\] " "LATCH primitive \"lsu:LS\|i_mem_data\[8\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[7\] " "LATCH primitive \"lsu:LS\|i_mem_data\[7\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[6\] " "LATCH primitive \"lsu:LS\|i_mem_data\[6\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[5\] " "LATCH primitive \"lsu:LS\|i_mem_data\[5\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[4\] " "LATCH primitive \"lsu:LS\|i_mem_data\[4\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[3\] " "LATCH primitive \"lsu:LS\|i_mem_data\[3\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[2\] " "LATCH primitive \"lsu:LS\|i_mem_data\[2\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[1\] " "LATCH primitive \"lsu:LS\|i_mem_data\[1\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[0\] " "LATCH primitive \"lsu:LS\|i_mem_data\[0\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[31\] " "LATCH primitive \"lsu:LS\|i_mem_data\[31\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[30\] " "LATCH primitive \"lsu:LS\|i_mem_data\[30\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lsu:LS\|i_mem_data\[29\] " "LATCH primitive \"lsu:LS\|i_mem_data\[29\]\" is permanently enabled" {  } { { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746943720368 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1746943721000 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:RF\|regfile_mem_rtl_0 " "Inferred RAM node \"regfile:RF\|regfile_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1746943721000 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1746943721001 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1746943721001 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:RF\|regfile_mem_rtl_1 " "Inferred RAM node \"regfile:RF\|regfile_mem_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1746943721001 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1746943721002 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lsu:LS\|bram:bramm\|d_mem_rtl_0 " "Inferred RAM node \"lsu:LS\|bram:bramm\|d_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1746943721083 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lsu:LS\|bram:bramm\|d_mem_rtl_1 " "Inferred RAM node \"lsu:LS\|bram:bramm\|d_mem_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1746943721194 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:RF\|regfile_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"regfile:RF\|regfile_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pipeline.ram31_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/pipeline.ram31_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:RF\|regfile_mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"regfile:RF\|regfile_mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pipeline.ram31_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/pipeline.ram31_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lsu:LS\|bram:bramm\|d_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lsu:LS\|bram:bramm\|d_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pipeline.ram0_bram_cbf4fd72.hdl.mif " "Parameter INIT_FILE set to db/pipeline.ram0_bram_cbf4fd72.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lsu:LS\|bram:bramm\|d_mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"lsu:LS\|bram:bramm\|d_mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pipeline.ram0_bram_cbf4fd72.hdl.mif " "Parameter INIT_FILE set to db/pipeline.ram0_bram_cbf4fd72.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746943722525 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1746943722525 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1746943722525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:RF\|altsyncram:regfile_mem_rtl_0 " "Elaborated megafunction instantiation \"regfile:RF\|altsyncram:regfile_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:RF\|altsyncram:regfile_mem_rtl_0 " "Instantiated megafunction \"regfile:RF\|altsyncram:regfile_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pipeline.ram31_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pipeline.ram31_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746943722558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22h1 " "Found entity 1: altsyncram_22h1" {  } { { "db/altsyncram_22h1.tdf" "" { Text "D:/altera/13.0sp1/preoject4/db/altsyncram_22h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943722601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943722601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_0 " "Elaborated megafunction instantiation \"lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_0 " "Instantiated megafunction \"lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pipeline.ram0_bram_cbf4fd72.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pipeline.ram0_bram_cbf4fd72.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746943722612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1h1 " "Found entity 1: altsyncram_r1h1" {  } { { "db/altsyncram_r1h1.tdf" "" { Text "D:/altera/13.0sp1/preoject4/db/altsyncram_r1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943722660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943722660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1 " "Elaborated megafunction instantiation \"lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1 " "Instantiated megafunction \"lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pipeline.ram0_bram_cbf4fd72.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pipeline.ram0_bram_cbf4fd72.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746943722667 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746943722667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hi1 " "Found entity 1: altsyncram_2hi1" {  } { { "db/altsyncram_2hi1.tdf" "" { Text "D:/altera/13.0sp1/preoject4/db/altsyncram_2hi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746943722709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746943722709 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1\|altsyncram_2hi1:auto_generated\|ram_block1a0 " "Synthesized away node \"lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1\|altsyncram_2hi1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2hi1.tdf" "" { Text "D:/altera/13.0sp1/preoject4/db/altsyncram_2hi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 62 0 0 } } { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 459 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746943722845 "|pipelined|lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1\|altsyncram_2hi1:auto_generated\|ram_block1a1 " "Synthesized away node \"lsu:LS\|bram:bramm\|altsyncram:d_mem_rtl_1\|altsyncram_2hi1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2hi1.tdf" "" { Text "D:/altera/13.0sp1/preoject4/db/altsyncram_2hi1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "model2/lsu.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/lsu.sv" 62 0 0 } } { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 459 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746943722845 "|pipelined|lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1746943722845 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1746943722845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[30\] " "Latch immgen:IG\|o_imm\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723120 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[29\] " "Latch immgen:IG\|o_imm\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723120 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[28\] " "Latch immgen:IG\|o_imm\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723120 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[27\] " "Latch immgen:IG\|o_imm\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723120 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[26\] " "Latch immgen:IG\|o_imm\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723120 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[25\] " "Latch immgen:IG\|o_imm\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723120 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[24\] " "Latch immgen:IG\|o_imm\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723120 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[23\] " "Latch immgen:IG\|o_imm\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[22\] " "Latch immgen:IG\|o_imm\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[21\] " "Latch immgen:IG\|o_imm\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[20\] " "Latch immgen:IG\|o_imm\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[19\] " "Latch immgen:IG\|o_imm\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[18\] " "Latch immgen:IG\|o_imm\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[17\] " "Latch immgen:IG\|o_imm\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[16\] " "Latch immgen:IG\|o_imm\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[15\] " "Latch immgen:IG\|o_imm\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[14\] " "Latch immgen:IG\|o_imm\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_register:if_id_instr_reg\|data_out\[14\] " "Ports D and ENA on the latch are fed by the same signal pipeline_register:if_id_instr_reg\|data_out\[14\]" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[13\] " "Latch immgen:IG\|o_imm\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_register:if_id_instr_reg\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal pipeline_register:if_id_instr_reg\|data_out\[13\]" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[12\] " "Latch immgen:IG\|o_imm\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_register:if_id_instr_reg\|data_out\[12\] " "Ports D and ENA on the latch are fed by the same signal pipeline_register:if_id_instr_reg\|data_out\[12\]" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[11\] " "Latch immgen:IG\|o_imm\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[10\] " "Latch immgen:IG\|o_imm\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723121 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[9\] " "Latch immgen:IG\|o_imm\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[8\] " "Latch immgen:IG\|o_imm\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[7\] " "Latch immgen:IG\|o_imm\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[6\] " "Latch immgen:IG\|o_imm\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[5\] " "Latch immgen:IG\|o_imm\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[4\] " "Latch immgen:IG\|o_imm\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[3\] " "Latch immgen:IG\|o_imm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[2\] " "Latch immgen:IG\|o_imm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[1\] " "Latch immgen:IG\|o_imm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immgen:IG\|o_imm\[0\] " "Latch immgen:IG\|o_imm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "model2/pipelined.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipelined.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746943723122 ""}  } { { "model2/immgen.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/immgen.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746943723122 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "model2/pipeline_register.sv" "" { Text "D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1746943723131 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1746943723131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1746943726052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1746943726361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746943726361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3553 " "Implemented 3553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1746943726529 ""} { "Info" "ICUT_CUT_TM_OPINS" "187 " "Implemented 187 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1746943726529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3206 " "Implemented 3206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1746943726529 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1746943726529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1746943726529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746943726555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 13:08:46 2025 " "Processing ended: Sun May 11 13:08:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746943726555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746943726555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746943726555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746943726555 ""}
