
regbits.elf:     file format elf32-littlearm


Disassembly of section .text:

10000000 <INTERRUPT_VECTORS>:
10000000:	00 20 00 10 ed 15 00 10 85 15 00 10 89 15 00 10     . ..............
	...
1000002c:	8d 15 00 10 00 00 00 00 00 00 00 00 91 15 00 10     ................
1000003c:	95 15 00 10 99 15 00 10 9d 15 00 10 00 00 00 00     ................
1000004c:	a1 15 00 10 a5 15 00 10 a9 15 00 10 ad 15 00 10     ................
1000005c:	b1 15 00 10 b5 15 00 10 b9 15 00 10 bd 15 00 10     ................
1000006c:	c1 15 00 10 00 00 00 00 c5 15 00 10 c9 15 00 10     ................
1000007c:	cd 15 00 10 d1 15 00 10 d5 15 00 10 d9 15 00 10     ................
1000008c:	dd 15 00 10 e1 15 00 10 e5 15 00 10 e9 15 00 10     ................

1000009c <zero_reg()>:
1000009c:	2200      	movs	r2, #0
1000009e:	4b01      	ldr	r3, [pc, #4]	; (100000a4 <zero_reg()+0x8>)
100000a0:	605a      	str	r2, [r3, #4]
100000a2:	4770      	bx	lr
100000a4:	10001dc0 	.word	0x10001dc0

100000a8 <zero_array()>:
100000a8:	2200      	movs	r2, #0
100000aa:	4b01      	ldr	r3, [pc, #4]	; (100000b0 <zero_array()+0x8>)
100000ac:	62da      	str	r2, [r3, #44]	; 0x2c
100000ae:	4770      	bx	lr
100000b0:	10001c00 	.word	0x10001c00

100000b4 <set_singl_bits_operator()>:
100000b4:	2140      	movs	r1, #64	; 0x40
100000b6:	4a02      	ldr	r2, [pc, #8]	; (100000c0 <set_singl_bits_operator()+0xc>)
100000b8:	6853      	ldr	r3, [r2, #4]
100000ba:	430b      	orrs	r3, r1
100000bc:	6053      	str	r3, [r2, #4]
100000be:	4770      	bx	lr
100000c0:	10001dc0 	.word	0x10001dc0

100000c4 <set_singl_bits_method()>:
100000c4:	2140      	movs	r1, #64	; 0x40
100000c6:	4a02      	ldr	r2, [pc, #8]	; (100000d0 <set_singl_bits_method()+0xc>)
100000c8:	6853      	ldr	r3, [r2, #4]
100000ca:	430b      	orrs	r3, r1
100000cc:	6053      	str	r3, [r2, #4]
100000ce:	4770      	bx	lr
100000d0:	10001dc0 	.word	0x10001dc0

100000d4 <clr_singl_bits_operator()>:
100000d4:	2140      	movs	r1, #64	; 0x40
100000d6:	4a02      	ldr	r2, [pc, #8]	; (100000e0 <clr_singl_bits_operator()+0xc>)
100000d8:	6853      	ldr	r3, [r2, #4]
100000da:	438b      	bics	r3, r1
100000dc:	6053      	str	r3, [r2, #4]
100000de:	4770      	bx	lr
100000e0:	10001dc0 	.word	0x10001dc0

100000e4 <clr_singl_bits_method()>:
100000e4:	2140      	movs	r1, #64	; 0x40
100000e6:	4a02      	ldr	r2, [pc, #8]	; (100000f0 <clr_singl_bits_method()+0xc>)
100000e8:	6853      	ldr	r3, [r2, #4]
100000ea:	438b      	bics	r3, r1
100000ec:	6053      	str	r3, [r2, #4]
100000ee:	4770      	bx	lr
100000f0:	10001dc0 	.word	0x10001dc0

100000f4 <set_singl_mskd_operator()>:
100000f4:	2102      	movs	r1, #2
100000f6:	4a02      	ldr	r2, [pc, #8]	; (10000100 <set_singl_mskd_operator()+0xc>)
100000f8:	6853      	ldr	r3, [r2, #4]
100000fa:	430b      	orrs	r3, r1
100000fc:	6053      	str	r3, [r2, #4]
100000fe:	4770      	bx	lr
10000100:	10001dc0 	.word	0x10001dc0

10000104 <set_singl_mskd_method()>:
10000104:	2102      	movs	r1, #2
10000106:	4a02      	ldr	r2, [pc, #8]	; (10000110 <set_singl_mskd_method()+0xc>)
10000108:	6853      	ldr	r3, [r2, #4]
1000010a:	430b      	orrs	r3, r1
1000010c:	6053      	str	r3, [r2, #4]
1000010e:	4770      	bx	lr
10000110:	10001dc0 	.word	0x10001dc0

10000114 <clr_singl_mskd_operator()>:
10000114:	2102      	movs	r1, #2
10000116:	4a02      	ldr	r2, [pc, #8]	; (10000120 <clr_singl_mskd_operator()+0xc>)
10000118:	6853      	ldr	r3, [r2, #4]
1000011a:	438b      	bics	r3, r1
1000011c:	6053      	str	r3, [r2, #4]
1000011e:	4770      	bx	lr
10000120:	10001dc0 	.word	0x10001dc0

10000124 <clr_singl_mskd_method()>:
10000124:	2102      	movs	r1, #2
10000126:	4a02      	ldr	r2, [pc, #8]	; (10000130 <clr_singl_mskd_method()+0xc>)
10000128:	6853      	ldr	r3, [r2, #4]
1000012a:	438b      	bics	r3, r1
1000012c:	6053      	str	r3, [r2, #4]
1000012e:	4770      	bx	lr
10000130:	10001dc0 	.word	0x10001dc0

10000134 <equ_singl_bits_operator()>:
10000134:	2240      	movs	r2, #64	; 0x40
10000136:	4b01      	ldr	r3, [pc, #4]	; (1000013c <equ_singl_bits_operator()+0x8>)
10000138:	605a      	str	r2, [r3, #4]
1000013a:	4770      	bx	lr
1000013c:	10001dc0 	.word	0x10001dc0

10000140 <equ_singl_bits_method()>:
10000140:	2240      	movs	r2, #64	; 0x40
10000142:	4b01      	ldr	r3, [pc, #4]	; (10000148 <equ_singl_bits_method()+0x8>)
10000144:	605a      	str	r2, [r3, #4]
10000146:	4770      	bx	lr
10000148:	10001dc0 	.word	0x10001dc0

1000014c <equ_singl_mskd_operator()>:
1000014c:	2202      	movs	r2, #2
1000014e:	4b01      	ldr	r3, [pc, #4]	; (10000154 <equ_singl_mskd_operator()+0x8>)
10000150:	605a      	str	r2, [r3, #4]
10000152:	4770      	bx	lr
10000154:	10001dc0 	.word	0x10001dc0

10000158 <equ_singl_mskd_method()>:
10000158:	2202      	movs	r2, #2
1000015a:	4b01      	ldr	r3, [pc, #4]	; (10000160 <equ_singl_mskd_method()+0x8>)
1000015c:	605a      	str	r2, [r3, #4]
1000015e:	4770      	bx	lr
10000160:	10001dc0 	.word	0x10001dc0

10000164 <flp_singl_bits_operator()>:
10000164:	2140      	movs	r1, #64	; 0x40
10000166:	4a02      	ldr	r2, [pc, #8]	; (10000170 <flp_singl_bits_operator()+0xc>)
10000168:	6853      	ldr	r3, [r2, #4]
1000016a:	404b      	eors	r3, r1
1000016c:	6053      	str	r3, [r2, #4]
1000016e:	4770      	bx	lr
10000170:	10001dc0 	.word	0x10001dc0

10000174 <flp_singl_bits_method()>:
10000174:	2140      	movs	r1, #64	; 0x40
10000176:	4a02      	ldr	r2, [pc, #8]	; (10000180 <flp_singl_bits_method()+0xc>)
10000178:	6853      	ldr	r3, [r2, #4]
1000017a:	404b      	eors	r3, r1
1000017c:	6053      	str	r3, [r2, #4]
1000017e:	4770      	bx	lr
10000180:	10001dc0 	.word	0x10001dc0

10000184 <flp_singl_mskd_operator()>:
10000184:	2102      	movs	r1, #2
10000186:	4a02      	ldr	r2, [pc, #8]	; (10000190 <flp_singl_mskd_operator()+0xc>)
10000188:	6853      	ldr	r3, [r2, #4]
1000018a:	404b      	eors	r3, r1
1000018c:	6053      	str	r3, [r2, #4]
1000018e:	4770      	bx	lr
10000190:	10001dc0 	.word	0x10001dc0

10000194 <flp_singl_mskd_method()>:
10000194:	2102      	movs	r1, #2
10000196:	4a02      	ldr	r2, [pc, #8]	; (100001a0 <flp_singl_mskd_method()+0xc>)
10000198:	6853      	ldr	r3, [r2, #4]
1000019a:	404b      	eors	r3, r1
1000019c:	6053      	str	r3, [r2, #4]
1000019e:	4770      	bx	lr
100001a0:	10001dc0 	.word	0x10001dc0

100001a4 <ins_singl_mskd_operator()>:
100001a4:	2106      	movs	r1, #6
100001a6:	4a03      	ldr	r2, [pc, #12]	; (100001b4 <ins_singl_mskd_operator()+0x10>)
100001a8:	6853      	ldr	r3, [r2, #4]
100001aa:	438b      	bics	r3, r1
100001ac:	3902      	subs	r1, #2
100001ae:	430b      	orrs	r3, r1
100001b0:	6053      	str	r3, [r2, #4]
100001b2:	4770      	bx	lr
100001b4:	10001dc0 	.word	0x10001dc0

100001b8 <ins_singl_mskd_method()>:
100001b8:	2106      	movs	r1, #6
100001ba:	4a03      	ldr	r2, [pc, #12]	; (100001c8 <ins_singl_mskd_method()+0x10>)
100001bc:	6853      	ldr	r3, [r2, #4]
100001be:	438b      	bics	r3, r1
100001c0:	3902      	subs	r1, #2
100001c2:	430b      	orrs	r3, r1
100001c4:	6053      	str	r3, [r2, #4]
100001c6:	4770      	bx	lr
100001c8:	10001dc0 	.word	0x10001dc0

100001cc <set_multi_bits_operator()>:
100001cc:	2121      	movs	r1, #33	; 0x21
100001ce:	4a02      	ldr	r2, [pc, #8]	; (100001d8 <set_multi_bits_operator()+0xc>)
100001d0:	6853      	ldr	r3, [r2, #4]
100001d2:	430b      	orrs	r3, r1
100001d4:	6053      	str	r3, [r2, #4]
100001d6:	4770      	bx	lr
100001d8:	10001dc0 	.word	0x10001dc0

100001dc <set_multi_bits_method()>:
100001dc:	2121      	movs	r1, #33	; 0x21
100001de:	4a02      	ldr	r2, [pc, #8]	; (100001e8 <set_multi_bits_method()+0xc>)
100001e0:	6853      	ldr	r3, [r2, #4]
100001e2:	430b      	orrs	r3, r1
100001e4:	6053      	str	r3, [r2, #4]
100001e6:	4770      	bx	lr
100001e8:	10001dc0 	.word	0x10001dc0

100001ec <ins_multi_mskd_operator()>:
100001ec:	4904      	ldr	r1, [pc, #16]	; (10000200 <ins_multi_mskd_operator()+0x14>)
100001ee:	4a05      	ldr	r2, [pc, #20]	; (10000204 <ins_multi_mskd_operator()+0x18>)
100001f0:	684b      	ldr	r3, [r1, #4]
100001f2:	401a      	ands	r2, r3
100001f4:	23c1      	movs	r3, #193	; 0xc1
100001f6:	005b      	lsls	r3, r3, #1
100001f8:	4313      	orrs	r3, r2
100001fa:	604b      	str	r3, [r1, #4]
100001fc:	4770      	bx	lr
100001fe:	46c0      	nop			; (mov r8, r8)
10000200:	10001dc0 	.word	0x10001dc0
10000204:	fffff079 	.word	0xfffff079

10000208 <ins_multi_mskd_method()>:
10000208:	4904      	ldr	r1, [pc, #16]	; (1000021c <ins_multi_mskd_method()+0x14>)
1000020a:	4a05      	ldr	r2, [pc, #20]	; (10000220 <ins_multi_mskd_method()+0x18>)
1000020c:	684b      	ldr	r3, [r1, #4]
1000020e:	401a      	ands	r2, r3
10000210:	23c1      	movs	r3, #193	; 0xc1
10000212:	005b      	lsls	r3, r3, #1
10000214:	4313      	orrs	r3, r2
10000216:	604b      	str	r3, [r1, #4]
10000218:	4770      	bx	lr
1000021a:	46c0      	nop			; (mov r8, r8)
1000021c:	10001dc0 	.word	0x10001dc0
10000220:	fffff079 	.word	0xfffff079

10000224 <equ_multi_bits_operator()>:
10000224:	2260      	movs	r2, #96	; 0x60
10000226:	4b01      	ldr	r3, [pc, #4]	; (1000022c <equ_multi_bits_operator()+0x8>)
10000228:	605a      	str	r2, [r3, #4]
1000022a:	4770      	bx	lr
1000022c:	10001dc0 	.word	0x10001dc0

10000230 <equ_multi_bits_method()>:
10000230:	2260      	movs	r2, #96	; 0x60
10000232:	4b01      	ldr	r3, [pc, #4]	; (10000238 <equ_multi_bits_method()+0x8>)
10000234:	605a      	str	r2, [r3, #4]
10000236:	4770      	bx	lr
10000238:	10001dc0 	.word	0x10001dc0

1000023c <equ_multi_mskd_operator()>:
1000023c:	22c2      	movs	r2, #194	; 0xc2
1000023e:	4b02      	ldr	r3, [pc, #8]	; (10000248 <equ_multi_mskd_operator()+0xc>)
10000240:	0092      	lsls	r2, r2, #2
10000242:	605a      	str	r2, [r3, #4]
10000244:	4770      	bx	lr
10000246:	46c0      	nop			; (mov r8, r8)
10000248:	10001dc0 	.word	0x10001dc0

1000024c <equ_multi_mskd_method()>:
1000024c:	22c2      	movs	r2, #194	; 0xc2
1000024e:	4b02      	ldr	r3, [pc, #8]	; (10000258 <equ_multi_mskd_method()+0xc>)
10000250:	0092      	lsls	r2, r2, #2
10000252:	605a      	str	r2, [r3, #4]
10000254:	4770      	bx	lr
10000256:	46c0      	nop			; (mov r8, r8)
10000258:	10001dc0 	.word	0x10001dc0

1000025c <equ_bits_mskd_operator()>:
1000025c:	2222      	movs	r2, #34	; 0x22
1000025e:	4b01      	ldr	r3, [pc, #4]	; (10000264 <equ_bits_mskd_operator()+0x8>)
10000260:	605a      	str	r2, [r3, #4]
10000262:	4770      	bx	lr
10000264:	10001dc0 	.word	0x10001dc0

10000268 <equ_bits_mskd_method()>:
10000268:	2222      	movs	r2, #34	; 0x22
1000026a:	4b01      	ldr	r3, [pc, #4]	; (10000270 <equ_bits_mskd_method()+0x8>)
1000026c:	605a      	str	r2, [r3, #4]
1000026e:	4770      	bx	lr
10000270:	10001dc0 	.word	0x10001dc0

10000274 <equ_mskd_bits_operator()>:
10000274:	2244      	movs	r2, #68	; 0x44
10000276:	4b01      	ldr	r3, [pc, #4]	; (1000027c <equ_mskd_bits_operator()+0x8>)
10000278:	605a      	str	r2, [r3, #4]
1000027a:	4770      	bx	lr
1000027c:	10001dc0 	.word	0x10001dc0

10000280 <equ_mskd_bits_method()>:
10000280:	2244      	movs	r2, #68	; 0x44
10000282:	4b01      	ldr	r3, [pc, #4]	; (10000288 <equ_mskd_bits_method()+0x8>)
10000284:	605a      	str	r2, [r3, #4]
10000286:	4770      	bx	lr
10000288:	10001dc0 	.word	0x10001dc0

1000028c <equ_bits_var()>:
1000028c:	2240      	movs	r2, #64	; 0x40
1000028e:	4b02      	ldr	r3, [pc, #8]	; (10000298 <equ_bits_var()+0xc>)
10000290:	605a      	str	r2, [r3, #4]
10000292:	3a3f      	subs	r2, #63	; 0x3f
10000294:	605a      	str	r2, [r3, #4]
10000296:	4770      	bx	lr
10000298:	10001dc0 	.word	0x10001dc0

1000029c <equ_mskd_var()>:
1000029c:	2202      	movs	r2, #2
1000029e:	4b03      	ldr	r3, [pc, #12]	; (100002ac <equ_mskd_var()+0x10>)
100002a0:	605a      	str	r2, [r3, #4]
100002a2:	327f      	adds	r2, #127	; 0x7f
100002a4:	32ff      	adds	r2, #255	; 0xff
100002a6:	605a      	str	r2, [r3, #4]
100002a8:	4770      	bx	lr
100002aa:	46c0      	nop			; (mov r8, r8)
100002ac:	10001dc0 	.word	0x10001dc0

100002b0 <cmp_equ_zero()>:
100002b0:	2200      	movs	r2, #0
100002b2:	4b07      	ldr	r3, [pc, #28]	; (100002d0 <cmp_equ_zero()+0x20>)
100002b4:	605a      	str	r2, [r3, #4]
100002b6:	685b      	ldr	r3, [r3, #4]
100002b8:	2b00      	cmp	r3, #0
100002ba:	d104      	bne.n	100002c6 <cmp_equ_zero()+0x16>
100002bc:	22e8      	movs	r2, #232	; 0xe8
100002be:	4b05      	ldr	r3, [pc, #20]	; (100002d4 <cmp_equ_zero()+0x24>)
100002c0:	0592      	lsls	r2, r2, #22
100002c2:	605a      	str	r2, [r3, #4]
100002c4:	4770      	bx	lr
100002c6:	2288      	movs	r2, #136	; 0x88
100002c8:	4b02      	ldr	r3, [pc, #8]	; (100002d4 <cmp_equ_zero()+0x24>)
100002ca:	0592      	lsls	r2, r2, #22
100002cc:	605a      	str	r2, [r3, #4]
100002ce:	e7f9      	b.n	100002c4 <cmp_equ_zero()+0x14>
100002d0:	10001dc0 	.word	0x10001dc0
100002d4:	10001d20 	.word	0x10001d20

100002d8 <cmp_neq_zero()>:
100002d8:	2200      	movs	r2, #0
100002da:	4b05      	ldr	r3, [pc, #20]	; (100002f0 <cmp_neq_zero()+0x18>)
100002dc:	605a      	str	r2, [r3, #4]
100002de:	685a      	ldr	r2, [r3, #4]
100002e0:	2a00      	cmp	r2, #0
100002e2:	d002      	beq.n	100002ea <cmp_neq_zero()+0x12>
100002e4:	2204      	movs	r2, #4
100002e6:	605a      	str	r2, [r3, #4]
100002e8:	4770      	bx	lr
100002ea:	2220      	movs	r2, #32
100002ec:	605a      	str	r2, [r3, #4]
100002ee:	e7fb      	b.n	100002e8 <cmp_neq_zero()+0x10>
100002f0:	10001dc0 	.word	0x10001dc0

100002f4 <cmp_equ_bits()>:
100002f4:	2340      	movs	r3, #64	; 0x40
100002f6:	4a07      	ldr	r2, [pc, #28]	; (10000314 <cmp_equ_bits()+0x20>)
100002f8:	6053      	str	r3, [r2, #4]
100002fa:	6852      	ldr	r2, [r2, #4]
100002fc:	4213      	tst	r3, r2
100002fe:	d004      	beq.n	1000030a <cmp_equ_bits()+0x16>
10000300:	22b0      	movs	r2, #176	; 0xb0
10000302:	4b05      	ldr	r3, [pc, #20]	; (10000318 <cmp_equ_bits()+0x24>)
10000304:	0552      	lsls	r2, r2, #21
10000306:	605a      	str	r2, [r3, #4]
10000308:	4770      	bx	lr
1000030a:	22d0      	movs	r2, #208	; 0xd0
1000030c:	4b02      	ldr	r3, [pc, #8]	; (10000318 <cmp_equ_bits()+0x24>)
1000030e:	0552      	lsls	r2, r2, #21
10000310:	605a      	str	r2, [r3, #4]
10000312:	e7f9      	b.n	10000308 <cmp_equ_bits()+0x14>
10000314:	10001dc0 	.word	0x10001dc0
10000318:	10001d20 	.word	0x10001d20

1000031c <cmp_neq_bits()>:
1000031c:	2240      	movs	r2, #64	; 0x40
1000031e:	4b05      	ldr	r3, [pc, #20]	; (10000334 <cmp_neq_bits()+0x18>)
10000320:	605a      	str	r2, [r3, #4]
10000322:	6859      	ldr	r1, [r3, #4]
10000324:	420a      	tst	r2, r1
10000326:	d102      	bne.n	1000032e <cmp_neq_bits()+0x12>
10000328:	3a3e      	subs	r2, #62	; 0x3e
1000032a:	605a      	str	r2, [r3, #4]
1000032c:	4770      	bx	lr
1000032e:	2220      	movs	r2, #32
10000330:	605a      	str	r2, [r3, #4]
10000332:	e7fb      	b.n	1000032c <cmp_neq_bits()+0x10>
10000334:	10001dc0 	.word	0x10001dc0

10000338 <cmp_equ_multi_bits()>:
10000338:	2360      	movs	r3, #96	; 0x60
1000033a:	4a08      	ldr	r2, [pc, #32]	; (1000035c <cmp_equ_multi_bits()+0x24>)
1000033c:	6053      	str	r3, [r2, #4]
1000033e:	6852      	ldr	r2, [r2, #4]
10000340:	4013      	ands	r3, r2
10000342:	2b60      	cmp	r3, #96	; 0x60
10000344:	d004      	beq.n	10000350 <cmp_equ_multi_bits()+0x18>
10000346:	22b8      	movs	r2, #184	; 0xb8
10000348:	4b05      	ldr	r3, [pc, #20]	; (10000360 <cmp_equ_multi_bits()+0x28>)
1000034a:	0592      	lsls	r2, r2, #22
1000034c:	605a      	str	r2, [r3, #4]
1000034e:	4770      	bx	lr
10000350:	2288      	movs	r2, #136	; 0x88
10000352:	4b03      	ldr	r3, [pc, #12]	; (10000360 <cmp_equ_multi_bits()+0x28>)
10000354:	0592      	lsls	r2, r2, #22
10000356:	605a      	str	r2, [r3, #4]
10000358:	e7f9      	b.n	1000034e <cmp_equ_multi_bits()+0x16>
1000035a:	46c0      	nop			; (mov r8, r8)
1000035c:	10001dc0 	.word	0x10001dc0
10000360:	10001d20 	.word	0x10001d20

10000364 <cmp_neq_multi_bits()>:
10000364:	2360      	movs	r3, #96	; 0x60
10000366:	4a08      	ldr	r2, [pc, #32]	; (10000388 <cmp_neq_multi_bits()+0x24>)
10000368:	6053      	str	r3, [r2, #4]
1000036a:	6852      	ldr	r2, [r2, #4]
1000036c:	4013      	ands	r3, r2
1000036e:	2b60      	cmp	r3, #96	; 0x60
10000370:	d004      	beq.n	1000037c <cmp_neq_multi_bits()+0x18>
10000372:	22e8      	movs	r2, #232	; 0xe8
10000374:	4b05      	ldr	r3, [pc, #20]	; (1000038c <cmp_neq_multi_bits()+0x28>)
10000376:	0592      	lsls	r2, r2, #22
10000378:	605a      	str	r2, [r3, #4]
1000037a:	4770      	bx	lr
1000037c:	22f8      	movs	r2, #248	; 0xf8
1000037e:	4b03      	ldr	r3, [pc, #12]	; (1000038c <cmp_neq_multi_bits()+0x28>)
10000380:	0592      	lsls	r2, r2, #22
10000382:	605a      	str	r2, [r3, #4]
10000384:	e7f9      	b.n	1000037a <cmp_neq_multi_bits()+0x16>
10000386:	46c0      	nop			; (mov r8, r8)
10000388:	10001dc0 	.word	0x10001dc0
1000038c:	10001d20 	.word	0x10001d20

10000390 <cmp_equ_mskd()>:
10000390:	22e8      	movs	r2, #232	; 0xe8
10000392:	4b0e      	ldr	r3, [pc, #56]	; (100003cc <cmp_equ_mskd()+0x3c>)
10000394:	0252      	lsls	r2, r2, #9
10000396:	605a      	str	r2, [r3, #4]
10000398:	22f8      	movs	r2, #248	; 0xf8
1000039a:	685b      	ldr	r3, [r3, #4]
1000039c:	0252      	lsls	r2, r2, #9
1000039e:	4013      	ands	r3, r2
100003a0:	2288      	movs	r2, #136	; 0x88
100003a2:	490b      	ldr	r1, [pc, #44]	; (100003d0 <cmp_equ_mskd()+0x40>)
100003a4:	0252      	lsls	r2, r2, #9
100003a6:	4293      	cmp	r3, r2
100003a8:	d007      	beq.n	100003ba <cmp_equ_mskd()+0x2a>
100003aa:	684b      	ldr	r3, [r1, #4]
100003ac:	4a09      	ldr	r2, [pc, #36]	; (100003d4 <cmp_equ_mskd()+0x44>)
100003ae:	401a      	ands	r2, r3
100003b0:	2388      	movs	r3, #136	; 0x88
100003b2:	059b      	lsls	r3, r3, #22
100003b4:	4313      	orrs	r3, r2
100003b6:	604b      	str	r3, [r1, #4]
100003b8:	4770      	bx	lr
100003ba:	684b      	ldr	r3, [r1, #4]
100003bc:	4a05      	ldr	r2, [pc, #20]	; (100003d4 <cmp_equ_mskd()+0x44>)
100003be:	401a      	ands	r2, r3
100003c0:	23e0      	movs	r3, #224	; 0xe0
100003c2:	051b      	lsls	r3, r3, #20
100003c4:	4313      	orrs	r3, r2
100003c6:	604b      	str	r3, [r1, #4]
100003c8:	e7f6      	b.n	100003b8 <cmp_equ_mskd()+0x28>
100003ca:	46c0      	nop			; (mov r8, r8)
100003cc:	10001dc0 	.word	0x10001dc0
100003d0:	10001d20 	.word	0x10001d20
100003d4:	c1ffffff 	.word	0xc1ffffff

100003d8 <cmp_neq_mskd()>:
100003d8:	22e8      	movs	r2, #232	; 0xe8
100003da:	21f8      	movs	r1, #248	; 0xf8
100003dc:	4b0a      	ldr	r3, [pc, #40]	; (10000408 <cmp_neq_mskd()+0x30>)
100003de:	0252      	lsls	r2, r2, #9
100003e0:	605a      	str	r2, [r3, #4]
100003e2:	685a      	ldr	r2, [r3, #4]
100003e4:	0249      	lsls	r1, r1, #9
100003e6:	400a      	ands	r2, r1
100003e8:	2188      	movs	r1, #136	; 0x88
100003ea:	0249      	lsls	r1, r1, #9
100003ec:	428a      	cmp	r2, r1
100003ee:	d006      	beq.n	100003fe <cmp_neq_mskd()+0x26>
100003f0:	2106      	movs	r1, #6
100003f2:	685a      	ldr	r2, [r3, #4]
100003f4:	438a      	bics	r2, r1
100003f6:	3902      	subs	r1, #2
100003f8:	430a      	orrs	r2, r1
100003fa:	605a      	str	r2, [r3, #4]
100003fc:	4770      	bx	lr
100003fe:	2140      	movs	r1, #64	; 0x40
10000400:	685a      	ldr	r2, [r3, #4]
10000402:	430a      	orrs	r2, r1
10000404:	605a      	str	r2, [r3, #4]
10000406:	e7f9      	b.n	100003fc <cmp_neq_mskd()+0x24>
10000408:	10001dc0 	.word	0x10001dc0

1000040c <cmp_equ_reg()>:
1000040c:	2222      	movs	r2, #34	; 0x22
1000040e:	4b07      	ldr	r3, [pc, #28]	; (1000042c <cmp_equ_reg()+0x20>)
10000410:	605a      	str	r2, [r3, #4]
10000412:	685b      	ldr	r3, [r3, #4]
10000414:	2b22      	cmp	r3, #34	; 0x22
10000416:	d004      	beq.n	10000422 <cmp_equ_reg()+0x16>
10000418:	22b8      	movs	r2, #184	; 0xb8
1000041a:	4b05      	ldr	r3, [pc, #20]	; (10000430 <cmp_equ_reg()+0x24>)
1000041c:	0592      	lsls	r2, r2, #22
1000041e:	605a      	str	r2, [r3, #4]
10000420:	4770      	bx	lr
10000422:	22a8      	movs	r2, #168	; 0xa8
10000424:	4b02      	ldr	r3, [pc, #8]	; (10000430 <cmp_equ_reg()+0x24>)
10000426:	0592      	lsls	r2, r2, #22
10000428:	605a      	str	r2, [r3, #4]
1000042a:	e7f9      	b.n	10000420 <cmp_equ_reg()+0x14>
1000042c:	10001dc0 	.word	0x10001dc0
10000430:	10001d20 	.word	0x10001d20

10000434 <cmp_neq_reg()>:
10000434:	2222      	movs	r2, #34	; 0x22
10000436:	4b05      	ldr	r3, [pc, #20]	; (1000044c <cmp_neq_reg()+0x18>)
10000438:	605a      	str	r2, [r3, #4]
1000043a:	685a      	ldr	r2, [r3, #4]
1000043c:	2a22      	cmp	r2, #34	; 0x22
1000043e:	d002      	beq.n	10000446 <cmp_neq_reg()+0x12>
10000440:	2202      	movs	r2, #2
10000442:	605a      	str	r2, [r3, #4]
10000444:	4770      	bx	lr
10000446:	2220      	movs	r2, #32
10000448:	605a      	str	r2, [r3, #4]
1000044a:	e7fb      	b.n	10000444 <cmp_neq_reg()+0x10>
1000044c:	10001dc0 	.word	0x10001dc0

10000450 <constexpr_bits_array()>:
10000450:	2206      	movs	r2, #6
10000452:	2180      	movs	r1, #128	; 0x80
10000454:	4b02      	ldr	r3, [pc, #8]	; (10000460 <constexpr_bits_array()+0x10>)
10000456:	0189      	lsls	r1, r1, #6
10000458:	62da      	str	r2, [r3, #44]	; 0x2c
1000045a:	329a      	adds	r2, #154	; 0x9a
1000045c:	5099      	str	r1, [r3, r2]
1000045e:	4770      	bx	lr
10000460:	10001c00 	.word	0x10001c00

10000464 <runtime_bits_array()>:
10000464:	2303      	movs	r3, #3
10000466:	4a05      	ldr	r2, [pc, #20]	; (1000047c <runtime_bits_array()+0x18>)
10000468:	b081      	sub	sp, #4
1000046a:	4694      	mov	ip, r2
1000046c:	2221      	movs	r2, #33	; 0x21
1000046e:	9300      	str	r3, [sp, #0]
10000470:	9b00      	ldr	r3, [sp, #0]
10000472:	009b      	lsls	r3, r3, #2
10000474:	4463      	add	r3, ip
10000476:	621a      	str	r2, [r3, #32]
10000478:	b001      	add	sp, #4
1000047a:	4770      	bx	lr
1000047c:	10001c00 	.word	0x10001c00

10000480 <prescaler_low()>:
10000480:	2277      	movs	r2, #119	; 0x77
10000482:	4b04      	ldr	r3, [pc, #16]	; (10000494 <prescaler_low()+0x14>)
10000484:	605a      	str	r2, [r3, #4]
10000486:	685a      	ldr	r2, [r3, #4]
10000488:	237f      	movs	r3, #127	; 0x7f
1000048a:	4013      	ands	r3, r2
1000048c:	4a02      	ldr	r2, [pc, #8]	; (10000498 <prescaler_low()+0x18>)
1000048e:	62d3      	str	r3, [r2, #44]	; 0x2c
10000490:	4770      	bx	lr
10000492:	46c0      	nop			; (mov r8, r8)
10000494:	10001d20 	.word	0x10001d20
10000498:	10001c00 	.word	0x10001c00

1000049c <prescaler_high()>:
1000049c:	22e8      	movs	r2, #232	; 0xe8
1000049e:	4b04      	ldr	r3, [pc, #16]	; (100004b0 <prescaler_high()+0x14>)
100004a0:	0592      	lsls	r2, r2, #22
100004a2:	605a      	str	r2, [r3, #4]
100004a4:	685b      	ldr	r3, [r3, #4]
100004a6:	4a03      	ldr	r2, [pc, #12]	; (100004b4 <prescaler_high()+0x18>)
100004a8:	009b      	lsls	r3, r3, #2
100004aa:	0edb      	lsrs	r3, r3, #27
100004ac:	62d3      	str	r3, [r2, #44]	; 0x2c
100004ae:	4770      	bx	lr
100004b0:	10001d20 	.word	0x10001d20
100004b4:	10001c00 	.word	0x10001c00

100004b8 <reg_mskd_lss()>:
100004b8:	22d8      	movs	r2, #216	; 0xd8
100004ba:	4b09      	ldr	r3, [pc, #36]	; (100004e0 <reg_mskd_lss()+0x28>)
100004bc:	0592      	lsls	r2, r2, #22
100004be:	605a      	str	r2, [r3, #4]
100004c0:	22f8      	movs	r2, #248	; 0xf8
100004c2:	685b      	ldr	r3, [r3, #4]
100004c4:	0592      	lsls	r2, r2, #22
100004c6:	4013      	ands	r3, r2
100004c8:	4a06      	ldr	r2, [pc, #24]	; (100004e4 <reg_mskd_lss()+0x2c>)
100004ca:	4293      	cmp	r3, r2
100004cc:	d803      	bhi.n	100004d6 <reg_mskd_lss()+0x1e>
100004ce:	2202      	movs	r2, #2
100004d0:	4b05      	ldr	r3, [pc, #20]	; (100004e8 <reg_mskd_lss()+0x30>)
100004d2:	605a      	str	r2, [r3, #4]
100004d4:	4770      	bx	lr
100004d6:	2204      	movs	r2, #4
100004d8:	4b03      	ldr	r3, [pc, #12]	; (100004e8 <reg_mskd_lss()+0x30>)
100004da:	605a      	str	r2, [r3, #4]
100004dc:	e7fa      	b.n	100004d4 <reg_mskd_lss()+0x1c>
100004de:	46c0      	nop			; (mov r8, r8)
100004e0:	10001d20 	.word	0x10001d20
100004e4:	37ffffff 	.word	0x37ffffff
100004e8:	10001dc0 	.word	0x10001dc0

100004ec <reg_mskd_leq()>:
100004ec:	21b8      	movs	r1, #184	; 0xb8
100004ee:	20f8      	movs	r0, #248	; 0xf8
100004f0:	4a0a      	ldr	r2, [pc, #40]	; (1000051c <reg_mskd_leq()+0x30>)
100004f2:	0589      	lsls	r1, r1, #22
100004f4:	6051      	str	r1, [r2, #4]
100004f6:	6853      	ldr	r3, [r2, #4]
100004f8:	0580      	lsls	r0, r0, #22
100004fa:	4003      	ands	r3, r0
100004fc:	428b      	cmp	r3, r1
100004fe:	d805      	bhi.n	1000050c <reg_mskd_leq()+0x20>
10000500:	6853      	ldr	r3, [r2, #4]
10000502:	4018      	ands	r0, r3
10000504:	23c0      	movs	r3, #192	; 0xc0
10000506:	059b      	lsls	r3, r3, #22
10000508:	4298      	cmp	r0, r3
1000050a:	d903      	bls.n	10000514 <reg_mskd_leq()+0x28>
1000050c:	2204      	movs	r2, #4
1000050e:	4b04      	ldr	r3, [pc, #16]	; (10000520 <reg_mskd_leq()+0x34>)
10000510:	605a      	str	r2, [r3, #4]
10000512:	4770      	bx	lr
10000514:	2202      	movs	r2, #2
10000516:	4b02      	ldr	r3, [pc, #8]	; (10000520 <reg_mskd_leq()+0x34>)
10000518:	605a      	str	r2, [r3, #4]
1000051a:	e7fa      	b.n	10000512 <reg_mskd_leq()+0x26>
1000051c:	10001d20 	.word	0x10001d20
10000520:	10001dc0 	.word	0x10001dc0

10000524 <reg_mskd_gtr()>:
10000524:	2298      	movs	r2, #152	; 0x98
10000526:	4b09      	ldr	r3, [pc, #36]	; (1000054c <reg_mskd_gtr()+0x28>)
10000528:	0592      	lsls	r2, r2, #22
1000052a:	605a      	str	r2, [r3, #4]
1000052c:	22f8      	movs	r2, #248	; 0xf8
1000052e:	685b      	ldr	r3, [r3, #4]
10000530:	0592      	lsls	r2, r2, #22
10000532:	4013      	ands	r3, r2
10000534:	2290      	movs	r2, #144	; 0x90
10000536:	0592      	lsls	r2, r2, #22
10000538:	4293      	cmp	r3, r2
1000053a:	d903      	bls.n	10000544 <reg_mskd_gtr()+0x20>
1000053c:	2202      	movs	r2, #2
1000053e:	4b04      	ldr	r3, [pc, #16]	; (10000550 <reg_mskd_gtr()+0x2c>)
10000540:	605a      	str	r2, [r3, #4]
10000542:	4770      	bx	lr
10000544:	2204      	movs	r2, #4
10000546:	4b02      	ldr	r3, [pc, #8]	; (10000550 <reg_mskd_gtr()+0x2c>)
10000548:	605a      	str	r2, [r3, #4]
1000054a:	e7fa      	b.n	10000542 <reg_mskd_gtr()+0x1e>
1000054c:	10001d20 	.word	0x10001d20
10000550:	10001dc0 	.word	0x10001dc0

10000554 <reg_mskd_geq()>:
10000554:	2388      	movs	r3, #136	; 0x88
10000556:	21f8      	movs	r1, #248	; 0xf8
10000558:	4a0a      	ldr	r2, [pc, #40]	; (10000584 <reg_mskd_geq()+0x30>)
1000055a:	059b      	lsls	r3, r3, #22
1000055c:	6053      	str	r3, [r2, #4]
1000055e:	6853      	ldr	r3, [r2, #4]
10000560:	4809      	ldr	r0, [pc, #36]	; (10000588 <reg_mskd_geq()+0x34>)
10000562:	0589      	lsls	r1, r1, #22
10000564:	400b      	ands	r3, r1
10000566:	4283      	cmp	r3, r0
10000568:	d904      	bls.n	10000574 <reg_mskd_geq()+0x20>
1000056a:	6853      	ldr	r3, [r2, #4]
1000056c:	4019      	ands	r1, r3
1000056e:	4b07      	ldr	r3, [pc, #28]	; (1000058c <reg_mskd_geq()+0x38>)
10000570:	4299      	cmp	r1, r3
10000572:	d803      	bhi.n	1000057c <reg_mskd_geq()+0x28>
10000574:	2204      	movs	r2, #4
10000576:	4b06      	ldr	r3, [pc, #24]	; (10000590 <reg_mskd_geq()+0x3c>)
10000578:	605a      	str	r2, [r3, #4]
1000057a:	4770      	bx	lr
1000057c:	2202      	movs	r2, #2
1000057e:	4b04      	ldr	r3, [pc, #16]	; (10000590 <reg_mskd_geq()+0x3c>)
10000580:	605a      	str	r2, [r3, #4]
10000582:	e7fa      	b.n	1000057a <reg_mskd_geq()+0x26>
10000584:	10001d20 	.word	0x10001d20
10000588:	1fffffff 	.word	0x1fffffff
1000058c:	21ffffff 	.word	0x21ffffff
10000590:	10001dc0 	.word	0x10001dc0

10000594 <pos_cmp_eq()>:
10000594:	2202      	movs	r2, #2
10000596:	4b01      	ldr	r3, [pc, #4]	; (1000059c <pos_cmp_eq()+0x8>)
10000598:	605a      	str	r2, [r3, #4]
1000059a:	4770      	bx	lr
1000059c:	10001dc0 	.word	0x10001dc0

100005a0 <pos_cmp_ne()>:
100005a0:	2202      	movs	r2, #2
100005a2:	4b01      	ldr	r3, [pc, #4]	; (100005a8 <pos_cmp_ne()+0x8>)
100005a4:	605a      	str	r2, [r3, #4]
100005a6:	4770      	bx	lr
100005a8:	10001dc0 	.word	0x10001dc0

100005ac <bits_extract_eq()>:
100005ac:	2240      	movs	r2, #64	; 0x40
100005ae:	4b05      	ldr	r3, [pc, #20]	; (100005c4 <bits_extract_eq()+0x18>)
100005b0:	605a      	str	r2, [r3, #4]
100005b2:	685a      	ldr	r2, [r3, #4]
100005b4:	2a40      	cmp	r2, #64	; 0x40
100005b6:	d002      	beq.n	100005be <bits_extract_eq()+0x12>
100005b8:	2204      	movs	r2, #4
100005ba:	605a      	str	r2, [r3, #4]
100005bc:	4770      	bx	lr
100005be:	3a3e      	subs	r2, #62	; 0x3e
100005c0:	605a      	str	r2, [r3, #4]
100005c2:	e7fb      	b.n	100005bc <bits_extract_eq()+0x10>
100005c4:	10001dc0 	.word	0x10001dc0

100005c8 <mskd_extract_eq()>:
100005c8:	2202      	movs	r2, #2
100005ca:	4b05      	ldr	r3, [pc, #20]	; (100005e0 <mskd_extract_eq()+0x18>)
100005cc:	605a      	str	r2, [r3, #4]
100005ce:	685a      	ldr	r2, [r3, #4]
100005d0:	2a02      	cmp	r2, #2
100005d2:	d002      	beq.n	100005da <mskd_extract_eq()+0x12>
100005d4:	2240      	movs	r2, #64	; 0x40
100005d6:	605a      	str	r2, [r3, #4]
100005d8:	4770      	bx	lr
100005da:	321e      	adds	r2, #30
100005dc:	605a      	str	r2, [r3, #4]
100005de:	e7fb      	b.n	100005d8 <mskd_extract_eq()+0x10>
100005e0:	10001dc0 	.word	0x10001dc0

100005e4 <mskd_extract_ne()>:
100005e4:	2204      	movs	r2, #4
100005e6:	4b05      	ldr	r3, [pc, #20]	; (100005fc <mskd_extract_ne()+0x18>)
100005e8:	605a      	str	r2, [r3, #4]
100005ea:	685a      	ldr	r2, [r3, #4]
100005ec:	2a04      	cmp	r2, #4
100005ee:	d002      	beq.n	100005f6 <mskd_extract_ne()+0x12>
100005f0:	2220      	movs	r2, #32
100005f2:	605a      	str	r2, [r3, #4]
100005f4:	4770      	bx	lr
100005f6:	323c      	adds	r2, #60	; 0x3c
100005f8:	605a      	str	r2, [r3, #4]
100005fa:	e7fb      	b.n	100005f4 <mskd_extract_ne()+0x10>
100005fc:	10001dc0 	.word	0x10001dc0

10000600 <mskd_extract_lss()>:
10000600:	22b0      	movs	r2, #176	; 0xb0
10000602:	4b07      	ldr	r3, [pc, #28]	; (10000620 <mskd_extract_lss()+0x20>)
10000604:	0552      	lsls	r2, r2, #21
10000606:	605a      	str	r2, [r3, #4]
10000608:	685a      	ldr	r2, [r3, #4]
1000060a:	4b06      	ldr	r3, [pc, #24]	; (10000624 <mskd_extract_lss()+0x24>)
1000060c:	429a      	cmp	r2, r3
1000060e:	d803      	bhi.n	10000618 <mskd_extract_lss()+0x18>
10000610:	2220      	movs	r2, #32
10000612:	4b05      	ldr	r3, [pc, #20]	; (10000628 <mskd_extract_lss()+0x28>)
10000614:	605a      	str	r2, [r3, #4]
10000616:	4770      	bx	lr
10000618:	2240      	movs	r2, #64	; 0x40
1000061a:	4b03      	ldr	r3, [pc, #12]	; (10000628 <mskd_extract_lss()+0x28>)
1000061c:	605a      	str	r2, [r3, #4]
1000061e:	e7fa      	b.n	10000616 <mskd_extract_lss()+0x16>
10000620:	10001d20 	.word	0x10001d20
10000624:	17ffffff 	.word	0x17ffffff
10000628:	10001dc0 	.word	0x10001dc0

1000062c <mskd_extract_leq()>:
1000062c:	23b8      	movs	r3, #184	; 0xb8
1000062e:	4a07      	ldr	r2, [pc, #28]	; (1000064c <mskd_extract_leq()+0x20>)
10000630:	059b      	lsls	r3, r3, #22
10000632:	6053      	str	r3, [r2, #4]
10000634:	6852      	ldr	r2, [r2, #4]
10000636:	429a      	cmp	r2, r3
10000638:	d803      	bhi.n	10000642 <mskd_extract_leq()+0x16>
1000063a:	2220      	movs	r2, #32
1000063c:	4b04      	ldr	r3, [pc, #16]	; (10000650 <mskd_extract_leq()+0x24>)
1000063e:	605a      	str	r2, [r3, #4]
10000640:	4770      	bx	lr
10000642:	2240      	movs	r2, #64	; 0x40
10000644:	4b02      	ldr	r3, [pc, #8]	; (10000650 <mskd_extract_leq()+0x24>)
10000646:	605a      	str	r2, [r3, #4]
10000648:	e7fa      	b.n	10000640 <mskd_extract_leq()+0x14>
1000064a:	46c0      	nop			; (mov r8, r8)
1000064c:	10001d20 	.word	0x10001d20
10000650:	10001dc0 	.word	0x10001dc0

10000654 <mskd_extract_gtr()>:
10000654:	2298      	movs	r2, #152	; 0x98
10000656:	4b08      	ldr	r3, [pc, #32]	; (10000678 <mskd_extract_gtr()+0x24>)
10000658:	0592      	lsls	r2, r2, #22
1000065a:	605a      	str	r2, [r3, #4]
1000065c:	685a      	ldr	r2, [r3, #4]
1000065e:	2390      	movs	r3, #144	; 0x90
10000660:	059b      	lsls	r3, r3, #22
10000662:	429a      	cmp	r2, r3
10000664:	d903      	bls.n	1000066e <mskd_extract_gtr()+0x1a>
10000666:	2220      	movs	r2, #32
10000668:	4b04      	ldr	r3, [pc, #16]	; (1000067c <mskd_extract_gtr()+0x28>)
1000066a:	605a      	str	r2, [r3, #4]
1000066c:	4770      	bx	lr
1000066e:	2240      	movs	r2, #64	; 0x40
10000670:	4b02      	ldr	r3, [pc, #8]	; (1000067c <mskd_extract_gtr()+0x28>)
10000672:	605a      	str	r2, [r3, #4]
10000674:	e7fa      	b.n	1000066c <mskd_extract_gtr()+0x18>
10000676:	46c0      	nop			; (mov r8, r8)
10000678:	10001d20 	.word	0x10001d20
1000067c:	10001dc0 	.word	0x10001dc0

10000680 <set_bits_global()>:
10000680:	2140      	movs	r1, #64	; 0x40
10000682:	4a02      	ldr	r2, [pc, #8]	; (1000068c <set_bits_global()+0xc>)
10000684:	6853      	ldr	r3, [r2, #4]
10000686:	430b      	orrs	r3, r1
10000688:	6053      	str	r3, [r2, #4]
1000068a:	4770      	bx	lr
1000068c:	10001dc0 	.word	0x10001dc0

10000690 <ins_mskd_global()>:
10000690:	2106      	movs	r1, #6
10000692:	4a03      	ldr	r2, [pc, #12]	; (100006a0 <ins_mskd_global()+0x10>)
10000694:	6853      	ldr	r3, [r2, #4]
10000696:	438b      	bics	r3, r1
10000698:	3904      	subs	r1, #4
1000069a:	430b      	orrs	r3, r1
1000069c:	6053      	str	r3, [r2, #4]
1000069e:	4770      	bx	lr
100006a0:	10001dc0 	.word	0x10001dc0

100006a4 <assign_array_global()>:
100006a4:	22bd      	movs	r2, #189	; 0xbd
100006a6:	4b01      	ldr	r3, [pc, #4]	; (100006ac <assign_array_global()+0x8>)
100006a8:	601a      	str	r2, [r3, #0]
100006aa:	4770      	bx	lr
100006ac:	10001c2c 	.word	0x10001c2c

100006b0 <shifted_global()>:
100006b0:	22b8      	movs	r2, #184	; 0xb8
100006b2:	4b04      	ldr	r3, [pc, #16]	; (100006c4 <shifted_global()+0x14>)
100006b4:	0592      	lsls	r2, r2, #22
100006b6:	605a      	str	r2, [r3, #4]
100006b8:	685b      	ldr	r3, [r3, #4]
100006ba:	4a03      	ldr	r2, [pc, #12]	; (100006c8 <shifted_global()+0x18>)
100006bc:	009b      	lsls	r3, r3, #2
100006be:	0edb      	lsrs	r3, r3, #27
100006c0:	62d3      	str	r3, [r2, #44]	; 0x2c
100006c2:	4770      	bx	lr
100006c4:	10001d20 	.word	0x10001d20
100006c8:	10001c00 	.word	0x10001c00

100006cc <assign_register_global()>:
100006cc:	2204      	movs	r2, #4
100006ce:	4b01      	ldr	r3, [pc, #4]	; (100006d4 <assign_register_global()+0x8>)
100006d0:	605a      	str	r2, [r3, #4]
100006d2:	4770      	bx	lr
100006d4:	10001dc0 	.word	0x10001dc0

100006d8 <copy_bits_equ()>:
100006d8:	2240      	movs	r2, #64	; 0x40
100006da:	4b05      	ldr	r3, [pc, #20]	; (100006f0 <copy_bits_equ()+0x18>)
100006dc:	605a      	str	r2, [r3, #4]
100006de:	6859      	ldr	r1, [r3, #4]
100006e0:	420a      	tst	r2, r1
100006e2:	d002      	beq.n	100006ea <copy_bits_equ()+0x12>
100006e4:	3a3e      	subs	r2, #62	; 0x3e
100006e6:	605a      	str	r2, [r3, #4]
100006e8:	4770      	bx	lr
100006ea:	2204      	movs	r2, #4
100006ec:	605a      	str	r2, [r3, #4]
100006ee:	e7fb      	b.n	100006e8 <copy_bits_equ()+0x10>
100006f0:	10001dc0 	.word	0x10001dc0

100006f4 <copy_bits_neq()>:
100006f4:	2240      	movs	r2, #64	; 0x40
100006f6:	4b05      	ldr	r3, [pc, #20]	; (1000070c <copy_bits_neq()+0x18>)
100006f8:	605a      	str	r2, [r3, #4]
100006fa:	6859      	ldr	r1, [r3, #4]
100006fc:	420a      	tst	r2, r1
100006fe:	d102      	bne.n	10000706 <copy_bits_neq()+0x12>
10000700:	3a3e      	subs	r2, #62	; 0x3e
10000702:	605a      	str	r2, [r3, #4]
10000704:	4770      	bx	lr
10000706:	2204      	movs	r2, #4
10000708:	605a      	str	r2, [r3, #4]
1000070a:	e7fb      	b.n	10000704 <copy_bits_neq()+0x10>
1000070c:	10001dc0 	.word	0x10001dc0

10000710 <copy_mskd_equ()>:
10000710:	22b0      	movs	r2, #176	; 0xb0
10000712:	21f8      	movs	r1, #248	; 0xf8
10000714:	4b07      	ldr	r3, [pc, #28]	; (10000734 <copy_mskd_equ()+0x24>)
10000716:	0552      	lsls	r2, r2, #21
10000718:	605a      	str	r2, [r3, #4]
1000071a:	685b      	ldr	r3, [r3, #4]
1000071c:	0589      	lsls	r1, r1, #22
1000071e:	400b      	ands	r3, r1
10000720:	4293      	cmp	r3, r2
10000722:	d003      	beq.n	1000072c <copy_mskd_equ()+0x1c>
10000724:	2204      	movs	r2, #4
10000726:	4b04      	ldr	r3, [pc, #16]	; (10000738 <copy_mskd_equ()+0x28>)
10000728:	605a      	str	r2, [r3, #4]
1000072a:	4770      	bx	lr
1000072c:	2202      	movs	r2, #2
1000072e:	4b02      	ldr	r3, [pc, #8]	; (10000738 <copy_mskd_equ()+0x28>)
10000730:	605a      	str	r2, [r3, #4]
10000732:	e7fa      	b.n	1000072a <copy_mskd_equ()+0x1a>
10000734:	10001d20 	.word	0x10001d20
10000738:	10001dc0 	.word	0x10001dc0

1000073c <copy_mskd_neq()>:
1000073c:	22d0      	movs	r2, #208	; 0xd0
1000073e:	21f8      	movs	r1, #248	; 0xf8
10000740:	4b07      	ldr	r3, [pc, #28]	; (10000760 <copy_mskd_neq()+0x24>)
10000742:	0552      	lsls	r2, r2, #21
10000744:	605a      	str	r2, [r3, #4]
10000746:	685b      	ldr	r3, [r3, #4]
10000748:	0589      	lsls	r1, r1, #22
1000074a:	400b      	ands	r3, r1
1000074c:	4293      	cmp	r3, r2
1000074e:	d003      	beq.n	10000758 <copy_mskd_neq()+0x1c>
10000750:	2202      	movs	r2, #2
10000752:	4b04      	ldr	r3, [pc, #16]	; (10000764 <copy_mskd_neq()+0x28>)
10000754:	605a      	str	r2, [r3, #4]
10000756:	4770      	bx	lr
10000758:	2204      	movs	r2, #4
1000075a:	4b02      	ldr	r3, [pc, #8]	; (10000764 <copy_mskd_neq()+0x28>)
1000075c:	605a      	str	r2, [r3, #4]
1000075e:	e7fa      	b.n	10000756 <copy_mskd_neq()+0x1a>
10000760:	10001d20 	.word	0x10001d20
10000764:	10001dc0 	.word	0x10001dc0

10000768 <copy_mskd_lss()>:
10000768:	22d8      	movs	r2, #216	; 0xd8
1000076a:	4b09      	ldr	r3, [pc, #36]	; (10000790 <copy_mskd_lss()+0x28>)
1000076c:	0592      	lsls	r2, r2, #22
1000076e:	605a      	str	r2, [r3, #4]
10000770:	22f8      	movs	r2, #248	; 0xf8
10000772:	685b      	ldr	r3, [r3, #4]
10000774:	0592      	lsls	r2, r2, #22
10000776:	4013      	ands	r3, r2
10000778:	4a06      	ldr	r2, [pc, #24]	; (10000794 <copy_mskd_lss()+0x2c>)
1000077a:	4293      	cmp	r3, r2
1000077c:	d803      	bhi.n	10000786 <copy_mskd_lss()+0x1e>
1000077e:	2202      	movs	r2, #2
10000780:	4b05      	ldr	r3, [pc, #20]	; (10000798 <copy_mskd_lss()+0x30>)
10000782:	605a      	str	r2, [r3, #4]
10000784:	4770      	bx	lr
10000786:	2204      	movs	r2, #4
10000788:	4b03      	ldr	r3, [pc, #12]	; (10000798 <copy_mskd_lss()+0x30>)
1000078a:	605a      	str	r2, [r3, #4]
1000078c:	e7fa      	b.n	10000784 <copy_mskd_lss()+0x1c>
1000078e:	46c0      	nop			; (mov r8, r8)
10000790:	10001d20 	.word	0x10001d20
10000794:	37ffffff 	.word	0x37ffffff
10000798:	10001dc0 	.word	0x10001dc0

1000079c <copy_mskd_leq()>:
1000079c:	22b8      	movs	r2, #184	; 0xb8
1000079e:	21f8      	movs	r1, #248	; 0xf8
100007a0:	4b07      	ldr	r3, [pc, #28]	; (100007c0 <copy_mskd_leq()+0x24>)
100007a2:	0592      	lsls	r2, r2, #22
100007a4:	605a      	str	r2, [r3, #4]
100007a6:	685b      	ldr	r3, [r3, #4]
100007a8:	0589      	lsls	r1, r1, #22
100007aa:	400b      	ands	r3, r1
100007ac:	4293      	cmp	r3, r2
100007ae:	d803      	bhi.n	100007b8 <copy_mskd_leq()+0x1c>
100007b0:	2202      	movs	r2, #2
100007b2:	4b04      	ldr	r3, [pc, #16]	; (100007c4 <copy_mskd_leq()+0x28>)
100007b4:	605a      	str	r2, [r3, #4]
100007b6:	4770      	bx	lr
100007b8:	2204      	movs	r2, #4
100007ba:	4b02      	ldr	r3, [pc, #8]	; (100007c4 <copy_mskd_leq()+0x28>)
100007bc:	605a      	str	r2, [r3, #4]
100007be:	e7fa      	b.n	100007b6 <copy_mskd_leq()+0x1a>
100007c0:	10001d20 	.word	0x10001d20
100007c4:	10001dc0 	.word	0x10001dc0

100007c8 <copy_mskd_gtr()>:
100007c8:	2298      	movs	r2, #152	; 0x98
100007ca:	4b09      	ldr	r3, [pc, #36]	; (100007f0 <copy_mskd_gtr()+0x28>)
100007cc:	0592      	lsls	r2, r2, #22
100007ce:	605a      	str	r2, [r3, #4]
100007d0:	22f8      	movs	r2, #248	; 0xf8
100007d2:	685b      	ldr	r3, [r3, #4]
100007d4:	0592      	lsls	r2, r2, #22
100007d6:	4013      	ands	r3, r2
100007d8:	2290      	movs	r2, #144	; 0x90
100007da:	0592      	lsls	r2, r2, #22
100007dc:	4293      	cmp	r3, r2
100007de:	d903      	bls.n	100007e8 <copy_mskd_gtr()+0x20>
100007e0:	2202      	movs	r2, #2
100007e2:	4b04      	ldr	r3, [pc, #16]	; (100007f4 <copy_mskd_gtr()+0x2c>)
100007e4:	605a      	str	r2, [r3, #4]
100007e6:	4770      	bx	lr
100007e8:	2204      	movs	r2, #4
100007ea:	4b02      	ldr	r3, [pc, #8]	; (100007f4 <copy_mskd_gtr()+0x2c>)
100007ec:	605a      	str	r2, [r3, #4]
100007ee:	e7fa      	b.n	100007e6 <copy_mskd_gtr()+0x1e>
100007f0:	10001d20 	.word	0x10001d20
100007f4:	10001dc0 	.word	0x10001dc0

100007f8 <copy_mskd_geq()>:
100007f8:	2288      	movs	r2, #136	; 0x88
100007fa:	4b09      	ldr	r3, [pc, #36]	; (10000820 <copy_mskd_geq()+0x28>)
100007fc:	0592      	lsls	r2, r2, #22
100007fe:	605a      	str	r2, [r3, #4]
10000800:	22f8      	movs	r2, #248	; 0xf8
10000802:	685b      	ldr	r3, [r3, #4]
10000804:	0592      	lsls	r2, r2, #22
10000806:	4013      	ands	r3, r2
10000808:	4a06      	ldr	r2, [pc, #24]	; (10000824 <copy_mskd_geq()+0x2c>)
1000080a:	4293      	cmp	r3, r2
1000080c:	d803      	bhi.n	10000816 <copy_mskd_geq()+0x1e>
1000080e:	2204      	movs	r2, #4
10000810:	4b05      	ldr	r3, [pc, #20]	; (10000828 <copy_mskd_geq()+0x30>)
10000812:	605a      	str	r2, [r3, #4]
10000814:	4770      	bx	lr
10000816:	2202      	movs	r2, #2
10000818:	4b03      	ldr	r3, [pc, #12]	; (10000828 <copy_mskd_geq()+0x30>)
1000081a:	605a      	str	r2, [r3, #4]
1000081c:	e7fa      	b.n	10000814 <copy_mskd_geq()+0x1c>
1000081e:	46c0      	nop			; (mov r8, r8)
10000820:	10001d20 	.word	0x10001d20
10000824:	21ffffff 	.word	0x21ffffff
10000828:	10001dc0 	.word	0x10001dc0

1000082c <copy_shifted()>:
1000082c:	22b0      	movs	r2, #176	; 0xb0
1000082e:	4b08      	ldr	r3, [pc, #32]	; (10000850 <copy_shifted()+0x24>)
10000830:	0552      	lsls	r2, r2, #21
10000832:	605a      	str	r2, [r3, #4]
10000834:	685b      	ldr	r3, [r3, #4]
10000836:	009b      	lsls	r3, r3, #2
10000838:	0edb      	lsrs	r3, r3, #27
1000083a:	2b0b      	cmp	r3, #11
1000083c:	d003      	beq.n	10000846 <copy_shifted()+0x1a>
1000083e:	2204      	movs	r2, #4
10000840:	4b04      	ldr	r3, [pc, #16]	; (10000854 <copy_shifted()+0x28>)
10000842:	605a      	str	r2, [r3, #4]
10000844:	4770      	bx	lr
10000846:	2202      	movs	r2, #2
10000848:	4b02      	ldr	r3, [pc, #8]	; (10000854 <copy_shifted()+0x28>)
1000084a:	605a      	str	r2, [r3, #4]
1000084c:	e7fa      	b.n	10000844 <copy_shifted()+0x18>
1000084e:	46c0      	nop			; (mov r8, r8)
10000850:	10001d20 	.word	0x10001d20
10000854:	10001dc0 	.word	0x10001dc0

10000858 <bits_val(regbits::Bits<unsigned long, mcu::Serial::Config>)>:
10000858:	4b02      	ldr	r3, [pc, #8]	; (10000864 <bits_val(regbits::Bits<unsigned long, mcu::Serial::Config>)+0xc>)
1000085a:	685a      	ldr	r2, [r3, #4]
1000085c:	4310      	orrs	r0, r2
1000085e:	6058      	str	r0, [r3, #4]
10000860:	4770      	bx	lr
10000862:	46c0      	nop			; (mov r8, r8)
10000864:	10001dc0 	.word	0x10001dc0

10000868 <call_bits_val_var()>:
10000868:	b500      	push	{lr}
1000086a:	2040      	movs	r0, #64	; 0x40
1000086c:	f7ff fff4 	bl	10000858 <bits_val(regbits::Bits<unsigned long, mcu::Serial::Config>)>
10000870:	bd00      	pop	{pc}
10000872:	46c0      	nop			; (mov r8, r8)

10000874 <call_bits_val_const()>:
10000874:	b500      	push	{lr}
10000876:	2040      	movs	r0, #64	; 0x40
10000878:	f7ff ffee 	bl	10000858 <bits_val(regbits::Bits<unsigned long, mcu::Serial::Config>)>
1000087c:	bd00      	pop	{pc}
1000087e:	46c0      	nop			; (mov r8, r8)

10000880 <call_bits_val_global()>:
10000880:	b500      	push	{lr}
10000882:	2040      	movs	r0, #64	; 0x40
10000884:	f7ff ffe8 	bl	10000858 <bits_val(regbits::Bits<unsigned long, mcu::Serial::Config>)>
10000888:	bd00      	pop	{pc}
1000088a:	46c0      	nop			; (mov r8, r8)

1000088c <bits_ref(regbits::Bits<unsigned long, mcu::Serial::Config> const&)>:
1000088c:	4a02      	ldr	r2, [pc, #8]	; (10000898 <bits_ref(regbits::Bits<unsigned long, mcu::Serial::Config> const&)+0xc>)
1000088e:	6801      	ldr	r1, [r0, #0]
10000890:	6853      	ldr	r3, [r2, #4]
10000892:	430b      	orrs	r3, r1
10000894:	6053      	str	r3, [r2, #4]
10000896:	4770      	bx	lr
10000898:	10001dc0 	.word	0x10001dc0

1000089c <call_bits_ref_var()>:
1000089c:	2301      	movs	r3, #1
1000089e:	b500      	push	{lr}
100008a0:	b081      	sub	sp, #4
100008a2:	4668      	mov	r0, sp
100008a4:	9300      	str	r3, [sp, #0]
100008a6:	f7ff fff1 	bl	1000088c <bits_ref(regbits::Bits<unsigned long, mcu::Serial::Config> const&)>
100008aa:	b001      	add	sp, #4
100008ac:	bd00      	pop	{pc}
100008ae:	46c0      	nop			; (mov r8, r8)

100008b0 <call_bits_ref_const()>:
100008b0:	2301      	movs	r3, #1
100008b2:	b500      	push	{lr}
100008b4:	b081      	sub	sp, #4
100008b6:	4668      	mov	r0, sp
100008b8:	9300      	str	r3, [sp, #0]
100008ba:	f7ff ffe7 	bl	1000088c <bits_ref(regbits::Bits<unsigned long, mcu::Serial::Config> const&)>
100008be:	b001      	add	sp, #4
100008c0:	bd00      	pop	{pc}
100008c2:	46c0      	nop			; (mov r8, r8)

100008c4 <call_bits_ref_global()>:
100008c4:	2340      	movs	r3, #64	; 0x40
100008c6:	b500      	push	{lr}
100008c8:	b081      	sub	sp, #4
100008ca:	4668      	mov	r0, sp
100008cc:	9300      	str	r3, [sp, #0]
100008ce:	f7ff ffdd 	bl	1000088c <bits_ref(regbits::Bits<unsigned long, mcu::Serial::Config> const&)>
100008d2:	b001      	add	sp, #4
100008d4:	bd00      	pop	{pc}
100008d6:	46c0      	nop			; (mov r8, r8)

100008d8 <mskd_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)>:
100008d8:	4a02      	ldr	r2, [pc, #8]	; (100008e4 <mskd_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)+0xc>)
100008da:	6853      	ldr	r3, [r2, #4]
100008dc:	4383      	bics	r3, r0
100008de:	430b      	orrs	r3, r1
100008e0:	6053      	str	r3, [r2, #4]
100008e2:	4770      	bx	lr
100008e4:	10001dc0 	.word	0x10001dc0

100008e8 <call_mskd_val_var()>:
100008e8:	b500      	push	{lr}
100008ea:	2006      	movs	r0, #6
100008ec:	2102      	movs	r1, #2
100008ee:	f7ff fff3 	bl	100008d8 <mskd_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)>
100008f2:	bd00      	pop	{pc}

100008f4 <call_mskd_val_const()>:
100008f4:	b500      	push	{lr}
100008f6:	2006      	movs	r0, #6
100008f8:	2102      	movs	r1, #2
100008fa:	f7ff ffed 	bl	100008d8 <mskd_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)>
100008fe:	bd00      	pop	{pc}

10000900 <call_mskd_val_global()>:
10000900:	b500      	push	{lr}
10000902:	2006      	movs	r0, #6
10000904:	2102      	movs	r1, #2
10000906:	f7ff ffe7 	bl	100008d8 <mskd_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)>
1000090a:	bd00      	pop	{pc}

1000090c <mskd_ref(regbits::Mskd<unsigned long, mcu::Serial::Config> const&)>:
1000090c:	4a03      	ldr	r2, [pc, #12]	; (1000091c <mskd_ref(regbits::Mskd<unsigned long, mcu::Serial::Config> const&)+0x10>)
1000090e:	6801      	ldr	r1, [r0, #0]
10000910:	6853      	ldr	r3, [r2, #4]
10000912:	438b      	bics	r3, r1
10000914:	6841      	ldr	r1, [r0, #4]
10000916:	430b      	orrs	r3, r1
10000918:	6053      	str	r3, [r2, #4]
1000091a:	4770      	bx	lr
1000091c:	10001dc0 	.word	0x10001dc0

10000920 <call_mskd_ref_var()>:
10000920:	b500      	push	{lr}
10000922:	4b05      	ldr	r3, [pc, #20]	; (10000938 <call_mskd_ref_var()+0x18>)
10000924:	b082      	sub	sp, #8
10000926:	4668      	mov	r0, sp
10000928:	681a      	ldr	r2, [r3, #0]
1000092a:	685b      	ldr	r3, [r3, #4]
1000092c:	9200      	str	r2, [sp, #0]
1000092e:	9301      	str	r3, [sp, #4]
10000930:	f7ff ffec 	bl	1000090c <mskd_ref(regbits::Mskd<unsigned long, mcu::Serial::Config> const&)>
10000934:	b002      	add	sp, #8
10000936:	bd00      	pop	{pc}
10000938:	1000162c 	.word	0x1000162c

1000093c <call_mskd_ref_const()>:
1000093c:	2306      	movs	r3, #6
1000093e:	b500      	push	{lr}
10000940:	b082      	sub	sp, #8
10000942:	9300      	str	r3, [sp, #0]
10000944:	4668      	mov	r0, sp
10000946:	3b02      	subs	r3, #2
10000948:	9301      	str	r3, [sp, #4]
1000094a:	f7ff ffdf 	bl	1000090c <mskd_ref(regbits::Mskd<unsigned long, mcu::Serial::Config> const&)>
1000094e:	b002      	add	sp, #8
10000950:	bd00      	pop	{pc}
10000952:	46c0      	nop			; (mov r8, r8)

10000954 <call_mskd_ref_global()>:
10000954:	2306      	movs	r3, #6
10000956:	b500      	push	{lr}
10000958:	b082      	sub	sp, #8
1000095a:	9300      	str	r3, [sp, #0]
1000095c:	4668      	mov	r0, sp
1000095e:	3b04      	subs	r3, #4
10000960:	9301      	str	r3, [sp, #4]
10000962:	f7ff ffd3 	bl	1000090c <mskd_ref(regbits::Mskd<unsigned long, mcu::Serial::Config> const&)>
10000966:	b002      	add	sp, #8
10000968:	bd00      	pop	{pc}
1000096a:	46c0      	nop			; (mov r8, r8)

1000096c <periph_bits(mcu::Serial volatile*)>:
1000096c:	2240      	movs	r2, #64	; 0x40
1000096e:	6843      	ldr	r3, [r0, #4]
10000970:	4313      	orrs	r3, r2
10000972:	6043      	str	r3, [r0, #4]
10000974:	4770      	bx	lr
10000976:	46c0      	nop			; (mov r8, r8)

10000978 <call_periph_bits()>:
10000978:	b500      	push	{lr}
1000097a:	4802      	ldr	r0, [pc, #8]	; (10000984 <call_periph_bits()+0xc>)
1000097c:	f7ff fff6 	bl	1000096c <periph_bits(mcu::Serial volatile*)>
10000980:	bd00      	pop	{pc}
10000982:	46c0      	nop			; (mov r8, r8)
10000984:	10001dc0 	.word	0x10001dc0

10000988 <periph_bits_val(mcu::Serial volatile*, regbits::Bits<unsigned long, mcu::Serial::Config>)>:
10000988:	6843      	ldr	r3, [r0, #4]
1000098a:	4319      	orrs	r1, r3
1000098c:	6041      	str	r1, [r0, #4]
1000098e:	4770      	bx	lr

10000990 <call_periph_bits_val()>:
10000990:	b500      	push	{lr}
10000992:	2140      	movs	r1, #64	; 0x40
10000994:	4801      	ldr	r0, [pc, #4]	; (1000099c <call_periph_bits_val()+0xc>)
10000996:	f7ff fff7 	bl	10000988 <periph_bits_val(mcu::Serial volatile*, regbits::Bits<unsigned long, mcu::Serial::Config>)>
1000099a:	bd00      	pop	{pc}
1000099c:	10001dc0 	.word	0x10001dc0

100009a0 <reg_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Bits<unsigned long, mcu::Serial::Config>)>:
100009a0:	6803      	ldr	r3, [r0, #0]
100009a2:	4319      	orrs	r1, r3
100009a4:	6001      	str	r1, [r0, #0]
100009a6:	4770      	bx	lr

100009a8 <call_reg_bits_val()>:
100009a8:	b500      	push	{lr}
100009aa:	2140      	movs	r1, #64	; 0x40
100009ac:	4801      	ldr	r0, [pc, #4]	; (100009b4 <call_reg_bits_val()+0xc>)
100009ae:	f7ff fff7 	bl	100009a0 <reg_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Bits<unsigned long, mcu::Serial::Config>)>
100009b2:	bd00      	pop	{pc}
100009b4:	10001dc4 	.word	0x10001dc4

100009b8 <periph_bits_ref(mcu::Serial volatile*, regbits::Bits<unsigned long, mcu::Serial::Config> const&)>:
100009b8:	6843      	ldr	r3, [r0, #4]
100009ba:	680a      	ldr	r2, [r1, #0]
100009bc:	4313      	orrs	r3, r2
100009be:	6043      	str	r3, [r0, #4]
100009c0:	4770      	bx	lr
100009c2:	46c0      	nop			; (mov r8, r8)

100009c4 <call_periph_bits_ref()>:
100009c4:	2340      	movs	r3, #64	; 0x40
100009c6:	b500      	push	{lr}
100009c8:	b081      	sub	sp, #4
100009ca:	4669      	mov	r1, sp
100009cc:	4802      	ldr	r0, [pc, #8]	; (100009d8 <call_periph_bits_ref()+0x14>)
100009ce:	9300      	str	r3, [sp, #0]
100009d0:	f7ff fff2 	bl	100009b8 <periph_bits_ref(mcu::Serial volatile*, regbits::Bits<unsigned long, mcu::Serial::Config> const&)>
100009d4:	b001      	add	sp, #4
100009d6:	bd00      	pop	{pc}
100009d8:	10001dc0 	.word	0x10001dc0

100009dc <reg_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Bits<unsigned long, mcu::Serial::Config> const&)>:
100009dc:	6803      	ldr	r3, [r0, #0]
100009de:	680a      	ldr	r2, [r1, #0]
100009e0:	4313      	orrs	r3, r2
100009e2:	6003      	str	r3, [r0, #0]
100009e4:	4770      	bx	lr
100009e6:	46c0      	nop			; (mov r8, r8)

100009e8 <call_reg_bits_ref()>:
100009e8:	2340      	movs	r3, #64	; 0x40
100009ea:	b500      	push	{lr}
100009ec:	b081      	sub	sp, #4
100009ee:	4669      	mov	r1, sp
100009f0:	4802      	ldr	r0, [pc, #8]	; (100009fc <call_reg_bits_ref()+0x14>)
100009f2:	9300      	str	r3, [sp, #0]
100009f4:	f7ff fff2 	bl	100009dc <reg_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Bits<unsigned long, mcu::Serial::Config> const&)>
100009f8:	b001      	add	sp, #4
100009fa:	bd00      	pop	{pc}
100009fc:	10001dc4 	.word	0x10001dc4

10000a00 <periph_mskd(mcu::Serial volatile*)>:
10000a00:	2206      	movs	r2, #6
10000a02:	6843      	ldr	r3, [r0, #4]
10000a04:	4393      	bics	r3, r2
10000a06:	3a04      	subs	r2, #4
10000a08:	4313      	orrs	r3, r2
10000a0a:	6043      	str	r3, [r0, #4]
10000a0c:	4770      	bx	lr
10000a0e:	46c0      	nop			; (mov r8, r8)

10000a10 <call_periph_mskd()>:
10000a10:	b500      	push	{lr}
10000a12:	4802      	ldr	r0, [pc, #8]	; (10000a1c <call_periph_mskd()+0xc>)
10000a14:	f7ff fff4 	bl	10000a00 <periph_mskd(mcu::Serial volatile*)>
10000a18:	bd00      	pop	{pc}
10000a1a:	46c0      	nop			; (mov r8, r8)
10000a1c:	10001dc0 	.word	0x10001dc0

10000a20 <periph_mskd_val(mcu::Serial volatile*, regbits::Mskd<unsigned long, mcu::Serial::Config>)>:
10000a20:	6843      	ldr	r3, [r0, #4]
10000a22:	438b      	bics	r3, r1
10000a24:	4313      	orrs	r3, r2
10000a26:	6043      	str	r3, [r0, #4]
10000a28:	4770      	bx	lr
10000a2a:	46c0      	nop			; (mov r8, r8)

10000a2c <call_periph_mskd_val()>:
10000a2c:	b500      	push	{lr}
10000a2e:	2106      	movs	r1, #6
10000a30:	2202      	movs	r2, #2
10000a32:	4802      	ldr	r0, [pc, #8]	; (10000a3c <call_periph_mskd_val()+0x10>)
10000a34:	f7ff fff4 	bl	10000a20 <periph_mskd_val(mcu::Serial volatile*, regbits::Mskd<unsigned long, mcu::Serial::Config>)>
10000a38:	bd00      	pop	{pc}
10000a3a:	46c0      	nop			; (mov r8, r8)
10000a3c:	10001dc0 	.word	0x10001dc0

10000a40 <reg_mskd_val(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Mskd<unsigned long, mcu::Serial::Config>)>:
10000a40:	6803      	ldr	r3, [r0, #0]
10000a42:	438b      	bics	r3, r1
10000a44:	4313      	orrs	r3, r2
10000a46:	6003      	str	r3, [r0, #0]
10000a48:	4770      	bx	lr
10000a4a:	46c0      	nop			; (mov r8, r8)

10000a4c <call_reg_mskd_val()>:
10000a4c:	b500      	push	{lr}
10000a4e:	2106      	movs	r1, #6
10000a50:	2202      	movs	r2, #2
10000a52:	4802      	ldr	r0, [pc, #8]	; (10000a5c <call_reg_mskd_val()+0x10>)
10000a54:	f7ff fff4 	bl	10000a40 <reg_mskd_val(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Mskd<unsigned long, mcu::Serial::Config>)>
10000a58:	bd00      	pop	{pc}
10000a5a:	46c0      	nop			; (mov r8, r8)
10000a5c:	10001dc4 	.word	0x10001dc4

10000a60 <periph_mskd_ref(mcu::Serial volatile*, regbits::Mskd<unsigned long, mcu::Serial::Config>)>:
10000a60:	6843      	ldr	r3, [r0, #4]
10000a62:	438b      	bics	r3, r1
10000a64:	4313      	orrs	r3, r2
10000a66:	6043      	str	r3, [r0, #4]
10000a68:	4770      	bx	lr
10000a6a:	46c0      	nop			; (mov r8, r8)

10000a6c <call_periph_mskd_ref()>:
10000a6c:	b500      	push	{lr}
10000a6e:	2106      	movs	r1, #6
10000a70:	2202      	movs	r2, #2
10000a72:	4802      	ldr	r0, [pc, #8]	; (10000a7c <call_periph_mskd_ref()+0x10>)
10000a74:	f7ff fff4 	bl	10000a60 <periph_mskd_ref(mcu::Serial volatile*, regbits::Mskd<unsigned long, mcu::Serial::Config>)>
10000a78:	bd00      	pop	{pc}
10000a7a:	46c0      	nop			; (mov r8, r8)
10000a7c:	10001dc0 	.word	0x10001dc0

10000a80 <reg_mskd_ref(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Mskd<unsigned long, mcu::Serial::Config>)>:
10000a80:	6803      	ldr	r3, [r0, #0]
10000a82:	438b      	bics	r3, r1
10000a84:	4313      	orrs	r3, r2
10000a86:	6003      	str	r3, [r0, #0]
10000a88:	4770      	bx	lr
10000a8a:	46c0      	nop			; (mov r8, r8)

10000a8c <call_reg_mskd_ref()>:
10000a8c:	b500      	push	{lr}
10000a8e:	2106      	movs	r1, #6
10000a90:	2202      	movs	r2, #2
10000a92:	4802      	ldr	r0, [pc, #8]	; (10000a9c <call_reg_mskd_ref()+0x10>)
10000a94:	f7ff fff4 	bl	10000a80 <reg_mskd_ref(regbits::Reg<unsigned long, mcu::Serial::Config> volatile&, regbits::Mskd<unsigned long, mcu::Serial::Config>)>
10000a98:	bd00      	pop	{pc}
10000a9a:	46c0      	nop			; (mov r8, r8)
10000a9c:	10001dc4 	.word	0x10001dc4

10000aa0 <return_bits()>:
10000aa0:	2020      	movs	r0, #32
10000aa2:	4770      	bx	lr

10000aa4 <call_return_bits()>:
10000aa4:	b500      	push	{lr}
10000aa6:	f7ff fffb 	bl	10000aa0 <return_bits()>
10000aaa:	4b05      	ldr	r3, [pc, #20]	; (10000ac0 <call_return_bits()+0x1c>)
10000aac:	2820      	cmp	r0, #32
10000aae:	d003      	beq.n	10000ab8 <call_return_bits()+0x14>
10000ab0:	22c0      	movs	r2, #192	; 0xc0
10000ab2:	04d2      	lsls	r2, r2, #19
10000ab4:	605a      	str	r2, [r3, #4]
10000ab6:	bd00      	pop	{pc}
10000ab8:	22a8      	movs	r2, #168	; 0xa8
10000aba:	0592      	lsls	r2, r2, #22
10000abc:	605a      	str	r2, [r3, #4]
10000abe:	e7fa      	b.n	10000ab6 <call_return_bits()+0x12>
10000ac0:	10001d20 	.word	0x10001d20

10000ac4 <return_mskd()>:
10000ac4:	2318      	movs	r3, #24
10000ac6:	6003      	str	r3, [r0, #0]
10000ac8:	3b10      	subs	r3, #16
10000aca:	6043      	str	r3, [r0, #4]
10000acc:	4770      	bx	lr
10000ace:	46c0      	nop			; (mov r8, r8)

10000ad0 <call_return_mskd()>:
10000ad0:	b500      	push	{lr}
10000ad2:	b082      	sub	sp, #8
10000ad4:	4668      	mov	r0, sp
10000ad6:	f7ff fff5 	bl	10000ac4 <return_mskd()>
10000ada:	9a00      	ldr	r2, [sp, #0]
10000adc:	9b01      	ldr	r3, [sp, #4]
10000ade:	2a18      	cmp	r2, #24
10000ae0:	d005      	beq.n	10000aee <call_return_mskd()+0x1e>
10000ae2:	2298      	movs	r2, #152	; 0x98
10000ae4:	4b05      	ldr	r3, [pc, #20]	; (10000afc <call_return_mskd()+0x2c>)
10000ae6:	0592      	lsls	r2, r2, #22
10000ae8:	605a      	str	r2, [r3, #4]
10000aea:	b002      	add	sp, #8
10000aec:	bd00      	pop	{pc}
10000aee:	2b08      	cmp	r3, #8
10000af0:	d1f7      	bne.n	10000ae2 <call_return_mskd()+0x12>
10000af2:	2288      	movs	r2, #136	; 0x88
10000af4:	4b01      	ldr	r3, [pc, #4]	; (10000afc <call_return_mskd()+0x2c>)
10000af6:	0592      	lsls	r2, r2, #22
10000af8:	605a      	str	r2, [r3, #4]
10000afa:	e7f6      	b.n	10000aea <call_return_mskd()+0x1a>
10000afc:	10001d20 	.word	0x10001d20

10000b00 <return_reg()>:
10000b00:	2240      	movs	r2, #64	; 0x40
10000b02:	4b02      	ldr	r3, [pc, #8]	; (10000b0c <return_reg()+0xc>)
10000b04:	4802      	ldr	r0, [pc, #8]	; (10000b10 <return_reg()+0x10>)
10000b06:	605a      	str	r2, [r3, #4]
10000b08:	4770      	bx	lr
10000b0a:	46c0      	nop			; (mov r8, r8)
10000b0c:	10001dc0 	.word	0x10001dc0
10000b10:	10001dc4 	.word	0x10001dc4

10000b14 <call_return_reg()>:
10000b14:	b500      	push	{lr}
10000b16:	f7ff fff3 	bl	10000b00 <return_reg()>
10000b1a:	6803      	ldr	r3, [r0, #0]
10000b1c:	2b40      	cmp	r3, #64	; 0x40
10000b1e:	d004      	beq.n	10000b2a <call_return_reg()+0x16>
10000b20:	22b8      	movs	r2, #184	; 0xb8
10000b22:	4b04      	ldr	r3, [pc, #16]	; (10000b34 <call_return_reg()+0x20>)
10000b24:	0592      	lsls	r2, r2, #22
10000b26:	605a      	str	r2, [r3, #4]
10000b28:	bd00      	pop	{pc}
10000b2a:	22f0      	movs	r2, #240	; 0xf0
10000b2c:	4b01      	ldr	r3, [pc, #4]	; (10000b34 <call_return_reg()+0x20>)
10000b2e:	0552      	lsls	r2, r2, #21
10000b30:	605a      	str	r2, [r3, #4]
10000b32:	e7f9      	b.n	10000b28 <call_return_reg()+0x14>
10000b34:	10001d20 	.word	0x10001d20

10000b38 <return_periph()>:
10000b38:	2340      	movs	r3, #64	; 0x40
10000b3a:	4801      	ldr	r0, [pc, #4]	; (10000b40 <return_periph()+0x8>)
10000b3c:	6043      	str	r3, [r0, #4]
10000b3e:	4770      	bx	lr
10000b40:	10001dc0 	.word	0x10001dc0

10000b44 <call_return_periph()>:
10000b44:	b500      	push	{lr}
10000b46:	f7ff fff7 	bl	10000b38 <return_periph()>
10000b4a:	6843      	ldr	r3, [r0, #4]
10000b4c:	2b40      	cmp	r3, #64	; 0x40
10000b4e:	d004      	beq.n	10000b5a <call_return_periph()+0x16>
10000b50:	22a8      	movs	r2, #168	; 0xa8
10000b52:	4b04      	ldr	r3, [pc, #16]	; (10000b64 <call_return_periph()+0x20>)
10000b54:	0592      	lsls	r2, r2, #22
10000b56:	605a      	str	r2, [r3, #4]
10000b58:	bd00      	pop	{pc}
10000b5a:	2298      	movs	r2, #152	; 0x98
10000b5c:	4b01      	ldr	r3, [pc, #4]	; (10000b64 <call_return_periph()+0x20>)
10000b5e:	0592      	lsls	r2, r2, #22
10000b60:	605a      	str	r2, [r3, #4]
10000b62:	e7f9      	b.n	10000b58 <call_return_periph()+0x14>
10000b64:	10001d20 	.word	0x10001d20

10000b68 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)>:
10000b68:	4b06      	ldr	r3, [pc, #24]	; (10000b84 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)+0x1c>)
10000b6a:	2805      	cmp	r0, #5
10000b6c:	d007      	beq.n	10000b7e <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)+0x16>
10000b6e:	2806      	cmp	r0, #6
10000b70:	d002      	beq.n	10000b78 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)+0x10>
10000b72:	2255      	movs	r2, #85	; 0x55
10000b74:	62da      	str	r2, [r3, #44]	; 0x2c
10000b76:	4770      	bx	lr
10000b78:	2244      	movs	r2, #68	; 0x44
10000b7a:	62da      	str	r2, [r3, #44]	; 0x2c
10000b7c:	e7fb      	b.n	10000b76 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)+0xe>
10000b7e:	2233      	movs	r2, #51	; 0x33
10000b80:	62da      	str	r2, [r3, #44]	; 0x2c
10000b82:	e7f8      	b.n	10000b76 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)+0xe>
10000b84:	10001c00 	.word	0x10001c00

10000b88 <call_pos_val()>:
10000b88:	b500      	push	{lr}
10000b8a:	2005      	movs	r0, #5
10000b8c:	f7ff ffec 	bl	10000b68 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)>
10000b90:	2006      	movs	r0, #6
10000b92:	f7ff ffe9 	bl	10000b68 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)>
10000b96:	bd00      	pop	{pc}

10000b98 <call_pos_val_global()>:
10000b98:	b500      	push	{lr}
10000b9a:	2006      	movs	r0, #6
10000b9c:	f7ff ffe4 	bl	10000b68 <pos_val(regbits::Pos<unsigned long, mcu::Serial::Config>)>
10000ba0:	bd00      	pop	{pc}
10000ba2:	46c0      	nop			; (mov r8, r8)

10000ba4 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)>:
10000ba4:	6803      	ldr	r3, [r0, #0]
10000ba6:	2b05      	cmp	r3, #5
10000ba8:	d009      	beq.n	10000bbe <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)+0x1a>
10000baa:	2b06      	cmp	r3, #6
10000bac:	d003      	beq.n	10000bb6 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)+0x12>
10000bae:	2288      	movs	r2, #136	; 0x88
10000bb0:	4b05      	ldr	r3, [pc, #20]	; (10000bc8 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)+0x24>)
10000bb2:	62da      	str	r2, [r3, #44]	; 0x2c
10000bb4:	4770      	bx	lr
10000bb6:	2277      	movs	r2, #119	; 0x77
10000bb8:	4b03      	ldr	r3, [pc, #12]	; (10000bc8 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)+0x24>)
10000bba:	62da      	str	r2, [r3, #44]	; 0x2c
10000bbc:	e7fa      	b.n	10000bb4 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)+0x10>
10000bbe:	2266      	movs	r2, #102	; 0x66
10000bc0:	4b01      	ldr	r3, [pc, #4]	; (10000bc8 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)+0x24>)
10000bc2:	62da      	str	r2, [r3, #44]	; 0x2c
10000bc4:	e7f6      	b.n	10000bb4 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)+0x10>
10000bc6:	46c0      	nop			; (mov r8, r8)
10000bc8:	10001c00 	.word	0x10001c00

10000bcc <call_pos_ref()>:
10000bcc:	b510      	push	{r4, lr}
10000bce:	2405      	movs	r4, #5
10000bd0:	b081      	sub	sp, #4
10000bd2:	4668      	mov	r0, sp
10000bd4:	9400      	str	r4, [sp, #0]
10000bd6:	f7ff ffe5 	bl	10000ba4 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)>
10000bda:	4668      	mov	r0, sp
10000bdc:	9400      	str	r4, [sp, #0]
10000bde:	f7ff ffe1 	bl	10000ba4 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)>
10000be2:	b001      	add	sp, #4
10000be4:	bd10      	pop	{r4, pc}
10000be6:	46c0      	nop			; (mov r8, r8)

10000be8 <call_pos_ref_global()>:
10000be8:	2306      	movs	r3, #6
10000bea:	b500      	push	{lr}
10000bec:	b081      	sub	sp, #4
10000bee:	4668      	mov	r0, sp
10000bf0:	9300      	str	r3, [sp, #0]
10000bf2:	f7ff ffd7 	bl	10000ba4 <pos_ref(regbits::Pos<unsigned long, mcu::Serial::Config> const&)>
10000bf6:	b001      	add	sp, #4
10000bf8:	bd00      	pop	{pc}
10000bfa:	46c0      	nop			; (mov r8, r8)

10000bfc <runtime_range_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)>:
10000bfc:	4a02      	ldr	r2, [pc, #8]	; (10000c08 <runtime_range_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)+0xc>)
10000bfe:	6853      	ldr	r3, [r2, #4]
10000c00:	4383      	bics	r3, r0
10000c02:	430b      	orrs	r3, r1
10000c04:	6053      	str	r3, [r2, #4]
10000c06:	4770      	bx	lr
10000c08:	10001dc0 	.word	0x10001dc0

10000c0c <call_range_val(unsigned int)>:
10000c0c:	0001      	movs	r1, r0
10000c0e:	20f8      	movs	r0, #248	; 0xf8
10000c10:	b500      	push	{lr}
10000c12:	0309      	lsls	r1, r1, #12
10000c14:	0240      	lsls	r0, r0, #9
10000c16:	f7ff fff1 	bl	10000bfc <runtime_range_val(regbits::Mskd<unsigned long, mcu::Serial::Config>)>
10000c1a:	bd00      	pop	{pc}

10000c1c <call_range_val_port()>:
10000c1c:	b500      	push	{lr}
10000c1e:	201f      	movs	r0, #31
10000c20:	f7ff fff4 	bl	10000c0c <call_range_val(unsigned int)>
10000c24:	bd00      	pop	{pc}
10000c26:	46c0      	nop			; (mov r8, r8)

10000c28 <runtime_range_ref(regbits::Mskd<unsigned long, mcu::Serial::Config>)>:
10000c28:	4a02      	ldr	r2, [pc, #8]	; (10000c34 <runtime_range_ref(regbits::Mskd<unsigned long, mcu::Serial::Config>)+0xc>)
10000c2a:	6853      	ldr	r3, [r2, #4]
10000c2c:	4383      	bics	r3, r0
10000c2e:	430b      	orrs	r3, r1
10000c30:	6053      	str	r3, [r2, #4]
10000c32:	4770      	bx	lr
10000c34:	10001dc0 	.word	0x10001dc0

10000c38 <call_range_ref(unsigned int)>:
10000c38:	0001      	movs	r1, r0
10000c3a:	20f8      	movs	r0, #248	; 0xf8
10000c3c:	b500      	push	{lr}
10000c3e:	0309      	lsls	r1, r1, #12
10000c40:	0240      	lsls	r0, r0, #9
10000c42:	f7ff fff1 	bl	10000c28 <runtime_range_ref(regbits::Mskd<unsigned long, mcu::Serial::Config>)>
10000c46:	bd00      	pop	{pc}

10000c48 <call_range_ref_port()>:
10000c48:	b500      	push	{lr}
10000c4a:	200c      	movs	r0, #12
10000c4c:	f7ff fff4 	bl	10000c38 <call_range_ref(unsigned int)>
10000c50:	bd00      	pop	{pc}
10000c52:	46c0      	nop			; (mov r8, r8)

10000c54 <check_array_range_pass(unsigned int)>:
10000c54:	4b04      	ldr	r3, [pc, #16]	; (10000c68 <check_array_range_pass(unsigned int)+0x14>)
10000c56:	2816      	cmp	r0, #22
10000c58:	d802      	bhi.n	10000c60 <check_array_range_pass(unsigned int)+0xc>
10000c5a:	227f      	movs	r2, #127	; 0x7f
10000c5c:	62da      	str	r2, [r3, #44]	; 0x2c
10000c5e:	4770      	bx	lr
10000c60:	2283      	movs	r2, #131	; 0x83
10000c62:	62da      	str	r2, [r3, #44]	; 0x2c
10000c64:	e7fb      	b.n	10000c5e <check_array_range_pass(unsigned int)+0xa>
10000c66:	46c0      	nop			; (mov r8, r8)
10000c68:	10001c00 	.word	0x10001c00

10000c6c <check_array_range_fail(unsigned int)>:
10000c6c:	4b04      	ldr	r3, [pc, #16]	; (10000c80 <check_array_range_fail(unsigned int)+0x14>)
10000c6e:	2816      	cmp	r0, #22
10000c70:	d802      	bhi.n	10000c78 <check_array_range_fail(unsigned int)+0xc>
10000c72:	2295      	movs	r2, #149	; 0x95
10000c74:	62da      	str	r2, [r3, #44]	; 0x2c
10000c76:	4770      	bx	lr
10000c78:	2297      	movs	r2, #151	; 0x97
10000c7a:	62da      	str	r2, [r3, #44]	; 0x2c
10000c7c:	e7fb      	b.n	10000c76 <check_array_range_fail(unsigned int)+0xa>
10000c7e:	46c0      	nop			; (mov r8, r8)
10000c80:	10001c00 	.word	0x10001c00

10000c84 <check_bits_range_pass(unsigned int)>:
10000c84:	4b04      	ldr	r3, [pc, #16]	; (10000c98 <check_bits_range_pass(unsigned int)+0x14>)
10000c86:	280f      	cmp	r0, #15
10000c88:	d802      	bhi.n	10000c90 <check_bits_range_pass(unsigned int)+0xc>
10000c8a:	229d      	movs	r2, #157	; 0x9d
10000c8c:	62da      	str	r2, [r3, #44]	; 0x2c
10000c8e:	4770      	bx	lr
10000c90:	22a3      	movs	r2, #163	; 0xa3
10000c92:	62da      	str	r2, [r3, #44]	; 0x2c
10000c94:	e7fb      	b.n	10000c8e <check_bits_range_pass(unsigned int)+0xa>
10000c96:	46c0      	nop			; (mov r8, r8)
10000c98:	10001c00 	.word	0x10001c00

10000c9c <check_bits_range_fail(unsigned int)>:
10000c9c:	4b04      	ldr	r3, [pc, #16]	; (10000cb0 <check_bits_range_fail(unsigned int)+0x14>)
10000c9e:	280f      	cmp	r0, #15
10000ca0:	d802      	bhi.n	10000ca8 <check_bits_range_fail(unsigned int)+0xc>
10000ca2:	22a7      	movs	r2, #167	; 0xa7
10000ca4:	62da      	str	r2, [r3, #44]	; 0x2c
10000ca6:	4770      	bx	lr
10000ca8:	22ad      	movs	r2, #173	; 0xad
10000caa:	62da      	str	r2, [r3, #44]	; 0x2c
10000cac:	e7fb      	b.n	10000ca6 <check_bits_range_fail(unsigned int)+0xa>
10000cae:	46c0      	nop			; (mov r8, r8)
10000cb0:	10001c00 	.word	0x10001c00

10000cb4 <check_mskd_range_pass(unsigned int)>:
10000cb4:	4b04      	ldr	r3, [pc, #16]	; (10000cc8 <check_mskd_range_pass(unsigned int)+0x14>)
10000cb6:	281f      	cmp	r0, #31
10000cb8:	d802      	bhi.n	10000cc0 <check_mskd_range_pass(unsigned int)+0xc>
10000cba:	22b3      	movs	r2, #179	; 0xb3
10000cbc:	62da      	str	r2, [r3, #44]	; 0x2c
10000cbe:	4770      	bx	lr
10000cc0:	22b5      	movs	r2, #181	; 0xb5
10000cc2:	62da      	str	r2, [r3, #44]	; 0x2c
10000cc4:	e7fb      	b.n	10000cbe <check_mskd_range_pass(unsigned int)+0xa>
10000cc6:	46c0      	nop			; (mov r8, r8)
10000cc8:	10001c00 	.word	0x10001c00

10000ccc <check_mskd_range_fail(unsigned int)>:
10000ccc:	4b04      	ldr	r3, [pc, #16]	; (10000ce0 <check_mskd_range_fail(unsigned int)+0x14>)
10000cce:	281f      	cmp	r0, #31
10000cd0:	d802      	bhi.n	10000cd8 <check_mskd_range_fail(unsigned int)+0xc>
10000cd2:	22bf      	movs	r2, #191	; 0xbf
10000cd4:	62da      	str	r2, [r3, #44]	; 0x2c
10000cd6:	4770      	bx	lr
10000cd8:	22c1      	movs	r2, #193	; 0xc1
10000cda:	62da      	str	r2, [r3, #44]	; 0x2c
10000cdc:	e7fb      	b.n	10000cd6 <check_mskd_range_fail(unsigned int)+0xa>
10000cde:	46c0      	nop			; (mov r8, r8)
10000ce0:	10001c00 	.word	0x10001c00

10000ce4 <bits_extract_ne()>:
10000ce4:	2220      	movs	r2, #32
10000ce6:	4b05      	ldr	r3, [pc, #20]	; (10000cfc <bits_extract_ne()+0x18>)
10000ce8:	605a      	str	r2, [r3, #4]
10000cea:	685a      	ldr	r2, [r3, #4]
10000cec:	2a20      	cmp	r2, #32
10000cee:	d002      	beq.n	10000cf6 <bits_extract_ne()+0x12>
10000cf0:	2202      	movs	r2, #2
10000cf2:	605a      	str	r2, [r3, #4]
10000cf4:	4770      	bx	lr
10000cf6:	2204      	movs	r2, #4
10000cf8:	605a      	str	r2, [r3, #4]
10000cfa:	e7fb      	b.n	10000cf4 <bits_extract_ne()+0x10>
10000cfc:	10001dc0 	.word	0x10001dc0

10000d00 <mskd_extract_geq()>:
10000d00:	22b0      	movs	r2, #176	; 0xb0
10000d02:	4b07      	ldr	r3, [pc, #28]	; (10000d20 <mskd_extract_geq()+0x20>)
10000d04:	0552      	lsls	r2, r2, #21
10000d06:	605a      	str	r2, [r3, #4]
10000d08:	685a      	ldr	r2, [r3, #4]
10000d0a:	4b06      	ldr	r3, [pc, #24]	; (10000d24 <mskd_extract_geq()+0x24>)
10000d0c:	429a      	cmp	r2, r3
10000d0e:	d803      	bhi.n	10000d18 <mskd_extract_geq()+0x18>
10000d10:	2240      	movs	r2, #64	; 0x40
10000d12:	4b05      	ldr	r3, [pc, #20]	; (10000d28 <mskd_extract_geq()+0x28>)
10000d14:	605a      	str	r2, [r3, #4]
10000d16:	4770      	bx	lr
10000d18:	2220      	movs	r2, #32
10000d1a:	4b03      	ldr	r3, [pc, #12]	; (10000d28 <mskd_extract_geq()+0x28>)
10000d1c:	605a      	str	r2, [r3, #4]
10000d1e:	e7fa      	b.n	10000d16 <mskd_extract_geq()+0x16>
10000d20:	10001d20 	.word	0x10001d20
10000d24:	15ffffff 	.word	0x15ffffff
10000d28:	10001dc0 	.word	0x10001dc0

10000d2c <shifted_val(regbits::Shft<unsigned long, mcu::Timer::Prescale>)>:
10000d2c:	22b8      	movs	r2, #184	; 0xb8
10000d2e:	4b04      	ldr	r3, [pc, #16]	; (10000d40 <shifted_val(regbits::Shft<unsigned long, mcu::Timer::Prescale>)+0x14>)
10000d30:	0592      	lsls	r2, r2, #22
10000d32:	605a      	str	r2, [r3, #4]
10000d34:	685b      	ldr	r3, [r3, #4]
10000d36:	4018      	ands	r0, r3
10000d38:	40c8      	lsrs	r0, r1
10000d3a:	4b02      	ldr	r3, [pc, #8]	; (10000d44 <shifted_val(regbits::Shft<unsigned long, mcu::Timer::Prescale>)+0x18>)
10000d3c:	62d8      	str	r0, [r3, #44]	; 0x2c
10000d3e:	4770      	bx	lr
10000d40:	10001d20 	.word	0x10001d20
10000d44:	10001c00 	.word	0x10001c00

10000d48 <call_shifted_const_val()>:
10000d48:	20f8      	movs	r0, #248	; 0xf8
10000d4a:	b500      	push	{lr}
10000d4c:	0580      	lsls	r0, r0, #22
10000d4e:	2119      	movs	r1, #25
10000d50:	f7ff ffec 	bl	10000d2c <shifted_val(regbits::Shft<unsigned long, mcu::Timer::Prescale>)>
10000d54:	bd00      	pop	{pc}
10000d56:	46c0      	nop			; (mov r8, r8)

10000d58 <call_shifted_var_val()>:
10000d58:	20f8      	movs	r0, #248	; 0xf8
10000d5a:	b500      	push	{lr}
10000d5c:	0580      	lsls	r0, r0, #22
10000d5e:	2119      	movs	r1, #25
10000d60:	f7ff ffe4 	bl	10000d2c <shifted_val(regbits::Shft<unsigned long, mcu::Timer::Prescale>)>
10000d64:	bd00      	pop	{pc}
10000d66:	46c0      	nop			; (mov r8, r8)

10000d68 <call_shifted_global_val()>:
10000d68:	20f8      	movs	r0, #248	; 0xf8
10000d6a:	b500      	push	{lr}
10000d6c:	0580      	lsls	r0, r0, #22
10000d6e:	2119      	movs	r1, #25
10000d70:	f7ff ffdc 	bl	10000d2c <shifted_val(regbits::Shft<unsigned long, mcu::Timer::Prescale>)>
10000d74:	bd00      	pop	{pc}
10000d76:	46c0      	nop			; (mov r8, r8)

10000d78 <shifted_ref(regbits::Shft<unsigned long, mcu::Timer::Prescale> const&)>:
10000d78:	22b8      	movs	r2, #184	; 0xb8
10000d7a:	4b05      	ldr	r3, [pc, #20]	; (10000d90 <shifted_ref(regbits::Shft<unsigned long, mcu::Timer::Prescale> const&)+0x18>)
10000d7c:	0592      	lsls	r2, r2, #22
10000d7e:	605a      	str	r2, [r3, #4]
10000d80:	6802      	ldr	r2, [r0, #0]
10000d82:	685b      	ldr	r3, [r3, #4]
10000d84:	4013      	ands	r3, r2
10000d86:	6842      	ldr	r2, [r0, #4]
10000d88:	40d3      	lsrs	r3, r2
10000d8a:	4a02      	ldr	r2, [pc, #8]	; (10000d94 <shifted_ref(regbits::Shft<unsigned long, mcu::Timer::Prescale> const&)+0x1c>)
10000d8c:	62d3      	str	r3, [r2, #44]	; 0x2c
10000d8e:	4770      	bx	lr
10000d90:	10001d20 	.word	0x10001d20
10000d94:	10001c00 	.word	0x10001c00

10000d98 <call_shifted_const_ref()>:
10000d98:	b500      	push	{lr}
10000d9a:	4b05      	ldr	r3, [pc, #20]	; (10000db0 <call_shifted_const_ref()+0x18>)
10000d9c:	b082      	sub	sp, #8
10000d9e:	4668      	mov	r0, sp
10000da0:	689a      	ldr	r2, [r3, #8]
10000da2:	68db      	ldr	r3, [r3, #12]
10000da4:	9200      	str	r2, [sp, #0]
10000da6:	9301      	str	r3, [sp, #4]
10000da8:	f7ff ffe6 	bl	10000d78 <shifted_ref(regbits::Shft<unsigned long, mcu::Timer::Prescale> const&)>
10000dac:	b002      	add	sp, #8
10000dae:	bd00      	pop	{pc}
10000db0:	1000162c 	.word	0x1000162c

10000db4 <call_shifted_var_ref()>:
10000db4:	b500      	push	{lr}
10000db6:	4b05      	ldr	r3, [pc, #20]	; (10000dcc <call_shifted_var_ref()+0x18>)
10000db8:	b082      	sub	sp, #8
10000dba:	4668      	mov	r0, sp
10000dbc:	691a      	ldr	r2, [r3, #16]
10000dbe:	695b      	ldr	r3, [r3, #20]
10000dc0:	9200      	str	r2, [sp, #0]
10000dc2:	9301      	str	r3, [sp, #4]
10000dc4:	f7ff ffd8 	bl	10000d78 <shifted_ref(regbits::Shft<unsigned long, mcu::Timer::Prescale> const&)>
10000dc8:	b002      	add	sp, #8
10000dca:	bd00      	pop	{pc}
10000dcc:	1000162c 	.word	0x1000162c

10000dd0 <call_shifted_global_ref()>:
10000dd0:	b500      	push	{lr}
10000dd2:	4b05      	ldr	r3, [pc, #20]	; (10000de8 <call_shifted_global_ref()+0x18>)
10000dd4:	b082      	sub	sp, #8
10000dd6:	4668      	mov	r0, sp
10000dd8:	689a      	ldr	r2, [r3, #8]
10000dda:	68db      	ldr	r3, [r3, #12]
10000ddc:	9200      	str	r2, [sp, #0]
10000dde:	9301      	str	r3, [sp, #4]
10000de0:	f7ff ffca 	bl	10000d78 <shifted_ref(regbits::Shft<unsigned long, mcu::Timer::Prescale> const&)>
10000de4:	b002      	add	sp, #8
10000de6:	bd00      	pop	{pc}
10000de8:	1000162c 	.word	0x1000162c

10000dec <copy_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config>)>:
10000dec:	0643      	lsls	r3, r0, #25
10000dee:	d503      	bpl.n	10000df8 <copy_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config>)+0xc>
10000df0:	2202      	movs	r2, #2
10000df2:	4b03      	ldr	r3, [pc, #12]	; (10000e00 <copy_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config>)+0x14>)
10000df4:	605a      	str	r2, [r3, #4]
10000df6:	4770      	bx	lr
10000df8:	2204      	movs	r2, #4
10000dfa:	4b01      	ldr	r3, [pc, #4]	; (10000e00 <copy_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config>)+0x14>)
10000dfc:	605a      	str	r2, [r3, #4]
10000dfe:	e7fa      	b.n	10000df6 <copy_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config>)+0xa>
10000e00:	10001dc0 	.word	0x10001dc0

10000e04 <call_copy_bits_val()>:
10000e04:	2240      	movs	r2, #64	; 0x40
10000e06:	b500      	push	{lr}
10000e08:	4b02      	ldr	r3, [pc, #8]	; (10000e14 <call_copy_bits_val()+0x10>)
10000e0a:	605a      	str	r2, [r3, #4]
10000e0c:	6858      	ldr	r0, [r3, #4]
10000e0e:	f7ff ffed 	bl	10000dec <copy_bits_val(regbits::Reg<unsigned long, mcu::Serial::Config>)>
10000e12:	bd00      	pop	{pc}
10000e14:	10001dc0 	.word	0x10001dc0

10000e18 <copy_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> const&)>:
10000e18:	6803      	ldr	r3, [r0, #0]
10000e1a:	065b      	lsls	r3, r3, #25
10000e1c:	d503      	bpl.n	10000e26 <copy_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> const&)+0xe>
10000e1e:	2202      	movs	r2, #2
10000e20:	4b03      	ldr	r3, [pc, #12]	; (10000e30 <copy_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> const&)+0x18>)
10000e22:	605a      	str	r2, [r3, #4]
10000e24:	4770      	bx	lr
10000e26:	2204      	movs	r2, #4
10000e28:	4b01      	ldr	r3, [pc, #4]	; (10000e30 <copy_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> const&)+0x18>)
10000e2a:	605a      	str	r2, [r3, #4]
10000e2c:	e7fa      	b.n	10000e24 <copy_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> const&)+0xc>
10000e2e:	46c0      	nop			; (mov r8, r8)
10000e30:	10001dc0 	.word	0x10001dc0

10000e34 <call_copy_bits_ref()>:
10000e34:	2240      	movs	r2, #64	; 0x40
10000e36:	b500      	push	{lr}
10000e38:	4b04      	ldr	r3, [pc, #16]	; (10000e4c <call_copy_bits_ref()+0x18>)
10000e3a:	b081      	sub	sp, #4
10000e3c:	605a      	str	r2, [r3, #4]
10000e3e:	685b      	ldr	r3, [r3, #4]
10000e40:	4668      	mov	r0, sp
10000e42:	9300      	str	r3, [sp, #0]
10000e44:	f7ff ffe8 	bl	10000e18 <copy_bits_ref(regbits::Reg<unsigned long, mcu::Serial::Config> const&)>
10000e48:	b001      	add	sp, #4
10000e4a:	bd00      	pop	{pc}
10000e4c:	10001dc0 	.word	0x10001dc0

10000e50 <run>:
10000e50:	b530      	push	{r4, r5, lr}
10000e52:	4cfc      	ldr	r4, [pc, #1008]	; (10001244 <run+0x3f4>)
10000e54:	7823      	ldrb	r3, [r4, #0]
10000e56:	2b00      	cmp	r3, #0
10000e58:	d100      	bne.n	10000e5c <run+0xc>
10000e5a:	e318      	b.n	1000148e <run+0x63e>
10000e5c:	68a1      	ldr	r1, [r4, #8]
10000e5e:	7b23      	ldrb	r3, [r4, #12]
10000e60:	2b00      	cmp	r3, #0
10000e62:	d103      	bne.n	10000e6c <run+0x1c>
10000e64:	4bf8      	ldr	r3, [pc, #992]	; (10001248 <run+0x3f8>)
10000e66:	6163      	str	r3, [r4, #20]
10000e68:	2301      	movs	r3, #1
10000e6a:	7323      	strb	r3, [r4, #12]
10000e6c:	7e23      	ldrb	r3, [r4, #24]
10000e6e:	2b00      	cmp	r3, #0
10000e70:	d103      	bne.n	10000e7a <run+0x2a>
10000e72:	4bf6      	ldr	r3, [pc, #984]	; (1000124c <run+0x3fc>)
10000e74:	6223      	str	r3, [r4, #32]
10000e76:	2301      	movs	r3, #1
10000e78:	7623      	strb	r3, [r4, #24]
10000e7a:	2200      	movs	r2, #0
10000e7c:	48f4      	ldr	r0, [pc, #976]	; (10001250 <run+0x400>)
10000e7e:	f000 fb3f 	bl	10001500 <do_test>
10000e82:	2201      	movs	r2, #1
10000e84:	68a1      	ldr	r1, [r4, #8]
10000e86:	48f3      	ldr	r0, [pc, #972]	; (10001254 <run+0x404>)
10000e88:	f000 fb3a 	bl	10001500 <do_test>
10000e8c:	2202      	movs	r2, #2
10000e8e:	68a1      	ldr	r1, [r4, #8]
10000e90:	48f1      	ldr	r0, [pc, #964]	; (10001258 <run+0x408>)
10000e92:	f000 fb35 	bl	10001500 <do_test>
10000e96:	2203      	movs	r2, #3
10000e98:	68a1      	ldr	r1, [r4, #8]
10000e9a:	48f0      	ldr	r0, [pc, #960]	; (1000125c <run+0x40c>)
10000e9c:	f000 fb30 	bl	10001500 <do_test>
10000ea0:	2204      	movs	r2, #4
10000ea2:	68a1      	ldr	r1, [r4, #8]
10000ea4:	48ee      	ldr	r0, [pc, #952]	; (10001260 <run+0x410>)
10000ea6:	f000 fb2b 	bl	10001500 <do_test>
10000eaa:	2205      	movs	r2, #5
10000eac:	68a1      	ldr	r1, [r4, #8]
10000eae:	48ed      	ldr	r0, [pc, #948]	; (10001264 <run+0x414>)
10000eb0:	f000 fb26 	bl	10001500 <do_test>
10000eb4:	2206      	movs	r2, #6
10000eb6:	68a1      	ldr	r1, [r4, #8]
10000eb8:	48eb      	ldr	r0, [pc, #940]	; (10001268 <run+0x418>)
10000eba:	f000 fb21 	bl	10001500 <do_test>
10000ebe:	2207      	movs	r2, #7
10000ec0:	68a1      	ldr	r1, [r4, #8]
10000ec2:	48ea      	ldr	r0, [pc, #936]	; (1000126c <run+0x41c>)
10000ec4:	f000 fb1c 	bl	10001500 <do_test>
10000ec8:	2208      	movs	r2, #8
10000eca:	68a1      	ldr	r1, [r4, #8]
10000ecc:	48e8      	ldr	r0, [pc, #928]	; (10001270 <run+0x420>)
10000ece:	f000 fb17 	bl	10001500 <do_test>
10000ed2:	2209      	movs	r2, #9
10000ed4:	68a1      	ldr	r1, [r4, #8]
10000ed6:	48e7      	ldr	r0, [pc, #924]	; (10001274 <run+0x424>)
10000ed8:	f000 fb12 	bl	10001500 <do_test>
10000edc:	220a      	movs	r2, #10
10000ede:	68a1      	ldr	r1, [r4, #8]
10000ee0:	48e5      	ldr	r0, [pc, #916]	; (10001278 <run+0x428>)
10000ee2:	f000 fb0d 	bl	10001500 <do_test>
10000ee6:	220b      	movs	r2, #11
10000ee8:	68a1      	ldr	r1, [r4, #8]
10000eea:	48e4      	ldr	r0, [pc, #912]	; (1000127c <run+0x42c>)
10000eec:	f000 fb08 	bl	10001500 <do_test>
10000ef0:	220c      	movs	r2, #12
10000ef2:	68a1      	ldr	r1, [r4, #8]
10000ef4:	48e2      	ldr	r0, [pc, #904]	; (10001280 <run+0x430>)
10000ef6:	f000 fb03 	bl	10001500 <do_test>
10000efa:	220d      	movs	r2, #13
10000efc:	68a1      	ldr	r1, [r4, #8]
10000efe:	48e1      	ldr	r0, [pc, #900]	; (10001284 <run+0x434>)
10000f00:	f000 fafe 	bl	10001500 <do_test>
10000f04:	220e      	movs	r2, #14
10000f06:	68a1      	ldr	r1, [r4, #8]
10000f08:	48df      	ldr	r0, [pc, #892]	; (10001288 <run+0x438>)
10000f0a:	f000 faf9 	bl	10001500 <do_test>
10000f0e:	220f      	movs	r2, #15
10000f10:	68a1      	ldr	r1, [r4, #8]
10000f12:	48de      	ldr	r0, [pc, #888]	; (1000128c <run+0x43c>)
10000f14:	f000 faf4 	bl	10001500 <do_test>
10000f18:	2210      	movs	r2, #16
10000f1a:	68a1      	ldr	r1, [r4, #8]
10000f1c:	48dc      	ldr	r0, [pc, #880]	; (10001290 <run+0x440>)
10000f1e:	f000 faef 	bl	10001500 <do_test>
10000f22:	2211      	movs	r2, #17
10000f24:	68a1      	ldr	r1, [r4, #8]
10000f26:	48db      	ldr	r0, [pc, #876]	; (10001294 <run+0x444>)
10000f28:	f000 faea 	bl	10001500 <do_test>
10000f2c:	2212      	movs	r2, #18
10000f2e:	68a1      	ldr	r1, [r4, #8]
10000f30:	48d9      	ldr	r0, [pc, #868]	; (10001298 <run+0x448>)
10000f32:	f000 fae5 	bl	10001500 <do_test>
10000f36:	2213      	movs	r2, #19
10000f38:	68a1      	ldr	r1, [r4, #8]
10000f3a:	48d8      	ldr	r0, [pc, #864]	; (1000129c <run+0x44c>)
10000f3c:	f000 fae0 	bl	10001500 <do_test>
10000f40:	2214      	movs	r2, #20
10000f42:	68a1      	ldr	r1, [r4, #8]
10000f44:	48d6      	ldr	r0, [pc, #856]	; (100012a0 <run+0x450>)
10000f46:	f000 fadb 	bl	10001500 <do_test>
10000f4a:	2215      	movs	r2, #21
10000f4c:	68a1      	ldr	r1, [r4, #8]
10000f4e:	48d5      	ldr	r0, [pc, #852]	; (100012a4 <run+0x454>)
10000f50:	f000 fad6 	bl	10001500 <do_test>
10000f54:	2216      	movs	r2, #22
10000f56:	68a1      	ldr	r1, [r4, #8]
10000f58:	48d3      	ldr	r0, [pc, #844]	; (100012a8 <run+0x458>)
10000f5a:	f000 fad1 	bl	10001500 <do_test>
10000f5e:	2217      	movs	r2, #23
10000f60:	68a1      	ldr	r1, [r4, #8]
10000f62:	48d2      	ldr	r0, [pc, #840]	; (100012ac <run+0x45c>)
10000f64:	f000 facc 	bl	10001500 <do_test>
10000f68:	2218      	movs	r2, #24
10000f6a:	68a1      	ldr	r1, [r4, #8]
10000f6c:	48d0      	ldr	r0, [pc, #832]	; (100012b0 <run+0x460>)
10000f6e:	f000 fac7 	bl	10001500 <do_test>
10000f72:	2219      	movs	r2, #25
10000f74:	68a1      	ldr	r1, [r4, #8]
10000f76:	48cf      	ldr	r0, [pc, #828]	; (100012b4 <run+0x464>)
10000f78:	f000 fac2 	bl	10001500 <do_test>
10000f7c:	221a      	movs	r2, #26
10000f7e:	68a1      	ldr	r1, [r4, #8]
10000f80:	48cd      	ldr	r0, [pc, #820]	; (100012b8 <run+0x468>)
10000f82:	f000 fabd 	bl	10001500 <do_test>
10000f86:	221b      	movs	r2, #27
10000f88:	68a1      	ldr	r1, [r4, #8]
10000f8a:	48cc      	ldr	r0, [pc, #816]	; (100012bc <run+0x46c>)
10000f8c:	f000 fab8 	bl	10001500 <do_test>
10000f90:	221c      	movs	r2, #28
10000f92:	68a1      	ldr	r1, [r4, #8]
10000f94:	48ca      	ldr	r0, [pc, #808]	; (100012c0 <run+0x470>)
10000f96:	f000 fab3 	bl	10001500 <do_test>
10000f9a:	221d      	movs	r2, #29
10000f9c:	68a1      	ldr	r1, [r4, #8]
10000f9e:	48c9      	ldr	r0, [pc, #804]	; (100012c4 <run+0x474>)
10000fa0:	f000 faae 	bl	10001500 <do_test>
10000fa4:	221e      	movs	r2, #30
10000fa6:	68a1      	ldr	r1, [r4, #8]
10000fa8:	48c7      	ldr	r0, [pc, #796]	; (100012c8 <run+0x478>)
10000faa:	f000 faa9 	bl	10001500 <do_test>
10000fae:	221f      	movs	r2, #31
10000fb0:	68a1      	ldr	r1, [r4, #8]
10000fb2:	48c6      	ldr	r0, [pc, #792]	; (100012cc <run+0x47c>)
10000fb4:	f000 faa4 	bl	10001500 <do_test>
10000fb8:	2220      	movs	r2, #32
10000fba:	68a1      	ldr	r1, [r4, #8]
10000fbc:	48c4      	ldr	r0, [pc, #784]	; (100012d0 <run+0x480>)
10000fbe:	f000 fa9f 	bl	10001500 <do_test>
10000fc2:	2221      	movs	r2, #33	; 0x21
10000fc4:	68a1      	ldr	r1, [r4, #8]
10000fc6:	48c3      	ldr	r0, [pc, #780]	; (100012d4 <run+0x484>)
10000fc8:	f000 fa9a 	bl	10001500 <do_test>
10000fcc:	2222      	movs	r2, #34	; 0x22
10000fce:	68a1      	ldr	r1, [r4, #8]
10000fd0:	48c1      	ldr	r0, [pc, #772]	; (100012d8 <run+0x488>)
10000fd2:	f000 fa95 	bl	10001500 <do_test>
10000fd6:	2223      	movs	r2, #35	; 0x23
10000fd8:	68a1      	ldr	r1, [r4, #8]
10000fda:	48c0      	ldr	r0, [pc, #768]	; (100012dc <run+0x48c>)
10000fdc:	f000 fa90 	bl	10001500 <do_test>
10000fe0:	2224      	movs	r2, #36	; 0x24
10000fe2:	68a1      	ldr	r1, [r4, #8]
10000fe4:	48be      	ldr	r0, [pc, #760]	; (100012e0 <run+0x490>)
10000fe6:	f000 fa8b 	bl	10001500 <do_test>
10000fea:	2225      	movs	r2, #37	; 0x25
10000fec:	6961      	ldr	r1, [r4, #20]
10000fee:	48bd      	ldr	r0, [pc, #756]	; (100012e4 <run+0x494>)
10000ff0:	f000 fa86 	bl	10001500 <do_test>
10000ff4:	2226      	movs	r2, #38	; 0x26
10000ff6:	6961      	ldr	r1, [r4, #20]
10000ff8:	48bb      	ldr	r0, [pc, #748]	; (100012e8 <run+0x498>)
10000ffa:	f000 fa81 	bl	10001500 <do_test>
10000ffe:	2227      	movs	r2, #39	; 0x27
10001000:	6961      	ldr	r1, [r4, #20]
10001002:	48ba      	ldr	r0, [pc, #744]	; (100012ec <run+0x49c>)
10001004:	f000 fa7c 	bl	10001500 <do_test>
10001008:	2228      	movs	r2, #40	; 0x28
1000100a:	68a1      	ldr	r1, [r4, #8]
1000100c:	48b8      	ldr	r0, [pc, #736]	; (100012f0 <run+0x4a0>)
1000100e:	f000 fa77 	bl	10001500 <do_test>
10001012:	2229      	movs	r2, #41	; 0x29
10001014:	68a1      	ldr	r1, [r4, #8]
10001016:	48b7      	ldr	r0, [pc, #732]	; (100012f4 <run+0x4a4>)
10001018:	f000 fa72 	bl	10001500 <do_test>
1000101c:	222a      	movs	r2, #42	; 0x2a
1000101e:	68a1      	ldr	r1, [r4, #8]
10001020:	48b5      	ldr	r0, [pc, #724]	; (100012f8 <run+0x4a8>)
10001022:	f000 fa6d 	bl	10001500 <do_test>
10001026:	222b      	movs	r2, #43	; 0x2b
10001028:	68a1      	ldr	r1, [r4, #8]
1000102a:	48b4      	ldr	r0, [pc, #720]	; (100012fc <run+0x4ac>)
1000102c:	f000 fa68 	bl	10001500 <do_test>
10001030:	222c      	movs	r2, #44	; 0x2c
10001032:	68a1      	ldr	r1, [r4, #8]
10001034:	48b2      	ldr	r0, [pc, #712]	; (10001300 <run+0x4b0>)
10001036:	f000 fa63 	bl	10001500 <do_test>
1000103a:	222d      	movs	r2, #45	; 0x2d
1000103c:	6a21      	ldr	r1, [r4, #32]
1000103e:	48b1      	ldr	r0, [pc, #708]	; (10001304 <run+0x4b4>)
10001040:	f000 fa5e 	bl	10001500 <do_test>
10001044:	222e      	movs	r2, #46	; 0x2e
10001046:	68a1      	ldr	r1, [r4, #8]
10001048:	48af      	ldr	r0, [pc, #700]	; (10001308 <run+0x4b8>)
1000104a:	f000 fa59 	bl	10001500 <do_test>
1000104e:	222f      	movs	r2, #47	; 0x2f
10001050:	68a1      	ldr	r1, [r4, #8]
10001052:	48ae      	ldr	r0, [pc, #696]	; (1000130c <run+0x4bc>)
10001054:	f000 fa54 	bl	10001500 <do_test>
10001058:	2230      	movs	r2, #48	; 0x30
1000105a:	68a1      	ldr	r1, [r4, #8]
1000105c:	48ac      	ldr	r0, [pc, #688]	; (10001310 <run+0x4c0>)
1000105e:	f000 fa4f 	bl	10001500 <do_test>
10001062:	2231      	movs	r2, #49	; 0x31
10001064:	68a1      	ldr	r1, [r4, #8]
10001066:	48ab      	ldr	r0, [pc, #684]	; (10001314 <run+0x4c4>)
10001068:	f000 fa4a 	bl	10001500 <do_test>
1000106c:	2232      	movs	r2, #50	; 0x32
1000106e:	68a1      	ldr	r1, [r4, #8]
10001070:	48a9      	ldr	r0, [pc, #676]	; (10001318 <run+0x4c8>)
10001072:	f000 fa45 	bl	10001500 <do_test>
10001076:	2233      	movs	r2, #51	; 0x33
10001078:	68a1      	ldr	r1, [r4, #8]
1000107a:	48a8      	ldr	r0, [pc, #672]	; (1000131c <run+0x4cc>)
1000107c:	f000 fa40 	bl	10001500 <do_test>
10001080:	2234      	movs	r2, #52	; 0x34
10001082:	68a1      	ldr	r1, [r4, #8]
10001084:	48a6      	ldr	r0, [pc, #664]	; (10001320 <run+0x4d0>)
10001086:	f000 fa3b 	bl	10001500 <do_test>
1000108a:	2235      	movs	r2, #53	; 0x35
1000108c:	68a1      	ldr	r1, [r4, #8]
1000108e:	48a5      	ldr	r0, [pc, #660]	; (10001324 <run+0x4d4>)
10001090:	f000 fa36 	bl	10001500 <do_test>
10001094:	2236      	movs	r2, #54	; 0x36
10001096:	68a1      	ldr	r1, [r4, #8]
10001098:	48a3      	ldr	r0, [pc, #652]	; (10001328 <run+0x4d8>)
1000109a:	f000 fa31 	bl	10001500 <do_test>
1000109e:	2237      	movs	r2, #55	; 0x37
100010a0:	68a1      	ldr	r1, [r4, #8]
100010a2:	48a2      	ldr	r0, [pc, #648]	; (1000132c <run+0x4dc>)
100010a4:	f000 fa2c 	bl	10001500 <do_test>
100010a8:	2238      	movs	r2, #56	; 0x38
100010aa:	68a1      	ldr	r1, [r4, #8]
100010ac:	48a0      	ldr	r0, [pc, #640]	; (10001330 <run+0x4e0>)
100010ae:	f000 fa27 	bl	10001500 <do_test>
100010b2:	2239      	movs	r2, #57	; 0x39
100010b4:	68a1      	ldr	r1, [r4, #8]
100010b6:	489f      	ldr	r0, [pc, #636]	; (10001334 <run+0x4e4>)
100010b8:	f000 fa22 	bl	10001500 <do_test>
100010bc:	223a      	movs	r2, #58	; 0x3a
100010be:	68a1      	ldr	r1, [r4, #8]
100010c0:	489d      	ldr	r0, [pc, #628]	; (10001338 <run+0x4e8>)
100010c2:	f000 fa1d 	bl	10001500 <do_test>
100010c6:	223b      	movs	r2, #59	; 0x3b
100010c8:	68a1      	ldr	r1, [r4, #8]
100010ca:	489c      	ldr	r0, [pc, #624]	; (1000133c <run+0x4ec>)
100010cc:	f000 fa18 	bl	10001500 <do_test>
100010d0:	223c      	movs	r2, #60	; 0x3c
100010d2:	68a1      	ldr	r1, [r4, #8]
100010d4:	489a      	ldr	r0, [pc, #616]	; (10001340 <run+0x4f0>)
100010d6:	f000 fa13 	bl	10001500 <do_test>
100010da:	223d      	movs	r2, #61	; 0x3d
100010dc:	68a1      	ldr	r1, [r4, #8]
100010de:	4899      	ldr	r0, [pc, #612]	; (10001344 <run+0x4f4>)
100010e0:	f000 fa0e 	bl	10001500 <do_test>
100010e4:	223e      	movs	r2, #62	; 0x3e
100010e6:	68a1      	ldr	r1, [r4, #8]
100010e8:	4897      	ldr	r0, [pc, #604]	; (10001348 <run+0x4f8>)
100010ea:	f000 fa09 	bl	10001500 <do_test>
100010ee:	223f      	movs	r2, #63	; 0x3f
100010f0:	68a1      	ldr	r1, [r4, #8]
100010f2:	4896      	ldr	r0, [pc, #600]	; (1000134c <run+0x4fc>)
100010f4:	f000 fa04 	bl	10001500 <do_test>
100010f8:	2240      	movs	r2, #64	; 0x40
100010fa:	6961      	ldr	r1, [r4, #20]
100010fc:	4894      	ldr	r0, [pc, #592]	; (10001350 <run+0x500>)
100010fe:	f000 f9ff 	bl	10001500 <do_test>
10001102:	2241      	movs	r2, #65	; 0x41
10001104:	6961      	ldr	r1, [r4, #20]
10001106:	4893      	ldr	r0, [pc, #588]	; (10001354 <run+0x504>)
10001108:	f000 f9fa 	bl	10001500 <do_test>
1000110c:	2242      	movs	r2, #66	; 0x42
1000110e:	6961      	ldr	r1, [r4, #20]
10001110:	4891      	ldr	r0, [pc, #580]	; (10001358 <run+0x508>)
10001112:	f000 f9f5 	bl	10001500 <do_test>
10001116:	2243      	movs	r2, #67	; 0x43
10001118:	68a1      	ldr	r1, [r4, #8]
1000111a:	4890      	ldr	r0, [pc, #576]	; (1000135c <run+0x50c>)
1000111c:	f000 f9f0 	bl	10001500 <do_test>
10001120:	2244      	movs	r2, #68	; 0x44
10001122:	6a21      	ldr	r1, [r4, #32]
10001124:	488e      	ldr	r0, [pc, #568]	; (10001360 <run+0x510>)
10001126:	f000 f9eb 	bl	10001500 <do_test>
1000112a:	2245      	movs	r2, #69	; 0x45
1000112c:	6a21      	ldr	r1, [r4, #32]
1000112e:	488d      	ldr	r0, [pc, #564]	; (10001364 <run+0x514>)
10001130:	f000 f9e6 	bl	10001500 <do_test>
10001134:	2246      	movs	r2, #70	; 0x46
10001136:	68a1      	ldr	r1, [r4, #8]
10001138:	488b      	ldr	r0, [pc, #556]	; (10001368 <run+0x518>)
1000113a:	f000 f9e1 	bl	10001500 <do_test>
1000113e:	2247      	movs	r2, #71	; 0x47
10001140:	68a1      	ldr	r1, [r4, #8]
10001142:	488a      	ldr	r0, [pc, #552]	; (1000136c <run+0x51c>)
10001144:	f000 f9dc 	bl	10001500 <do_test>
10001148:	2248      	movs	r2, #72	; 0x48
1000114a:	6a21      	ldr	r1, [r4, #32]
1000114c:	4888      	ldr	r0, [pc, #544]	; (10001370 <run+0x520>)
1000114e:	f000 f9d7 	bl	10001500 <do_test>
10001152:	2249      	movs	r2, #73	; 0x49
10001154:	6a21      	ldr	r1, [r4, #32]
10001156:	4887      	ldr	r0, [pc, #540]	; (10001374 <run+0x524>)
10001158:	f000 f9d2 	bl	10001500 <do_test>
1000115c:	224a      	movs	r2, #74	; 0x4a
1000115e:	68a1      	ldr	r1, [r4, #8]
10001160:	4885      	ldr	r0, [pc, #532]	; (10001378 <run+0x528>)
10001162:	f000 f9cd 	bl	10001500 <do_test>
10001166:	224b      	movs	r2, #75	; 0x4b
10001168:	68a1      	ldr	r1, [r4, #8]
1000116a:	4884      	ldr	r0, [pc, #528]	; (1000137c <run+0x52c>)
1000116c:	f000 f9c8 	bl	10001500 <do_test>
10001170:	224c      	movs	r2, #76	; 0x4c
10001172:	68a1      	ldr	r1, [r4, #8]
10001174:	4882      	ldr	r0, [pc, #520]	; (10001380 <run+0x530>)
10001176:	f000 f9c3 	bl	10001500 <do_test>
1000117a:	224d      	movs	r2, #77	; 0x4d
1000117c:	68a1      	ldr	r1, [r4, #8]
1000117e:	4881      	ldr	r0, [pc, #516]	; (10001384 <run+0x534>)
10001180:	f000 f9be 	bl	10001500 <do_test>
10001184:	224e      	movs	r2, #78	; 0x4e
10001186:	68a1      	ldr	r1, [r4, #8]
10001188:	487f      	ldr	r0, [pc, #508]	; (10001388 <run+0x538>)
1000118a:	f000 f9b9 	bl	10001500 <do_test>
1000118e:	224f      	movs	r2, #79	; 0x4f
10001190:	68a1      	ldr	r1, [r4, #8]
10001192:	487e      	ldr	r0, [pc, #504]	; (1000138c <run+0x53c>)
10001194:	f000 f9b4 	bl	10001500 <do_test>
10001198:	4d7d      	ldr	r5, [pc, #500]	; (10001390 <run+0x540>)
1000119a:	2250      	movs	r2, #80	; 0x50
1000119c:	0028      	movs	r0, r5
1000119e:	68a1      	ldr	r1, [r4, #8]
100011a0:	f000 f9ae 	bl	10001500 <do_test>
100011a4:	0028      	movs	r0, r5
100011a6:	2251      	movs	r2, #81	; 0x51
100011a8:	68a1      	ldr	r1, [r4, #8]
100011aa:	f000 f9a9 	bl	10001500 <do_test>
100011ae:	2252      	movs	r2, #82	; 0x52
100011b0:	68a1      	ldr	r1, [r4, #8]
100011b2:	4878      	ldr	r0, [pc, #480]	; (10001394 <run+0x544>)
100011b4:	f000 f9a4 	bl	10001500 <do_test>
100011b8:	2253      	movs	r2, #83	; 0x53
100011ba:	68a1      	ldr	r1, [r4, #8]
100011bc:	4876      	ldr	r0, [pc, #472]	; (10001398 <run+0x548>)
100011be:	f000 f99f 	bl	10001500 <do_test>
100011c2:	2254      	movs	r2, #84	; 0x54
100011c4:	68a1      	ldr	r1, [r4, #8]
100011c6:	4875      	ldr	r0, [pc, #468]	; (1000139c <run+0x54c>)
100011c8:	f000 f99a 	bl	10001500 <do_test>
100011cc:	4d74      	ldr	r5, [pc, #464]	; (100013a0 <run+0x550>)
100011ce:	2255      	movs	r2, #85	; 0x55
100011d0:	0028      	movs	r0, r5
100011d2:	68a1      	ldr	r1, [r4, #8]
100011d4:	f000 f994 	bl	10001500 <do_test>
100011d8:	2256      	movs	r2, #86	; 0x56
100011da:	68a1      	ldr	r1, [r4, #8]
100011dc:	4871      	ldr	r0, [pc, #452]	; (100013a4 <run+0x554>)
100011de:	f000 f98f 	bl	10001500 <do_test>
100011e2:	0028      	movs	r0, r5
100011e4:	2257      	movs	r2, #87	; 0x57
100011e6:	68a1      	ldr	r1, [r4, #8]
100011e8:	f000 f98a 	bl	10001500 <do_test>
100011ec:	2258      	movs	r2, #88	; 0x58
100011ee:	68a1      	ldr	r1, [r4, #8]
100011f0:	486d      	ldr	r0, [pc, #436]	; (100013a8 <run+0x558>)
100011f2:	f000 f985 	bl	10001500 <do_test>
100011f6:	2259      	movs	r2, #89	; 0x59
100011f8:	68a1      	ldr	r1, [r4, #8]
100011fa:	486c      	ldr	r0, [pc, #432]	; (100013ac <run+0x55c>)
100011fc:	f000 f980 	bl	10001500 <do_test>
10001200:	225a      	movs	r2, #90	; 0x5a
10001202:	6a21      	ldr	r1, [r4, #32]
10001204:	486a      	ldr	r0, [pc, #424]	; (100013b0 <run+0x560>)
10001206:	f000 f97b 	bl	10001500 <do_test>
1000120a:	225b      	movs	r2, #91	; 0x5b
1000120c:	6a21      	ldr	r1, [r4, #32]
1000120e:	4869      	ldr	r0, [pc, #420]	; (100013b4 <run+0x564>)
10001210:	f000 f976 	bl	10001500 <do_test>
10001214:	225c      	movs	r2, #92	; 0x5c
10001216:	68a1      	ldr	r1, [r4, #8]
10001218:	4867      	ldr	r0, [pc, #412]	; (100013b8 <run+0x568>)
1000121a:	f000 f971 	bl	10001500 <do_test>
1000121e:	225d      	movs	r2, #93	; 0x5d
10001220:	6a21      	ldr	r1, [r4, #32]
10001222:	4866      	ldr	r0, [pc, #408]	; (100013bc <run+0x56c>)
10001224:	f000 f96c 	bl	10001500 <do_test>
10001228:	225e      	movs	r2, #94	; 0x5e
1000122a:	6a21      	ldr	r1, [r4, #32]
1000122c:	4864      	ldr	r0, [pc, #400]	; (100013c0 <run+0x570>)
1000122e:	f000 f967 	bl	10001500 <do_test>
10001232:	225f      	movs	r2, #95	; 0x5f
10001234:	68a1      	ldr	r1, [r4, #8]
10001236:	4863      	ldr	r0, [pc, #396]	; (100013c4 <run+0x574>)
10001238:	f000 f962 	bl	10001500 <do_test>
1000123c:	2260      	movs	r2, #96	; 0x60
1000123e:	68a1      	ldr	r1, [r4, #8]
10001240:	e0c2      	b.n	100013c8 <run+0x578>
10001242:	46c0      	nop			; (mov r8, r8)
10001244:	10001644 	.word	0x10001644
10001248:	10001d24 	.word	0x10001d24
1000124c:	10001c2c 	.word	0x10001c2c
10001250:	1000009d 	.word	0x1000009d
10001254:	100000a9 	.word	0x100000a9
10001258:	100000b5 	.word	0x100000b5
1000125c:	100000c5 	.word	0x100000c5
10001260:	100000d5 	.word	0x100000d5
10001264:	100000e5 	.word	0x100000e5
10001268:	100000f5 	.word	0x100000f5
1000126c:	10000105 	.word	0x10000105
10001270:	10000115 	.word	0x10000115
10001274:	10000125 	.word	0x10000125
10001278:	10000135 	.word	0x10000135
1000127c:	10000141 	.word	0x10000141
10001280:	1000014d 	.word	0x1000014d
10001284:	10000159 	.word	0x10000159
10001288:	10000165 	.word	0x10000165
1000128c:	10000175 	.word	0x10000175
10001290:	10000185 	.word	0x10000185
10001294:	10000195 	.word	0x10000195
10001298:	100001a5 	.word	0x100001a5
1000129c:	100001b9 	.word	0x100001b9
100012a0:	100001cd 	.word	0x100001cd
100012a4:	100001dd 	.word	0x100001dd
100012a8:	100001ed 	.word	0x100001ed
100012ac:	10000209 	.word	0x10000209
100012b0:	10000225 	.word	0x10000225
100012b4:	10000231 	.word	0x10000231
100012b8:	1000023d 	.word	0x1000023d
100012bc:	1000024d 	.word	0x1000024d
100012c0:	1000025d 	.word	0x1000025d
100012c4:	10000269 	.word	0x10000269
100012c8:	10000275 	.word	0x10000275
100012cc:	10000281 	.word	0x10000281
100012d0:	1000028d 	.word	0x1000028d
100012d4:	1000029d 	.word	0x1000029d
100012d8:	100002b1 	.word	0x100002b1
100012dc:	100002d9 	.word	0x100002d9
100012e0:	100002f5 	.word	0x100002f5
100012e4:	1000031d 	.word	0x1000031d
100012e8:	10000339 	.word	0x10000339
100012ec:	10000365 	.word	0x10000365
100012f0:	10000391 	.word	0x10000391
100012f4:	100003d9 	.word	0x100003d9
100012f8:	1000040d 	.word	0x1000040d
100012fc:	10000435 	.word	0x10000435
10001300:	10000451 	.word	0x10000451
10001304:	10000465 	.word	0x10000465
10001308:	10000875 	.word	0x10000875
1000130c:	10000869 	.word	0x10000869
10001310:	100008b1 	.word	0x100008b1
10001314:	1000089d 	.word	0x1000089d
10001318:	100008f5 	.word	0x100008f5
1000131c:	100008e9 	.word	0x100008e9
10001320:	1000093d 	.word	0x1000093d
10001324:	10000921 	.word	0x10000921
10001328:	10000979 	.word	0x10000979
1000132c:	10000991 	.word	0x10000991
10001330:	100009a9 	.word	0x100009a9
10001334:	100009c5 	.word	0x100009c5
10001338:	100009e9 	.word	0x100009e9
1000133c:	10000a11 	.word	0x10000a11
10001340:	10000a2d 	.word	0x10000a2d
10001344:	10000a4d 	.word	0x10000a4d
10001348:	10000a6d 	.word	0x10000a6d
1000134c:	10000a8d 	.word	0x10000a8d
10001350:	10000aa5 	.word	0x10000aa5
10001354:	10000ad1 	.word	0x10000ad1
10001358:	10000b15 	.word	0x10000b15
1000135c:	10000b45 	.word	0x10000b45
10001360:	10000b89 	.word	0x10000b89
10001364:	10000bcd 	.word	0x10000bcd
10001368:	10000c1d 	.word	0x10000c1d
1000136c:	10000c49 	.word	0x10000c49
10001370:	10000481 	.word	0x10000481
10001374:	1000049d 	.word	0x1000049d
10001378:	100004b9 	.word	0x100004b9
1000137c:	100004ed 	.word	0x100004ed
10001380:	10000525 	.word	0x10000525
10001384:	10000555 	.word	0x10000555
10001388:	10000595 	.word	0x10000595
1000138c:	100005a1 	.word	0x100005a1
10001390:	100005ad 	.word	0x100005ad
10001394:	100005c9 	.word	0x100005c9
10001398:	100005e5 	.word	0x100005e5
1000139c:	10000601 	.word	0x10000601
100013a0:	1000062d 	.word	0x1000062d
100013a4:	10000655 	.word	0x10000655
100013a8:	10000681 	.word	0x10000681
100013ac:	10000691 	.word	0x10000691
100013b0:	100006a5 	.word	0x100006a5
100013b4:	100006b1 	.word	0x100006b1
100013b8:	100006cd 	.word	0x100006cd
100013bc:	10000b99 	.word	0x10000b99
100013c0:	10000be9 	.word	0x10000be9
100013c4:	10000881 	.word	0x10000881
100013c8:	4833      	ldr	r0, [pc, #204]	; (10001498 <run+0x648>)
100013ca:	f000 f899 	bl	10001500 <do_test>
100013ce:	2261      	movs	r2, #97	; 0x61
100013d0:	68a1      	ldr	r1, [r4, #8]
100013d2:	4832      	ldr	r0, [pc, #200]	; (1000149c <run+0x64c>)
100013d4:	f000 f894 	bl	10001500 <do_test>
100013d8:	2262      	movs	r2, #98	; 0x62
100013da:	68a1      	ldr	r1, [r4, #8]
100013dc:	4830      	ldr	r0, [pc, #192]	; (100014a0 <run+0x650>)
100013de:	f000 f88f 	bl	10001500 <do_test>
100013e2:	2263      	movs	r2, #99	; 0x63
100013e4:	6a21      	ldr	r1, [r4, #32]
100013e6:	482f      	ldr	r0, [pc, #188]	; (100014a4 <run+0x654>)
100013e8:	f000 f88a 	bl	10001500 <do_test>
100013ec:	2264      	movs	r2, #100	; 0x64
100013ee:	6a21      	ldr	r1, [r4, #32]
100013f0:	482d      	ldr	r0, [pc, #180]	; (100014a8 <run+0x658>)
100013f2:	f000 f885 	bl	10001500 <do_test>
100013f6:	2265      	movs	r2, #101	; 0x65
100013f8:	6a21      	ldr	r1, [r4, #32]
100013fa:	482c      	ldr	r0, [pc, #176]	; (100014ac <run+0x65c>)
100013fc:	f000 f880 	bl	10001500 <do_test>
10001400:	2266      	movs	r2, #102	; 0x66
10001402:	6a21      	ldr	r1, [r4, #32]
10001404:	482a      	ldr	r0, [pc, #168]	; (100014b0 <run+0x660>)
10001406:	f000 f87b 	bl	10001500 <do_test>
1000140a:	2267      	movs	r2, #103	; 0x67
1000140c:	6a21      	ldr	r1, [r4, #32]
1000140e:	4829      	ldr	r0, [pc, #164]	; (100014b4 <run+0x664>)
10001410:	f000 f876 	bl	10001500 <do_test>
10001414:	2268      	movs	r2, #104	; 0x68
10001416:	6a21      	ldr	r1, [r4, #32]
10001418:	4827      	ldr	r0, [pc, #156]	; (100014b8 <run+0x668>)
1000141a:	f000 f871 	bl	10001500 <do_test>
1000141e:	2269      	movs	r2, #105	; 0x69
10001420:	68a1      	ldr	r1, [r4, #8]
10001422:	4826      	ldr	r0, [pc, #152]	; (100014bc <run+0x66c>)
10001424:	f000 f86c 	bl	10001500 <do_test>
10001428:	226a      	movs	r2, #106	; 0x6a
1000142a:	68a1      	ldr	r1, [r4, #8]
1000142c:	4824      	ldr	r0, [pc, #144]	; (100014c0 <run+0x670>)
1000142e:	f000 f867 	bl	10001500 <do_test>
10001432:	226b      	movs	r2, #107	; 0x6b
10001434:	68a1      	ldr	r1, [r4, #8]
10001436:	4823      	ldr	r0, [pc, #140]	; (100014c4 <run+0x674>)
10001438:	f000 f862 	bl	10001500 <do_test>
1000143c:	226c      	movs	r2, #108	; 0x6c
1000143e:	68a1      	ldr	r1, [r4, #8]
10001440:	4821      	ldr	r0, [pc, #132]	; (100014c8 <run+0x678>)
10001442:	f000 f85d 	bl	10001500 <do_test>
10001446:	226d      	movs	r2, #109	; 0x6d
10001448:	68a1      	ldr	r1, [r4, #8]
1000144a:	4820      	ldr	r0, [pc, #128]	; (100014cc <run+0x67c>)
1000144c:	f000 f858 	bl	10001500 <do_test>
10001450:	226e      	movs	r2, #110	; 0x6e
10001452:	68a1      	ldr	r1, [r4, #8]
10001454:	481e      	ldr	r0, [pc, #120]	; (100014d0 <run+0x680>)
10001456:	f000 f853 	bl	10001500 <do_test>
1000145a:	226f      	movs	r2, #111	; 0x6f
1000145c:	68a1      	ldr	r1, [r4, #8]
1000145e:	481d      	ldr	r0, [pc, #116]	; (100014d4 <run+0x684>)
10001460:	f000 f84e 	bl	10001500 <do_test>
10001464:	2270      	movs	r2, #112	; 0x70
10001466:	68a1      	ldr	r1, [r4, #8]
10001468:	481b      	ldr	r0, [pc, #108]	; (100014d8 <run+0x688>)
1000146a:	f000 f849 	bl	10001500 <do_test>
1000146e:	2271      	movs	r2, #113	; 0x71
10001470:	68a1      	ldr	r1, [r4, #8]
10001472:	481a      	ldr	r0, [pc, #104]	; (100014dc <run+0x68c>)
10001474:	f000 f844 	bl	10001500 <do_test>
10001478:	2272      	movs	r2, #114	; 0x72
1000147a:	68a1      	ldr	r1, [r4, #8]
1000147c:	4818      	ldr	r0, [pc, #96]	; (100014e0 <run+0x690>)
1000147e:	f000 f83f 	bl	10001500 <do_test>
10001482:	68a1      	ldr	r1, [r4, #8]
10001484:	2273      	movs	r2, #115	; 0x73
10001486:	4817      	ldr	r0, [pc, #92]	; (100014e4 <run+0x694>)
10001488:	f000 f83a 	bl	10001500 <do_test>
1000148c:	bd30      	pop	{r4, r5, pc}
1000148e:	2301      	movs	r3, #1
10001490:	4915      	ldr	r1, [pc, #84]	; (100014e8 <run+0x698>)
10001492:	7023      	strb	r3, [r4, #0]
10001494:	60a1      	str	r1, [r4, #8]
10001496:	e4e2      	b.n	10000e5e <run+0xe>
10001498:	100008c5 	.word	0x100008c5
1000149c:	10000901 	.word	0x10000901
100014a0:	10000955 	.word	0x10000955
100014a4:	10000d49 	.word	0x10000d49
100014a8:	10000d59 	.word	0x10000d59
100014ac:	10000d69 	.word	0x10000d69
100014b0:	10000d99 	.word	0x10000d99
100014b4:	10000db5 	.word	0x10000db5
100014b8:	10000dd1 	.word	0x10000dd1
100014bc:	100006d9 	.word	0x100006d9
100014c0:	100006f5 	.word	0x100006f5
100014c4:	10000711 	.word	0x10000711
100014c8:	1000073d 	.word	0x1000073d
100014cc:	10000769 	.word	0x10000769
100014d0:	1000079d 	.word	0x1000079d
100014d4:	100007c9 	.word	0x100007c9
100014d8:	100007f9 	.word	0x100007f9
100014dc:	1000082d 	.word	0x1000082d
100014e0:	10000e05 	.word	0x10000e05
100014e4:	10000e35 	.word	0x10000e35
100014e8:	10001dc4 	.word	0x10001dc4

100014ec <memset>:
100014ec:	1882      	adds	r2, r0, r2
100014ee:	4290      	cmp	r0, r2
100014f0:	d205      	bcs.n	100014fe <memset+0x12>
100014f2:	0003      	movs	r3, r0
100014f4:	b2c9      	uxtb	r1, r1
100014f6:	7019      	strb	r1, [r3, #0]
100014f8:	3301      	adds	r3, #1
100014fa:	429a      	cmp	r2, r3
100014fc:	d1fb      	bne.n	100014f6 <memset+0xa>
100014fe:	4770      	bx	lr

10001500 <do_test>:
10001500:	b5f0      	push	{r4, r5, r6, r7, lr}
10001502:	4646      	mov	r6, r8
10001504:	464f      	mov	r7, r9
10001506:	46d6      	mov	lr, sl
10001508:	2300      	movs	r3, #0
1000150a:	b5c0      	push	{r6, r7, lr}
1000150c:	0017      	movs	r7, r2
1000150e:	4a19      	ldr	r2, [pc, #100]	; (10001574 <do_test+0x74>)
10001510:	4680      	mov	r8, r0
10001512:	6013      	str	r3, [r2, #0]
10001514:	6093      	str	r3, [r2, #8]
10001516:	3305      	adds	r3, #5
10001518:	6013      	str	r3, [r2, #0]
1000151a:	4b17      	ldr	r3, [pc, #92]	; (10001578 <do_test+0x78>)
1000151c:	000e      	movs	r6, r1
1000151e:	6053      	str	r3, [r2, #4]
10001520:	6893      	ldr	r3, [r2, #8]
10001522:	2b00      	cmp	r3, #0
10001524:	d103      	bne.n	1000152e <do_test+0x2e>
10001526:	46c0      	nop			; (mov r8, r8)
10001528:	6893      	ldr	r3, [r2, #8]
1000152a:	2b00      	cmp	r3, #0
1000152c:	d0fb      	beq.n	10001526 <do_test+0x26>
1000152e:	4b11      	ldr	r3, [pc, #68]	; (10001574 <do_test+0x74>)
10001530:	007d      	lsls	r5, r7, #1
10001532:	4699      	mov	r9, r3
10001534:	689c      	ldr	r4, [r3, #8]
10001536:	2300      	movs	r3, #0
10001538:	6033      	str	r3, [r6, #0]
1000153a:	47c0      	blx	r8
1000153c:	6833      	ldr	r3, [r6, #0]
1000153e:	4a0f      	ldr	r2, [pc, #60]	; (1000157c <do_test+0x7c>)
10001540:	00ff      	lsls	r7, r7, #3
10001542:	50bb      	str	r3, [r7, r2]
10001544:	2301      	movs	r3, #1
10001546:	4692      	mov	sl, r2
10001548:	425b      	negs	r3, r3
1000154a:	6033      	str	r3, [r6, #0]
1000154c:	47c0      	blx	r8
1000154e:	4652      	mov	r2, sl
10001550:	6833      	ldr	r3, [r6, #0]
10001552:	3501      	adds	r5, #1
10001554:	00ad      	lsls	r5, r5, #2
10001556:	50ab      	str	r3, [r5, r2]
10001558:	464b      	mov	r3, r9
1000155a:	689a      	ldr	r2, [r3, #8]
1000155c:	4b08      	ldr	r3, [pc, #32]	; (10001580 <do_test+0x80>)
1000155e:	6819      	ldr	r1, [r3, #0]
10001560:	468c      	mov	ip, r1
10001562:	4464      	add	r4, ip
10001564:	1aa4      	subs	r4, r4, r2
10001566:	601c      	str	r4, [r3, #0]
10001568:	bc1c      	pop	{r2, r3, r4}
1000156a:	4690      	mov	r8, r2
1000156c:	4699      	mov	r9, r3
1000156e:	46a2      	mov	sl, r4
10001570:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001572:	46c0      	nop			; (mov r8, r8)
10001574:	e000e010 	.word	0xe000e010
10001578:	00ffffff 	.word	0x00ffffff
1000157c:	1000166c 	.word	0x1000166c
10001580:	10001668 	.word	0x10001668

10001584 <NMI_Handler>:
10001584:	e7fe      	b.n	10001584 <NMI_Handler>
10001586:	46c0      	nop			; (mov r8, r8)

10001588 <HardFault_Handler>:
10001588:	e7fe      	b.n	10001588 <HardFault_Handler>
1000158a:	46c0      	nop			; (mov r8, r8)

1000158c <SVCall_Handler>:
1000158c:	e7fe      	b.n	1000158c <SVCall_Handler>
1000158e:	46c0      	nop			; (mov r8, r8)

10001590 <PendSV_Handler>:
10001590:	e7fe      	b.n	10001590 <PendSV_Handler>
10001592:	46c0      	nop			; (mov r8, r8)

10001594 <SysTick_Handler>:
10001594:	e7fe      	b.n	10001594 <SysTick_Handler>
10001596:	46c0      	nop			; (mov r8, r8)

10001598 <SPI0_IRQHandler>:
10001598:	e7fe      	b.n	10001598 <SPI0_IRQHandler>
1000159a:	46c0      	nop			; (mov r8, r8)

1000159c <SPI1_IRQHandler>:
1000159c:	e7fe      	b.n	1000159c <SPI1_IRQHandler>
1000159e:	46c0      	nop			; (mov r8, r8)

100015a0 <UART0_IRQHandler>:
100015a0:	e7fe      	b.n	100015a0 <UART0_IRQHandler>
100015a2:	46c0      	nop			; (mov r8, r8)

100015a4 <UART1_IRQHandler>:
100015a4:	e7fe      	b.n	100015a4 <UART1_IRQHandler>
100015a6:	46c0      	nop			; (mov r8, r8)

100015a8 <UART2_IRQHandler>:
100015a8:	e7fe      	b.n	100015a8 <UART2_IRQHandler>
100015aa:	46c0      	nop			; (mov r8, r8)

100015ac <Reserved1_IRQHandler>:
100015ac:	e7fe      	b.n	100015ac <Reserved1_IRQHandler>
100015ae:	46c0      	nop			; (mov r8, r8)

100015b0 <SCT_IRQHandler>:
100015b0:	e7fe      	b.n	100015b0 <SCT_IRQHandler>
100015b2:	46c0      	nop			; (mov r8, r8)

100015b4 <MRT_IRQHandler>:
100015b4:	e7fe      	b.n	100015b4 <MRT_IRQHandler>
100015b6:	46c0      	nop			; (mov r8, r8)

100015b8 <CMP_IRQHandler>:
100015b8:	e7fe      	b.n	100015b8 <CMP_IRQHandler>
100015ba:	46c0      	nop			; (mov r8, r8)

100015bc <WDT_IRQHandler>:
100015bc:	e7fe      	b.n	100015bc <WDT_IRQHandler>
100015be:	46c0      	nop			; (mov r8, r8)

100015c0 <BOD_IRQHandler>:
100015c0:	e7fe      	b.n	100015c0 <BOD_IRQHandler>
100015c2:	46c0      	nop			; (mov r8, r8)

100015c4 <WKT_IRQHandler>:
100015c4:	e7fe      	b.n	100015c4 <WKT_IRQHandler>
100015c6:	46c0      	nop			; (mov r8, r8)

100015c8 <Reserved11_IRQHandler>:
100015c8:	e7fe      	b.n	100015c8 <Reserved11_IRQHandler>
100015ca:	46c0      	nop			; (mov r8, r8)

100015cc <PININT0_IRQHandler>:
100015cc:	e7fe      	b.n	100015cc <PININT0_IRQHandler>
100015ce:	46c0      	nop			; (mov r8, r8)

100015d0 <PININT1_IRQHandler>:
100015d0:	e7fe      	b.n	100015d0 <PININT1_IRQHandler>
100015d2:	46c0      	nop			; (mov r8, r8)

100015d4 <PININT2_IRQHandler>:
100015d4:	e7fe      	b.n	100015d4 <PININT2_IRQHandler>
100015d6:	46c0      	nop			; (mov r8, r8)

100015d8 <PININT3_IRQHandler>:
100015d8:	e7fe      	b.n	100015d8 <PININT3_IRQHandler>
100015da:	46c0      	nop			; (mov r8, r8)

100015dc <PININT4_IRQHandler>:
100015dc:	e7fe      	b.n	100015dc <PININT4_IRQHandler>
100015de:	46c0      	nop			; (mov r8, r8)

100015e0 <PININT5_IRQHandler>:
100015e0:	e7fe      	b.n	100015e0 <PININT5_IRQHandler>
100015e2:	46c0      	nop			; (mov r8, r8)

100015e4 <PININT6_IRQHandler>:
100015e4:	e7fe      	b.n	100015e4 <PININT6_IRQHandler>
100015e6:	46c0      	nop			; (mov r8, r8)

100015e8 <PININT7_IRQHandler>:
100015e8:	e7fe      	b.n	100015e8 <PININT7_IRQHandler>
100015ea:	46c0      	nop			; (mov r8, r8)

100015ec <init>:
100015ec:	4b08      	ldr	r3, [pc, #32]	; (10001610 <init+0x24>)
100015ee:	4a09      	ldr	r2, [pc, #36]	; (10001614 <init+0x28>)
100015f0:	b500      	push	{lr}
100015f2:	1ad2      	subs	r2, r2, r3
100015f4:	d005      	beq.n	10001602 <init+0x16>
100015f6:	2100      	movs	r1, #0
100015f8:	189a      	adds	r2, r3, r2
100015fa:	7019      	strb	r1, [r3, #0]
100015fc:	3301      	adds	r3, #1
100015fe:	4293      	cmp	r3, r2
10001600:	d1fb      	bne.n	100015fa <init+0xe>
10001602:	4a05      	ldr	r2, [pc, #20]	; (10001618 <init+0x2c>)
10001604:	4b05      	ldr	r3, [pc, #20]	; (1000161c <init+0x30>)
10001606:	609a      	str	r2, [r3, #8]
10001608:	f000 f80a 	bl	10001620 <main>
1000160c:	bd00      	pop	{pc}
1000160e:	46c0      	nop			; (mov r8, r8)
10001610:	10001644 	.word	0x10001644
10001614:	10001a0c 	.word	0x10001a0c
10001618:	10000000 	.word	0x10000000
1000161c:	e000ed00 	.word	0xe000ed00

Disassembly of section .rodata:

1000162c <.rodata>:
1000162c:	00000006 	.word	0x00000006
10001630:	00000002 	.word	0x00000002
10001634:	3e000000 	.word	0x3e000000
10001638:	00000019 	.word	0x00000019
1000163c:	3e000000 	.word	0x3e000000
10001640:	00000019 	.word	0x00000019

Disassembly of section .bss:

10001644 <guard variable for run::serial2_config>:
	...

1000164c <run::serial2_config>:
1000164c:	00000000                                ....

10001650 <guard variable for run::timer1_prescale>:
	...

10001658 <run::timer1_prescale>:
10001658:	00000000                                ....

1000165c <guard variable for run::gpio1_words_3>:
	...

10001664 <run::gpio1_words_3>:
10001664:	00000000                                ....

10001668 <elapsed_time>:
10001668:	00000000                                ....

1000166c <results>:
	...
