{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 01:26:57 2019 " "Info: Processing started: Tue Oct 29 01:26:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[0\] " "Warning: Node \"DZ:u2\|row\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[1\] " "Warning: Node \"DZ:u2\|row\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[2\] " "Warning: Node \"DZ:u2\|row\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[3\] " "Warning: Node \"DZ:u2\|row\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[4\] " "Warning: Node \"DZ:u2\|row\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[5\] " "Warning: Node \"DZ:u2\|row\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[6\] " "Warning: Node \"DZ:u2\|row\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[7\] " "Warning: Node \"DZ:u2\|row\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[0\] " "Warning: Node \"DZ:u2\|col_r\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[1\] " "Warning: Node \"DZ:u2\|col_r\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[2\] " "Warning: Node \"DZ:u2\|col_r\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[3\] " "Warning: Node \"DZ:u2\|col_r\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[4\] " "Warning: Node \"DZ:u2\|col_r\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[5\] " "Warning: Node \"DZ:u2\|col_r\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[6\] " "Warning: Node \"DZ:u2\|col_r\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[7\] " "Warning: Node \"DZ:u2\|col_r\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[1\] " "Warning: Node \"DZ:u2\|col_g\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[2\] " "Warning: Node \"DZ:u2\|col_g\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[3\] " "Warning: Node \"DZ:u2\|col_g\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[4\] " "Warning: Node \"DZ:u2\|col_g\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux29~0 " "Info: Detected gated clock \"STATE:u7\|Mux29~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux30~0 " "Info: Detected gated clock \"STATE:u7\|Mux30~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux31~0 " "Info: Detected gated clock \"STATE:u7\|Mux31~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~47 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~47\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~53 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~53\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|Equal3~0 " "Info: Detected gated clock \"DZ:u2\|Equal3~0\" as buffer" {  } { { "d:/quartus 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|Equal8~0 " "Info: Detected gated clock \"DZ:u2\|Equal8~0\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 113 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|c_cnt\[1\] " "Info: Detected ripple clock \"DZ:u2\|c_cnt\[1\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|c_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|c_cnt\[0\] " "Info: Detected ripple clock \"DZ:u2\|c_cnt\[0\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|c_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1 " "Info: Detected ripple clock \"CLKD:u6\|clk_1\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|p_cnt\[1\] " "Info: Detected ripple clock \"DZ:u2\|p_cnt\[1\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|p_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|p_cnt\[0\] " "Info: Detected ripple clock \"DZ:u2\|p_cnt\[0\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|p_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux30~1 " "Info: Detected gated clock \"STATE:u7\|Mux30~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux30~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux31~1 " "Info: Detected gated clock \"STATE:u7\|Mux31~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux29~1 " "Info: Detected gated clock \"STATE:u7\|Mux29~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux29~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Selector155~1 " "Info: Detected gated clock \"STATE:u7\|Selector155~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Selector155~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[1\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[0\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[0\] " "Info: Detected ripple clock \"STATE:u7\|islock\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[1\] " "Info: Detected ripple clock \"STATE:u7\|islock\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|state.ADMIN " "Info: Detected ripple clock \"STATE:u7\|state.ADMIN\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|state.ADMIN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1k " "Info: Detected ripple clock \"CLKD:u6\|clk_1k\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register STATE:u7\|issmg\[5\]\[3\] register SMG:u1\|b\[5\] 22.19 MHz 45.056 ns Internal " "Info: Clock \"clk\" has Internal fmax of 22.19 MHz between source register \"STATE:u7\|issmg\[5\]\[3\]\" and destination register \"SMG:u1\|b\[5\]\" (period= 45.056 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.629 ns + Longest register register " "Info: + Longest register to register delay is 8.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|issmg\[5\]\[3\] 1 REG LC_X6_Y4_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 7; REG Node = 'STATE:u7\|issmg\[5\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|issmg[5][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.914 ns) 1.710 ns SMG:u1\|Mux29~0 2 COMB LC_X6_Y4_N5 1 " "Info: 2: + IC(0.796 ns) + CELL(0.914 ns) = 1.710 ns; Loc. = LC_X6_Y4_N5; Fanout = 1; COMB Node = 'SMG:u1\|Mux29~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.200 ns) 3.791 ns SMG:u1\|Mux65~0 3 COMB LC_X7_Y5_N8 1 " "Info: 3: + IC(1.881 ns) + CELL(0.200 ns) = 3.791 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { SMG:u1|Mux29~0 SMG:u1|Mux65~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.200 ns) 5.129 ns SMG:u1\|Mux65~1 4 COMB LC_X6_Y5_N2 1 " "Info: 4: + IC(1.138 ns) + CELL(0.200 ns) = 5.129 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { SMG:u1|Mux65~0 SMG:u1|Mux65~1 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.511 ns) 6.820 ns SMG:u1\|Mux65~2 5 COMB LC_X5_Y5_N2 1 " "Info: 5: + IC(1.180 ns) + CELL(0.511 ns) = 6.820 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { SMG:u1|Mux65~1 SMG:u1|Mux65~2 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 7.733 ns SMG:u1\|Mux65~3 6 COMB LC_X5_Y5_N8 1 " "Info: 6: + IC(0.713 ns) + CELL(0.200 ns) = 7.733 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { SMG:u1|Mux65~2 SMG:u1|Mux65~3 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 8.629 ns SMG:u1\|b\[5\] 7 REG LC_X5_Y5_N9 1 " "Info: 7: + IC(0.305 ns) + CELL(0.591 ns) = 8.629 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.616 ns ( 30.32 % ) " "Info: Total cell delay = 2.616 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.013 ns ( 69.68 % ) " "Info: Total interconnect delay = 6.013 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { STATE:u7|issmg[5][3] {} SMG:u1|Mux29~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.796ns 1.881ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-13.566 ns - Smallest " "Info: - Smallest clock skew is -13.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns SMG:u1\|b\[5\] 3 REG LC_X5_Y5_N9 1 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.702 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 21.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|now_user\[1\] 3 REG LC_X7_Y7_N4 42 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X7_Y7_N4; Fanout = 42; REG Node = 'STATE:u7\|now_user\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|now_user[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.666 ns) + CELL(0.914 ns) 12.092 ns STATE:u7\|Mux31~0 4 COMB LC_X11_Y7_N7 1 " "Info: 4: + IC(2.666 ns) + CELL(0.914 ns) = 12.092 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; COMB Node = 'STATE:u7\|Mux31~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { STATE:u7|now_user[1] STATE:u7|Mux31~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.200 ns) 14.053 ns STATE:u7\|Mux31~1 5 COMB LC_X8_Y7_N9 24 " "Info: 5: + IC(1.761 ns) + CELL(0.200 ns) = 14.053 ns; Loc. = LC_X8_Y7_N9; Fanout = 24; COMB Node = 'STATE:u7\|Mux31~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { STATE:u7|Mux31~0 STATE:u7|Mux31~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.740 ns) 17.289 ns STATE:u7\|Selector155~1 6 COMB LC_X12_Y3_N3 24 " "Info: 6: + IC(2.496 ns) + CELL(0.740 ns) = 17.289 ns; Loc. = LC_X12_Y3_N3; Fanout = 24; COMB Node = 'STATE:u7\|Selector155~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { STATE:u7|Mux31~1 STATE:u7|Selector155~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.902 ns) + CELL(0.511 ns) 21.702 ns STATE:u7\|issmg\[5\]\[3\] 7 REG LC_X6_Y4_N3 7 " "Info: 7: + IC(3.902 ns) + CELL(0.511 ns) = 21.702 ns; Loc. = LC_X6_Y4_N3; Fanout = 7; REG Node = 'STATE:u7\|issmg\[5\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.413 ns" { STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.116 ns ( 28.18 % ) " "Info: Total cell delay = 6.116 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.586 ns ( 71.82 % ) " "Info: Total interconnect delay = 15.586 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.702 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.702 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.902ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.702 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.702 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.902ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { STATE:u7|issmg[5][3] {} SMG:u1|Mux29~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.796ns 1.881ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.702 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.702 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.902ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "STATE:u7\|now_input\[6\]\[3\] STATE:u7\|issmg\[8\]\[3\] clk 8.722 ns " "Info: Found hold time violation between source  pin or register \"STATE:u7\|now_input\[6\]\[3\]\" and destination pin or register \"STATE:u7\|issmg\[8\]\[3\]\" for clock \"clk\" (Hold time is 8.722 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.620 ns + Largest " "Info: + Largest clock skew is 13.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.756 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|now_user\[1\] 3 REG LC_X7_Y7_N4 42 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X7_Y7_N4; Fanout = 42; REG Node = 'STATE:u7\|now_user\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|now_user[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.666 ns) + CELL(0.914 ns) 12.092 ns STATE:u7\|Mux31~0 4 COMB LC_X11_Y7_N7 1 " "Info: 4: + IC(2.666 ns) + CELL(0.914 ns) = 12.092 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; COMB Node = 'STATE:u7\|Mux31~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { STATE:u7|now_user[1] STATE:u7|Mux31~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.200 ns) 14.053 ns STATE:u7\|Mux31~1 5 COMB LC_X8_Y7_N9 24 " "Info: 5: + IC(1.761 ns) + CELL(0.200 ns) = 14.053 ns; Loc. = LC_X8_Y7_N9; Fanout = 24; COMB Node = 'STATE:u7\|Mux31~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { STATE:u7|Mux31~0 STATE:u7|Mux31~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.740 ns) 17.289 ns STATE:u7\|Selector155~1 6 COMB LC_X12_Y3_N3 24 " "Info: 6: + IC(2.496 ns) + CELL(0.740 ns) = 17.289 ns; Loc. = LC_X12_Y3_N3; Fanout = 24; COMB Node = 'STATE:u7\|Selector155~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { STATE:u7|Mux31~1 STATE:u7|Selector155~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.956 ns) + CELL(0.511 ns) 21.756 ns STATE:u7\|issmg\[8\]\[3\] 7 REG LC_X4_Y5_N1 7 " "Info: 7: + IC(3.956 ns) + CELL(0.511 ns) = 21.756 ns; Loc. = LC_X4_Y5_N1; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.467 ns" { STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.116 ns ( 28.11 % ) " "Info: Total cell delay = 6.116 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.640 ns ( 71.89 % ) " "Info: Total interconnect delay = 15.640 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.756 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.756 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.956ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns STATE:u7\|now_input\[6\]\[3\] 3 REG LC_X2_Y9_N4 1 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X2_Y9_N4; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.756 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.756 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.956ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.522 ns - Shortest register register " "Info: - Shortest register to register delay is 4.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|now_input\[6\]\[3\] 1 REG LC_X2_Y9_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y9_N4; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|now_input[6][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns STATE:u7\|Selector133~7 2 COMB LC_X2_Y9_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X2_Y9_N4; Fanout = 1; COMB Node = 'STATE:u7\|Selector133~7'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 1.872 ns STATE:u7\|Selector133~8 3 COMB LC_X2_Y9_N2 1 " "Info: 3: + IC(0.766 ns) + CELL(0.511 ns) = 1.872 ns; Loc. = LC_X2_Y9_N2; Fanout = 1; COMB Node = 'STATE:u7\|Selector133~8'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { STATE:u7|Selector133~7 STATE:u7|Selector133~8 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(0.200 ns) 4.522 ns STATE:u7\|issmg\[8\]\[3\] 4 REG LC_X4_Y5_N1 7 " "Info: 4: + IC(2.450 ns) + CELL(0.200 ns) = 4.522 ns; Loc. = LC_X4_Y5_N1; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 28.88 % ) " "Info: Total cell delay = 1.306 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.216 ns ( 71.12 % ) " "Info: Total interconnect delay = 3.216 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { STATE:u7|now_input[6][3] {} STATE:u7|Selector133~7 {} STATE:u7|Selector133~8 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 0.766ns 2.450ns } { 0.000ns 0.595ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.756 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.756 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.956ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { STATE:u7|now_input[6][3] {} STATE:u7|Selector133~7 {} STATE:u7|Selector133~8 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 0.766ns 2.450ns } { 0.000ns 0.595ns 0.511ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SMG:u1\|b\[5\] clear clk 11.706 ns register " "Info: tsu for register \"SMG:u1\|b\[5\]\" (data pin = \"clear\", clock pin = \"clk\") is 11.706 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.509 ns + Longest pin register " "Info: + Longest pin to register delay is 19.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_134 161 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 161; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.080 ns) + CELL(0.200 ns) 5.412 ns STATE:u7\|data_menuled\[5\]~5 2 COMB LC_X12_Y5_N6 7 " "Info: 2: + IC(4.080 ns) + CELL(0.200 ns) = 5.412 ns; Loc. = LC_X12_Y5_N6; Fanout = 7; COMB Node = 'STATE:u7\|data_menuled\[5\]~5'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.280 ns" { clear STATE:u7|data_menuled[5]~5 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.471 ns) + CELL(0.511 ns) 13.394 ns SMG:u1\|Mux1~0 3 COMB LC_X7_Y5_N7 1 " "Info: 3: + IC(7.471 ns) + CELL(0.511 ns) = 13.394 ns; Loc. = LC_X7_Y5_N7; Fanout = 1; COMB Node = 'SMG:u1\|Mux1~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { STATE:u7|data_menuled[5]~5 SMG:u1|Mux1~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 14.671 ns SMG:u1\|Mux65~0 4 COMB LC_X7_Y5_N8 1 " "Info: 4: + IC(0.766 ns) + CELL(0.511 ns) = 14.671 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { SMG:u1|Mux1~0 SMG:u1|Mux65~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.200 ns) 16.009 ns SMG:u1\|Mux65~1 5 COMB LC_X6_Y5_N2 1 " "Info: 5: + IC(1.138 ns) + CELL(0.200 ns) = 16.009 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { SMG:u1|Mux65~0 SMG:u1|Mux65~1 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.511 ns) 17.700 ns SMG:u1\|Mux65~2 6 COMB LC_X5_Y5_N2 1 " "Info: 6: + IC(1.180 ns) + CELL(0.511 ns) = 17.700 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { SMG:u1|Mux65~1 SMG:u1|Mux65~2 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 18.613 ns SMG:u1\|Mux65~3 7 COMB LC_X5_Y5_N8 1 " "Info: 7: + IC(0.713 ns) + CELL(0.200 ns) = 18.613 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { SMG:u1|Mux65~2 SMG:u1|Mux65~3 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 19.509 ns SMG:u1\|b\[5\] 8 REG LC_X5_Y5_N9 1 " "Info: 8: + IC(0.305 ns) + CELL(0.591 ns) = 19.509 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.856 ns ( 19.77 % ) " "Info: Total cell delay = 3.856 ns ( 19.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.653 ns ( 80.23 % ) " "Info: Total interconnect delay = 15.653 ns ( 80.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.509 ns" { clear STATE:u7|data_menuled[5]~5 SMG:u1|Mux1~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "19.509 ns" { clear {} clear~combout {} STATE:u7|data_menuled[5]~5 {} SMG:u1|Mux1~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 4.080ns 7.471ns 0.766ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns SMG:u1\|b\[5\] 3 REG LC_X5_Y5_N9 1 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.509 ns" { clear STATE:u7|data_menuled[5]~5 SMG:u1|Mux1~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "19.509 ns" { clear {} clear~combout {} STATE:u7|data_menuled[5]~5 {} SMG:u1|Mux1~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 4.080ns 7.471ns 0.766ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dzcolgre_out\[6\] DZ:u2\|col_g\[4\] 24.940 ns register " "Info: tco from clock \"clk\" to destination pin \"dzcolgre_out\[6\]\" through register \"DZ:u2\|col_g\[4\]\" is 24.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.890 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 20.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns CLKD:u6\|clk_1 3 REG LC_X10_Y5_N2 18 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y5_N2; Fanout = 18; REG Node = 'CLKD:u6\|clk_1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.522 ns) + CELL(1.294 ns) 14.328 ns DZ:u2\|c_cnt\[1\] 4 REG LC_X2_Y7_N7 8 " "Info: 4: + IC(4.522 ns) + CELL(1.294 ns) = 14.328 ns; Loc. = LC_X2_Y7_N7; Fanout = 8; REG Node = 'DZ:u2\|c_cnt\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.816 ns" { CLKD:u6|clk_1 DZ:u2|c_cnt[1] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.511 ns) 15.790 ns DZ:u2\|Equal8~0 5 COMB LC_X2_Y7_N8 6 " "Info: 5: + IC(0.951 ns) + CELL(0.511 ns) = 15.790 ns; Loc. = LC_X2_Y7_N8; Fanout = 6; COMB Node = 'DZ:u2\|Equal8~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { DZ:u2|c_cnt[1] DZ:u2|Equal8~0 } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.200 ns) 17.886 ns DZ:u2\|row\[7\]~53 6 COMB LC_X1_Y8_N1 12 " "Info: 6: + IC(1.896 ns) + CELL(0.200 ns) = 17.886 ns; Loc. = LC_X1_Y8_N1; Fanout = 12; COMB Node = 'DZ:u2\|row\[7\]~53'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { DZ:u2|Equal8~0 DZ:u2|row[7]~53 } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.511 ns) 20.890 ns DZ:u2\|col_g\[4\] 7 REG LC_X3_Y4_N5 3 " "Info: 7: + IC(2.493 ns) + CELL(0.511 ns) = 20.890 ns; Loc. = LC_X3_Y4_N5; Fanout = 3; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { DZ:u2|row[7]~53 DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.267 ns ( 30.00 % ) " "Info: Total cell delay = 6.267 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.623 ns ( 70.00 % ) " "Info: Total interconnect delay = 14.623 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "20.890 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 DZ:u2|c_cnt[1] DZ:u2|Equal8~0 DZ:u2|row[7]~53 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "20.890 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} DZ:u2|c_cnt[1] {} DZ:u2|Equal8~0 {} DZ:u2|row[7]~53 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.522ns 0.951ns 1.896ns 2.493ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.050 ns + Longest register pin " "Info: + Longest register to pin delay is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|col_g\[4\] 1 REG LC_X3_Y4_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 3; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(2.322 ns) 4.050 ns dzcolgre_out\[6\] 2 PIN PIN_39 0 " "Info: 2: + IC(1.728 ns) + CELL(2.322 ns) = 4.050 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'dzcolgre_out\[6\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { DZ:u2|col_g[4] dzcolgre_out[6] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 57.33 % ) " "Info: Total cell delay = 2.322 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.728 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.728 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { DZ:u2|col_g[4] dzcolgre_out[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { DZ:u2|col_g[4] {} dzcolgre_out[6] {} } { 0.000ns 1.728ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "20.890 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 DZ:u2|c_cnt[1] DZ:u2|Equal8~0 DZ:u2|row[7]~53 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "20.890 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} DZ:u2|c_cnt[1] {} DZ:u2|Equal8~0 {} DZ:u2|row[7]~53 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.522ns 0.951ns 1.896ns 2.493ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { DZ:u2|col_g[4] dzcolgre_out[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { DZ:u2|col_g[4] {} dzcolgre_out[6] {} } { 0.000ns 1.728ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clear menuled_out\[2\] 10.511 ns Longest " "Info: Longest tpd from source pin \"clear\" to destination pin \"menuled_out\[2\]\" is 10.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_134 161 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 161; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.944 ns) + CELL(0.200 ns) 6.276 ns STATE:u7\|data_menuled\[2\]~2 2 COMB LC_X16_Y3_N7 1 " "Info: 2: + IC(4.944 ns) + CELL(0.200 ns) = 6.276 ns; Loc. = LC_X16_Y3_N7; Fanout = 1; COMB Node = 'STATE:u7\|data_menuled\[2\]~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { clear STATE:u7|data_menuled[2]~2 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(2.322 ns) 10.511 ns menuled_out\[2\] 3 PIN PIN_76 0 " "Info: 3: + IC(1.913 ns) + CELL(2.322 ns) = 10.511 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'menuled_out\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.235 ns" { STATE:u7|data_menuled[2]~2 menuled_out[2] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 34.76 % ) " "Info: Total cell delay = 3.654 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.857 ns ( 65.24 % ) " "Info: Total interconnect delay = 6.857 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.511 ns" { clear STATE:u7|data_menuled[2]~2 menuled_out[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.511 ns" { clear {} clear~combout {} STATE:u7|data_menuled[2]~2 {} menuled_out[2] {} } { 0.000ns 0.000ns 4.944ns 1.913ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STATE:u7\|four_cipher_lenth\[4\]\[1\] systemadmin clk 4.082 ns register " "Info: th for register \"STATE:u7\|four_cipher_lenth\[4\]\[1\]\" (data pin = \"systemadmin\", clock pin = \"clk\") is 4.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns STATE:u7\|four_cipher_lenth\[4\]\[1\] 3 REG LC_X9_Y7_N6 3 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X9_Y7_N6; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.275 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns systemadmin 1 PIN PIN_125 35 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 35; PIN Node = 'systemadmin'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { systemadmin } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.591 ns) 4.275 ns STATE:u7\|four_cipher_lenth\[4\]\[1\] 2 REG LC_X9_Y7_N6 3 " "Info: 2: + IC(2.552 ns) + CELL(0.591 ns) = 4.275 ns; Loc. = LC_X9_Y7_N6; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 40.30 % ) " "Info: Total cell delay = 1.723 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.552 ns ( 59.70 % ) " "Info: Total interconnect delay = 2.552 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 2.552ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 2.552ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 01:26:59 2019 " "Info: Processing ended: Tue Oct 29 01:26:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
