verilog work ../../clk_man.v
verilog work ../example_design/clk_man_exdes.v
