Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Dec 21 15:58:42 2015
| Host              : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 76 register/latch pins with no clock driven by root clock pin: OV7725_PCLK (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: OV7725_VSYNC (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/debounce_0/inst/cclk_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/dilate_0/inst/Line_CLK_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/erode_0/inst/Line_CLK_reg/C (HIGH)

 There are 31 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 986 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.340        0.000                      0                 3866        0.106        0.000                      0                 3866        3.000        0.000                       0                   863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk100                           {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        4.340        0.000                      0                  175        0.263        0.000                      0                  175        4.500        0.000                       0                   117  
  clk_out2_design_1_clk_wiz_0_0        6.650        0.000                      0                 3691        0.106        0.000                      0                 3691       18.750        0.000                       0                   742  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_1/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_1/inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.694ns (30.098%)  route 3.934ns (69.902%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.540    -0.972    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y77                                                      r  design_1_i/PWM_gen_1/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.516 f  design_1_i/PWM_gen_1/inst/count_reg[20]/Q
                         net (fo=4, routed)           1.387     0.871    design_1_i/PWM_gen_1/inst/count_reg[20]
    SLICE_X12Y72         LUT4 (Prop_lut4_I3_O)        0.124     0.995 f  design_1_i/PWM_gen_1/inst/PWM_i_7/O
                         net (fo=3, routed)           0.466     1.461    design_1_i/PWM_gen_1/inst/n_0_PWM_i_7
    SLICE_X12Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.585 r  design_1_i/PWM_gen_1/inst/PWM_i_2/O
                         net (fo=32, routed)          2.081     3.666    design_1_i/PWM_gen_1/inst/n_0_PWM_i_2
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     3.790 r  design_1_i/PWM_gen_1/inst/count[24]_i_2/O
                         net (fo=1, routed)           0.000     3.790    design_1_i/PWM_gen_1/inst/n_0_count[24]_i_2
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.322 r  design_1_i/PWM_gen_1/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.322    design_1_i/PWM_gen_1/inst/n_0_count_reg[28]_i_3
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  design_1_i/PWM_gen_1/inst/count_reg[29]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.656    design_1_i/PWM_gen_1/inst/n_0_count_reg[29]_i_1
    SLICE_X11Y79         FDCE                                         r  design_1_i/PWM_gen_1/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.430     8.434    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y79                                                      r  design_1_i/PWM_gen_1/inst/count_reg[29]/C
                         clock pessimism              0.575     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062     8.997    design_1_i/PWM_gen_1/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_1/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_1/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.671ns (29.811%)  route 3.934ns (70.189%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.540    -0.972    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y77                                                      r  design_1_i/PWM_gen_1/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.516 f  design_1_i/PWM_gen_1/inst/count_reg[20]/Q
                         net (fo=4, routed)           1.387     0.871    design_1_i/PWM_gen_1/inst/count_reg[20]
    SLICE_X12Y72         LUT4 (Prop_lut4_I3_O)        0.124     0.995 f  design_1_i/PWM_gen_1/inst/PWM_i_7/O
                         net (fo=3, routed)           0.466     1.461    design_1_i/PWM_gen_1/inst/n_0_PWM_i_7
    SLICE_X12Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.585 r  design_1_i/PWM_gen_1/inst/PWM_i_2/O
                         net (fo=32, routed)          2.081     3.666    design_1_i/PWM_gen_1/inst/n_0_PWM_i_2
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     3.790 r  design_1_i/PWM_gen_1/inst/count[24]_i_2/O
                         net (fo=1, routed)           0.000     3.790    design_1_i/PWM_gen_1/inst/n_0_count[24]_i_2
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.322 r  design_1_i/PWM_gen_1/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.322    design_1_i/PWM_gen_1/inst/n_0_count_reg[28]_i_3
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     4.633 r  design_1_i/PWM_gen_1/inst/count_reg[29]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.633    design_1_i/PWM_gen_1/inst/n_0_count_reg[31]_i_1
    SLICE_X11Y79         FDCE                                         r  design_1_i/PWM_gen_1/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.430     8.434    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y79                                                      r  design_1_i/PWM_gen_1/inst/count_reg[31]/C
                         clock pessimism              0.575     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062     8.997    design_1_i/PWM_gen_1/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_1/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_1/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.599ns (28.898%)  route 3.934ns (71.102%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.540    -0.972    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y77                                                      r  design_1_i/PWM_gen_1/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.516 f  design_1_i/PWM_gen_1/inst/count_reg[20]/Q
                         net (fo=4, routed)           1.387     0.871    design_1_i/PWM_gen_1/inst/count_reg[20]
    SLICE_X12Y72         LUT4 (Prop_lut4_I3_O)        0.124     0.995 f  design_1_i/PWM_gen_1/inst/PWM_i_7/O
                         net (fo=3, routed)           0.466     1.461    design_1_i/PWM_gen_1/inst/n_0_PWM_i_7
    SLICE_X12Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.585 r  design_1_i/PWM_gen_1/inst/PWM_i_2/O
                         net (fo=32, routed)          2.081     3.666    design_1_i/PWM_gen_1/inst/n_0_PWM_i_2
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     3.790 r  design_1_i/PWM_gen_1/inst/count[24]_i_2/O
                         net (fo=1, routed)           0.000     3.790    design_1_i/PWM_gen_1/inst/n_0_count[24]_i_2
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.322 r  design_1_i/PWM_gen_1/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.322    design_1_i/PWM_gen_1/inst/n_0_count_reg[28]_i_3
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.561 r  design_1_i/PWM_gen_1/inst/count_reg[29]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.561    design_1_i/PWM_gen_1/inst/n_0_count_reg[30]_i_1
    SLICE_X11Y79         FDCE                                         r  design_1_i/PWM_gen_1/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.430     8.434    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y79                                                      r  design_1_i/PWM_gen_1/inst/count_reg[30]/C
                         clock pessimism              0.575     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062     8.997    design_1_i/PWM_gen_1/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_1/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_1/inst/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.583ns (28.692%)  route 3.934ns (71.308%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.540    -0.972    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y77                                                      r  design_1_i/PWM_gen_1/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.516 f  design_1_i/PWM_gen_1/inst/count_reg[20]/Q
                         net (fo=4, routed)           1.387     0.871    design_1_i/PWM_gen_1/inst/count_reg[20]
    SLICE_X12Y72         LUT4 (Prop_lut4_I3_O)        0.124     0.995 f  design_1_i/PWM_gen_1/inst/PWM_i_7/O
                         net (fo=3, routed)           0.466     1.461    design_1_i/PWM_gen_1/inst/n_0_PWM_i_7
    SLICE_X12Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.585 r  design_1_i/PWM_gen_1/inst/PWM_i_2/O
                         net (fo=32, routed)          2.081     3.666    design_1_i/PWM_gen_1/inst/n_0_PWM_i_2
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     3.790 r  design_1_i/PWM_gen_1/inst/count[24]_i_2/O
                         net (fo=1, routed)           0.000     3.790    design_1_i/PWM_gen_1/inst/n_0_count[24]_i_2
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.322 r  design_1_i/PWM_gen_1/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.322    design_1_i/PWM_gen_1/inst/n_0_count_reg[28]_i_3
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.545 r  design_1_i/PWM_gen_1/inst/count_reg[29]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.545    design_1_i/PWM_gen_1/inst/n_0_count_reg[28]_i_1
    SLICE_X11Y79         FDCE                                         r  design_1_i/PWM_gen_1/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.430     8.434    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y79                                                      r  design_1_i/PWM_gen_1/inst/count_reg[28]/C
                         clock pessimism              0.575     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062     8.997    design_1_i/PWM_gen_1/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.378ns (43.170%)  route 3.130ns (56.830%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.615    -0.897    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y68                                                       r  design_1_i/PWM_gen_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  design_1_i/PWM_gen_0/inst/count_reg[20]/Q
                         net (fo=4, routed)           0.841     0.400    design_1_i/PWM_gen_0/inst/count_reg[20]
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.524 f  design_1_i/PWM_gen_0/inst/PWM_i_7/O
                         net (fo=3, routed)           0.975     1.498    design_1_i/PWM_gen_0/inst/n_0_PWM_i_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  design_1_i/PWM_gen_0/inst/PWM_i_2/O
                         net (fo=32, routed)          1.315     2.938    design_1_i/PWM_gen_0/inst/n_0_PWM_i_2
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  design_1_i/PWM_gen_0/inst/count[0]_i_2/O
                         net (fo=1, routed)           0.000     3.062    design_1_i/PWM_gen_0/inst/n_0_count[0]_i_2
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.594 r  design_1_i/PWM_gen_0/inst/count_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.594    design_1_i/PWM_gen_0/inst/n_0_count_reg[4]_i_3
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.708 r  design_1_i/PWM_gen_0/inst/count_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.708    design_1_i/PWM_gen_0/inst/n_0_count_reg[8]_i_3
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.822 r  design_1_i/PWM_gen_0/inst/count_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.822    design_1_i/PWM_gen_0/inst/n_0_count_reg[12]_i_3
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.936 r  design_1_i/PWM_gen_0/inst/count_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.936    design_1_i/PWM_gen_0/inst/n_0_count_reg[16]_i_3
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.050 r  design_1_i/PWM_gen_0/inst/count_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/PWM_gen_0/inst/n_0_count_reg[20]_i_3
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  design_1_i/PWM_gen_0/inst/count_reg[21]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.164    design_1_i/PWM_gen_0/inst/n_0_count_reg[24]_i_3
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.278 r  design_1_i/PWM_gen_0/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/PWM_gen_0/inst/n_0_count_reg[28]_i_3
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.612 r  design_1_i/PWM_gen_0/inst/count_reg[29]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.612    design_1_i/PWM_gen_0/inst/n_0_count_reg[29]_i_1
    SLICE_X0Y70          FDCE                                         r  design_1_i/PWM_gen_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     8.502    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y70                                                       r  design_1_i/PWM_gen_0/inst/count_reg[29]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062     9.066    design_1_i/PWM_gen_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 2.355ns (42.931%)  route 3.130ns (57.069%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.615    -0.897    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y68                                                       r  design_1_i/PWM_gen_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  design_1_i/PWM_gen_0/inst/count_reg[20]/Q
                         net (fo=4, routed)           0.841     0.400    design_1_i/PWM_gen_0/inst/count_reg[20]
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.524 f  design_1_i/PWM_gen_0/inst/PWM_i_7/O
                         net (fo=3, routed)           0.975     1.498    design_1_i/PWM_gen_0/inst/n_0_PWM_i_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  design_1_i/PWM_gen_0/inst/PWM_i_2/O
                         net (fo=32, routed)          1.315     2.938    design_1_i/PWM_gen_0/inst/n_0_PWM_i_2
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  design_1_i/PWM_gen_0/inst/count[0]_i_2/O
                         net (fo=1, routed)           0.000     3.062    design_1_i/PWM_gen_0/inst/n_0_count[0]_i_2
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.594 r  design_1_i/PWM_gen_0/inst/count_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.594    design_1_i/PWM_gen_0/inst/n_0_count_reg[4]_i_3
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.708 r  design_1_i/PWM_gen_0/inst/count_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.708    design_1_i/PWM_gen_0/inst/n_0_count_reg[8]_i_3
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.822 r  design_1_i/PWM_gen_0/inst/count_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.822    design_1_i/PWM_gen_0/inst/n_0_count_reg[12]_i_3
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.936 r  design_1_i/PWM_gen_0/inst/count_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.936    design_1_i/PWM_gen_0/inst/n_0_count_reg[16]_i_3
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.050 r  design_1_i/PWM_gen_0/inst/count_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/PWM_gen_0/inst/n_0_count_reg[20]_i_3
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  design_1_i/PWM_gen_0/inst/count_reg[21]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.164    design_1_i/PWM_gen_0/inst/n_0_count_reg[24]_i_3
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.278 r  design_1_i/PWM_gen_0/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/PWM_gen_0/inst/n_0_count_reg[28]_i_3
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     4.589 r  design_1_i/PWM_gen_0/inst/count_reg[29]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.589    design_1_i/PWM_gen_0/inst/n_0_count_reg[31]_i_1
    SLICE_X0Y70          FDCE                                         r  design_1_i/PWM_gen_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     8.502    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y70                                                       r  design_1_i/PWM_gen_0/inst/count_reg[31]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062     9.066    design_1_i/PWM_gen_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.283ns (42.172%)  route 3.130ns (57.828%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.615    -0.897    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y68                                                       r  design_1_i/PWM_gen_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  design_1_i/PWM_gen_0/inst/count_reg[20]/Q
                         net (fo=4, routed)           0.841     0.400    design_1_i/PWM_gen_0/inst/count_reg[20]
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.524 f  design_1_i/PWM_gen_0/inst/PWM_i_7/O
                         net (fo=3, routed)           0.975     1.498    design_1_i/PWM_gen_0/inst/n_0_PWM_i_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  design_1_i/PWM_gen_0/inst/PWM_i_2/O
                         net (fo=32, routed)          1.315     2.938    design_1_i/PWM_gen_0/inst/n_0_PWM_i_2
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  design_1_i/PWM_gen_0/inst/count[0]_i_2/O
                         net (fo=1, routed)           0.000     3.062    design_1_i/PWM_gen_0/inst/n_0_count[0]_i_2
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.594 r  design_1_i/PWM_gen_0/inst/count_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.594    design_1_i/PWM_gen_0/inst/n_0_count_reg[4]_i_3
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.708 r  design_1_i/PWM_gen_0/inst/count_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.708    design_1_i/PWM_gen_0/inst/n_0_count_reg[8]_i_3
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.822 r  design_1_i/PWM_gen_0/inst/count_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.822    design_1_i/PWM_gen_0/inst/n_0_count_reg[12]_i_3
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.936 r  design_1_i/PWM_gen_0/inst/count_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.936    design_1_i/PWM_gen_0/inst/n_0_count_reg[16]_i_3
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.050 r  design_1_i/PWM_gen_0/inst/count_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/PWM_gen_0/inst/n_0_count_reg[20]_i_3
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  design_1_i/PWM_gen_0/inst/count_reg[21]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.164    design_1_i/PWM_gen_0/inst/n_0_count_reg[24]_i_3
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.278 r  design_1_i/PWM_gen_0/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/PWM_gen_0/inst/n_0_count_reg[28]_i_3
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.517 r  design_1_i/PWM_gen_0/inst/count_reg[29]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.517    design_1_i/PWM_gen_0/inst/n_0_count_reg[30]_i_1
    SLICE_X0Y70          FDCE                                         r  design_1_i/PWM_gen_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     8.502    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y70                                                       r  design_1_i/PWM_gen_0/inst/count_reg[30]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062     9.066    design_1_i/PWM_gen_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.267ns (42.001%)  route 3.130ns (57.999%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.615    -0.897    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y68                                                       r  design_1_i/PWM_gen_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  design_1_i/PWM_gen_0/inst/count_reg[20]/Q
                         net (fo=4, routed)           0.841     0.400    design_1_i/PWM_gen_0/inst/count_reg[20]
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.524 f  design_1_i/PWM_gen_0/inst/PWM_i_7/O
                         net (fo=3, routed)           0.975     1.498    design_1_i/PWM_gen_0/inst/n_0_PWM_i_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  design_1_i/PWM_gen_0/inst/PWM_i_2/O
                         net (fo=32, routed)          1.315     2.938    design_1_i/PWM_gen_0/inst/n_0_PWM_i_2
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  design_1_i/PWM_gen_0/inst/count[0]_i_2/O
                         net (fo=1, routed)           0.000     3.062    design_1_i/PWM_gen_0/inst/n_0_count[0]_i_2
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.594 r  design_1_i/PWM_gen_0/inst/count_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.594    design_1_i/PWM_gen_0/inst/n_0_count_reg[4]_i_3
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.708 r  design_1_i/PWM_gen_0/inst/count_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.708    design_1_i/PWM_gen_0/inst/n_0_count_reg[8]_i_3
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.822 r  design_1_i/PWM_gen_0/inst/count_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.822    design_1_i/PWM_gen_0/inst/n_0_count_reg[12]_i_3
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.936 r  design_1_i/PWM_gen_0/inst/count_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.936    design_1_i/PWM_gen_0/inst/n_0_count_reg[16]_i_3
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.050 r  design_1_i/PWM_gen_0/inst/count_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/PWM_gen_0/inst/n_0_count_reg[20]_i_3
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  design_1_i/PWM_gen_0/inst/count_reg[21]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.164    design_1_i/PWM_gen_0/inst/n_0_count_reg[24]_i_3
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.278 r  design_1_i/PWM_gen_0/inst/count_reg[25]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/PWM_gen_0/inst/n_0_count_reg[28]_i_3
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.501 r  design_1_i/PWM_gen_0/inst/count_reg[29]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.501    design_1_i/PWM_gen_0/inst/n_0_count_reg[28]_i_1
    SLICE_X0Y70          FDCE                                         r  design_1_i/PWM_gen_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     8.502    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y70                                                       r  design_1_i/PWM_gen_0/inst/count_reg[28]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062     9.066    design_1_i/PWM_gen_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.264ns (41.969%)  route 3.130ns (58.031%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.615    -0.897    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y68                                                       r  design_1_i/PWM_gen_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  design_1_i/PWM_gen_0/inst/count_reg[20]/Q
                         net (fo=4, routed)           0.841     0.400    design_1_i/PWM_gen_0/inst/count_reg[20]
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.524 f  design_1_i/PWM_gen_0/inst/PWM_i_7/O
                         net (fo=3, routed)           0.975     1.498    design_1_i/PWM_gen_0/inst/n_0_PWM_i_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  design_1_i/PWM_gen_0/inst/PWM_i_2/O
                         net (fo=32, routed)          1.315     2.938    design_1_i/PWM_gen_0/inst/n_0_PWM_i_2
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  design_1_i/PWM_gen_0/inst/count[0]_i_2/O
                         net (fo=1, routed)           0.000     3.062    design_1_i/PWM_gen_0/inst/n_0_count[0]_i_2
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.594 r  design_1_i/PWM_gen_0/inst/count_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.594    design_1_i/PWM_gen_0/inst/n_0_count_reg[4]_i_3
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.708 r  design_1_i/PWM_gen_0/inst/count_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.708    design_1_i/PWM_gen_0/inst/n_0_count_reg[8]_i_3
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.822 r  design_1_i/PWM_gen_0/inst/count_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.822    design_1_i/PWM_gen_0/inst/n_0_count_reg[12]_i_3
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.936 r  design_1_i/PWM_gen_0/inst/count_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.936    design_1_i/PWM_gen_0/inst/n_0_count_reg[16]_i_3
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.050 r  design_1_i/PWM_gen_0/inst/count_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/PWM_gen_0/inst/n_0_count_reg[20]_i_3
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  design_1_i/PWM_gen_0/inst/count_reg[21]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.164    design_1_i/PWM_gen_0/inst/n_0_count_reg[24]_i_3
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.498 r  design_1_i/PWM_gen_0/inst/count_reg[25]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.498    design_1_i/PWM_gen_0/inst/n_0_count_reg[25]_i_1
    SLICE_X0Y69          FDCE                                         r  design_1_i/PWM_gen_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     8.502    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y69                                                       r  design_1_i/PWM_gen_0/inst/count_reg[25]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062     9.066    design_1_i/PWM_gen_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 design_1_i/PWM_gen_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.241ns (41.720%)  route 3.130ns (58.280%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.615    -0.897    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y68                                                       r  design_1_i/PWM_gen_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  design_1_i/PWM_gen_0/inst/count_reg[20]/Q
                         net (fo=4, routed)           0.841     0.400    design_1_i/PWM_gen_0/inst/count_reg[20]
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.524 f  design_1_i/PWM_gen_0/inst/PWM_i_7/O
                         net (fo=3, routed)           0.975     1.498    design_1_i/PWM_gen_0/inst/n_0_PWM_i_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  design_1_i/PWM_gen_0/inst/PWM_i_2/O
                         net (fo=32, routed)          1.315     2.938    design_1_i/PWM_gen_0/inst/n_0_PWM_i_2
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  design_1_i/PWM_gen_0/inst/count[0]_i_2/O
                         net (fo=1, routed)           0.000     3.062    design_1_i/PWM_gen_0/inst/n_0_count[0]_i_2
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.594 r  design_1_i/PWM_gen_0/inst/count_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.594    design_1_i/PWM_gen_0/inst/n_0_count_reg[4]_i_3
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.708 r  design_1_i/PWM_gen_0/inst/count_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.708    design_1_i/PWM_gen_0/inst/n_0_count_reg[8]_i_3
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.822 r  design_1_i/PWM_gen_0/inst/count_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.822    design_1_i/PWM_gen_0/inst/n_0_count_reg[12]_i_3
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.936 r  design_1_i/PWM_gen_0/inst/count_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.936    design_1_i/PWM_gen_0/inst/n_0_count_reg[16]_i_3
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.050 r  design_1_i/PWM_gen_0/inst/count_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/PWM_gen_0/inst/n_0_count_reg[20]_i_3
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  design_1_i/PWM_gen_0/inst/count_reg[21]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.164    design_1_i/PWM_gen_0/inst/n_0_count_reg[24]_i_3
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     4.475 r  design_1_i/PWM_gen_0/inst/count_reg[25]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.475    design_1_i/PWM_gen_0/inst/n_0_count_reg[27]_i_1
    SLICE_X0Y69          FDCE                                         r  design_1_i/PWM_gen_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     8.502    design_1_i/PWM_gen_0/inst/clk_pwm
    SLICE_X0Y69                                                       r  design_1_i/PWM_gen_0/inst/count_reg[27]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062     9.066    design_1_i/PWM_gen_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  4.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/dwe_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/dwe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.548    -0.633    design_1_i/xadc_0/inst/clk100
    SLICE_X31Y75                                                      r  design_1_i/xadc_0/inst/dwe_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/xadc_0/inst/dwe_reg_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.324    design_1_i/xadc_0/inst/n_0_dwe_reg_reg[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  design_1_i/xadc_0/inst/dwe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/xadc_0/inst/n_0_dwe_reg[0]_i_1
    SLICE_X31Y75         FDRE                                         r  design_1_i/xadc_0/inst/dwe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.813    -0.876    design_1_i/xadc_0/inst/clk100
    SLICE_X31Y75                                                      r  design_1_i/xadc_0/inst/dwe_reg_reg[0]/C
                         clock pessimism              0.243    -0.633    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.091    -0.542    design_1_i/xadc_0/inst/dwe_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/PWM_gen_1/inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_1/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.551    -0.630    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y74                                                      r  design_1_i/PWM_gen_1/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  design_1_i/PWM_gen_1/inst/count_reg[10]/Q
                         net (fo=7, routed)           0.122    -0.368    design_1_i/PWM_gen_1/inst/count_reg[10]
    SLICE_X11Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  design_1_i/PWM_gen_1/inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/PWM_gen_1/inst/n_0_count[10]_i_2
    SLICE_X11Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.257 r  design_1_i/PWM_gen_1/inst/count_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.257    design_1_i/PWM_gen_1/inst/n_0_count_reg[10]_i_1
    SLICE_X11Y74         FDCE                                         r  design_1_i/PWM_gen_1/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.817    -0.872    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y74                                                      r  design_1_i/PWM_gen_1/inst/count_reg[10]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X11Y74         FDCE (Hold_fdce_C_D)         0.105    -0.525    design_1_i/PWM_gen_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.309%)  route 0.224ns (51.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.548    -0.633    design_1_i/xadc_0/inst/clk100
    SLICE_X30Y75                                                      r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.224    -0.246    design_1_i/xadc_0/inst/n_0_FSM_sequential_state_reg[0]
    SLICE_X30Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  design_1_i/xadc_0/inst/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/xadc_0/inst/n_0_FSM_sequential_state[3]_i_1
    SLICE_X30Y74         FDRE                                         r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.813    -0.876    design_1_i/xadc_0/inst/clk100
    SLICE_X30Y74                                                      r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.275    -0.601    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.121    -0.480    design_1_i/xadc_0/inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.548    -0.633    design_1_i/xadc_0/inst/clk100
    SLICE_X30Y74                                                      r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  design_1_i/xadc_0/inst/FSM_sequential_state_reg[4]/Q
                         net (fo=25, routed)          0.198    -0.271    design_1_i/xadc_0/inst/n_0_FSM_sequential_state_reg[4]
    SLICE_X30Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.226 r  design_1_i/xadc_0/inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/xadc_0/inst/n_0_FSM_sequential_state[2]_i_1
    SLICE_X30Y74         FDRE                                         r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.813    -0.876    design_1_i/xadc_0/inst/clk100
    SLICE_X30Y74                                                      r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.243    -0.633    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.121    -0.512    design_1_i/xadc_0/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/di_drp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/u_xadc/inst/DI[8]
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.212%)  route 0.093ns (39.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.548    -0.633    design_1_i/xadc_0/inst/clk100
    SLICE_X29Y75                                                      r  design_1_i/xadc_0/inst/di_drp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/xadc_0/inst/di_drp_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.399    design_1_i/xadc_0/inst/u_xadc/di_in[8]
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_0/inst/u_xadc/inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.815    -0.875    design_1_i/xadc_0/inst/u_xadc/dclk_in
    XADC_X0Y0                                                         r  design_1_i/xadc_0/inst/u_xadc/inst/DCLK
                         clock pessimism              0.255    -0.620    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DI[8])
                                                     -0.069    -0.689    design_1_i/xadc_0/inst/u_xadc/inst
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.107%)  route 0.235ns (52.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.548    -0.633    design_1_i/xadc_0/inst/clk100
    SLICE_X30Y74                                                      r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.235    -0.235    design_1_i/xadc_0/inst/n_0_FSM_sequential_state_reg[3]
    SLICE_X30Y75         LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  design_1_i/xadc_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/xadc_0/inst/n_0_FSM_sequential_state[1]_i_1
    SLICE_X30Y75         FDRE                                         r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.813    -0.876    design_1_i/xadc_0/inst/clk100
    SLICE_X30Y75                                                      r  design_1_i/xadc_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.601    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120    -0.481    design_1_i/xadc_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/daddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/u_xadc/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.494%)  route 0.096ns (40.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.549    -0.632    design_1_i/xadc_0/inst/clk100
    SLICE_X28Y76                                                      r  design_1_i/xadc_0/inst/daddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/xadc_0/inst/daddr_reg[2]/Q
                         net (fo=1, routed)           0.096    -0.395    design_1_i/xadc_0/inst/u_xadc/daddr_in[2]
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_0/inst/u_xadc/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.815    -0.875    design_1_i/xadc_0/inst/u_xadc/dclk_in
    XADC_X0Y0                                                         r  design_1_i/xadc_0/inst/u_xadc/inst/DCLK
                         clock pessimism              0.255    -0.620    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[2])
                                                     -0.072    -0.692    design_1_i/xadc_0/inst/u_xadc/inst
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/u_xadc/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.238%)  route 0.097ns (40.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.549    -0.632    design_1_i/xadc_0/inst/clk100
    SLICE_X28Y76                                                      r  design_1_i/xadc_0/inst/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/xadc_0/inst/daddr_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.394    design_1_i/xadc_0/inst/u_xadc/daddr_in[4]
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_0/inst/u_xadc/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.815    -0.875    design_1_i/xadc_0/inst/u_xadc/dclk_in
    XADC_X0Y0                                                         r  design_1_i/xadc_0/inst/u_xadc/inst/DCLK
                         clock pessimism              0.255    -0.620    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[4])
                                                     -0.072    -0.692    design_1_i/xadc_0/inst/u_xadc/inst
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/PWM_gen_1/inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_gen_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.285ns (70.108%)  route 0.122ns (29.892%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.551    -0.630    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y74                                                      r  design_1_i/PWM_gen_1/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  design_1_i/PWM_gen_1/inst/count_reg[10]/Q
                         net (fo=7, routed)           0.122    -0.368    design_1_i/PWM_gen_1/inst/count_reg[10]
    SLICE_X11Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  design_1_i/PWM_gen_1/inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/PWM_gen_1/inst/n_0_count[10]_i_2
    SLICE_X11Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.224 r  design_1_i/PWM_gen_1/inst/count_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.224    design_1_i/PWM_gen_1/inst/n_0_count_reg[11]_i_1
    SLICE_X11Y74         FDCE                                         r  design_1_i/PWM_gen_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.817    -0.872    design_1_i/PWM_gen_1/inst/clk_pwm
    SLICE_X11Y74                                                      r  design_1_i/PWM_gen_1/inst/count_reg[11]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X11Y74         FDCE (Hold_fdce_C_D)         0.105    -0.525    design_1_i/PWM_gen_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/xadc_0/inst/den_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_0/inst/den_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.549    -0.632    design_1_i/xadc_0/inst/clk100
    SLICE_X31Y76                                                      r  design_1_i/xadc_0/inst/den_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/xadc_0/inst/den_reg_reg[1]/Q
                         net (fo=3, routed)           0.218    -0.273    design_1_i/xadc_0/inst/n_0_den_reg_reg[1]
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  design_1_i/xadc_0/inst/den_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/xadc_0/inst/n_0_den_reg[0]_i_1
    SLICE_X31Y76         FDRE                                         r  design_1_i/xadc_0/inst/den_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.815    -0.875    design_1_i/xadc_0/inst/clk100
    SLICE_X31Y76                                                      r  design_1_i/xadc_0/inst/den_reg_reg[0]/C
                         clock pessimism              0.243    -0.632    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.092    -0.540    design_1_i/xadc_0/inst/den_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                              
Min Period        n/a     XADC/DCLK           n/a            4.000     10.000  6.000    XADC_X0Y0        design_1_i/xadc_0/inst/u_xadc/inst/DCLK          
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X1Y67      design_1_i/PWM_gen_0/inst/PWM_reg/C              
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y63      design_1_i/PWM_gen_0/inst/count_reg[0]/C         
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y65      design_1_i/PWM_gen_0/inst/count_reg[10]/C        
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y65      design_1_i/PWM_gen_0/inst/count_reg[11]/C        
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y66      design_1_i/PWM_gen_0/inst/count_reg[12]/C        
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y66      design_1_i/PWM_gen_0/inst/count_reg[13]/C        
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y66      design_1_i/PWM_gen_0/inst/count_reg[14]/C        
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[20]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[21]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[22]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[23]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[24]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[25]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[26]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[27]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y70      design_1_i/PWM_gen_0/inst/count_reg[28]/C        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y70      design_1_i/PWM_gen_0/inst/count_reg[29]/C        
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y65      design_1_i/PWM_gen_0/inst/count_reg[10]/C        
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y65      design_1_i/PWM_gen_0/inst/count_reg[11]/C        
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[20]/C        
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[21]/C        
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[22]/C        
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y68      design_1_i/PWM_gen_0/inst/count_reg[23]/C        
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[24]/C        
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[24]/C        
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[25]/C        
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y69      design_1_i/PWM_gen_0/inst/count_reg[25]/C        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/s_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Saturation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        33.244ns  (logic 20.210ns (60.793%)  route 13.034ns (39.207%))
  Logic Levels:           60  (CARRY4=46 LUT2=1 LUT3=12 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.654    -0.858    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y14                                                       r  design_1_i/rgb2hsv_top_0/inst/s_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.291     1.433 r  design_1_i/rgb2hsv_top_0/inst/s_dividend_reg/P[15]
                         net (fo=2, routed)           1.772     3.205    design_1_i/rgb2hsv_top_0/inst/n_90_s_dividend_reg
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.329 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_116/O
                         net (fo=1, routed)           0.416     3.745    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_116
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.401 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.401    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_92
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.515    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_89
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.786 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.871     5.658    design_1_i/rgb2hsv_top_0/inst/n_3_Saturation_reg[7]_i_88
    SLICE_X14Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.502 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.502    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_80
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.619 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.619    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_77
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.776 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.741     7.516    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_76
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     7.848    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_87
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.381    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_68
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_65
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.655 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.663     9.318    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_64
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.332     9.650 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000     9.650    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_75
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.200 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.200    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_56
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.439 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_53/O[2]
                         net (fo=2, routed)           0.822    11.261    design_1_i/rgb2hsv_top_0/inst/n_5_Saturation_reg[7]_i_53
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.302    11.563 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_57/O
                         net (fo=1, routed)           0.000    11.563    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_57
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.939 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.939    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_41
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.096 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.818    12.914    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_40
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_51/O
                         net (fo=1, routed)           0.000    13.246    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_51
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.796 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.796    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_32
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.910    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_29
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.067 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.534    14.601    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_28
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    14.930 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    14.930    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_39
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.463 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.463    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_17
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.580    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_14
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.737 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.741    16.479    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_13
    SLICE_X7Y40          LUT3 (Prop_lut3_I0_O)        0.332    16.811 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_27/O
                         net (fo=1, routed)           0.000    16.811    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_27
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.361 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_8
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_4
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.605    18.237    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_3
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.329    18.566 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    18.566    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_24
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.116 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.116    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_7
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.230 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.230    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_2
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.408 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.631    20.038    design_1_i/rgb2hsv_top_0/inst/s_quotient[7]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.329    20.367 r  design_1_i/rgb2hsv_top_0/inst/Saturation[6]_i_12/O
                         net (fo=1, routed)           0.000    20.367    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[6]_i_12
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.917 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.917    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[6]_i_5
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.031    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[6]_i_2
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.209 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.882    22.092    design_1_i/rgb2hsv_top_0/inst/s_quotient[6]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.877 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.877    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[5]_i_5
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.991 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[5]_i_2
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.169 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.628    23.796    design_1_i/rgb2hsv_top_0/inst/s_quotient[5]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.329    24.125 r  design_1_i/rgb2hsv_top_0/inst/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    24.125    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[4]_i_12
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.675 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.675    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[4]_i_5
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.789    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[4]_i_2
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.967 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.640    25.607    design_1_i/rgb2hsv_top_0/inst/s_quotient[4]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.329    25.936 r  design_1_i/rgb2hsv_top_0/inst/Saturation[3]_i_11/O
                         net (fo=1, routed)           0.000    25.936    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[3]_i_11
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.334 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.334    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[3]_i_5
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.448 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.448    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[3]_i_2
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.626 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.909    27.535    design_1_i/rgb2hsv_top_0/inst/s_quotient[3]
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.329    27.864 r  design_1_i/rgb2hsv_top_0/inst/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    27.864    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[2]_i_12
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.414 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.414    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[2]_i_5
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.528    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[2]_i_2
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.706 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.630    29.336    design_1_i/rgb2hsv_top_0/inst/s_quotient[2]
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    29.665 r  design_1_i/rgb2hsv_top_0/inst/Saturation[1]_i_12/O
                         net (fo=1, routed)           0.000    29.665    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[1]_i_12
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.215 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.215    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[1]_i_5
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.329    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[1]_i_2
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.507 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.732    31.238    design_1_i/rgb2hsv_top_0/inst/s_quotient[1]
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    31.567 r  design_1_i/rgb2hsv_top_0/inst/Saturation[0]_i_12/O
                         net (fo=1, routed)           0.000    31.567    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[0]_i_12
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.117 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.117    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[0]_i_5
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.231 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.231    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[0]_i_2
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.155    32.386 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    32.386    design_1_i/rgb2hsv_top_0/inst/s_quotient[0]
    SLICE_X0Y38          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.516    38.521    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X0Y38                                                       r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[0]/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.046    39.036    design_1_i/rgb2hsv_top_0/inst/Saturation_reg[0]
  -------------------------------------------------------------------
                         required time                         39.036    
                         arrival time                         -32.386    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        32.341ns  (logic 19.228ns (59.454%)  route 13.113ns (40.546%))
  Logic Levels:           56  (CARRY4=41 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.788    28.960    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861    29.821 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.821    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_3
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.155 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_3/O[1]
                         net (fo=1, routed)           0.990    31.146    design_1_i/rgb2hsv_top_0/inst/n_6_Hue_reg[6]_i_3
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.331    31.477 r  design_1_i/rgb2hsv_top_0/inst/Hue[4]_i_1/O
                         net (fo=1, routed)           0.000    31.477    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[4]_i_1
    SLICE_X7Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X7Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[4]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    39.054    design_1_i/rgb2hsv_top_0/inst/Hue_reg[4]
  -------------------------------------------------------------------
                         required time                         39.054    
                         arrival time                         -31.477    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        32.196ns  (logic 19.132ns (59.424%)  route 13.064ns (40.576%))
  Logic Levels:           56  (CARRY4=41 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.788    28.960    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861    29.821 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.821    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_3
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.060 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_3/O[2]
                         net (fo=1, routed)           0.941    31.002    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[6]_i_3
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.330    31.332 r  design_1_i/rgb2hsv_top_0/inst/Hue[5]_i_1/O
                         net (fo=1, routed)           0.000    31.332    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[5]_i_1
    SLICE_X7Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X7Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[5]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    39.054    design_1_i/rgb2hsv_top_0/inst/Hue_reg[5]
  -------------------------------------------------------------------
                         required time                         39.054    
                         arrival time                         -31.332    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        32.144ns  (logic 19.227ns (59.815%)  route 12.917ns (40.186%))
  Logic Levels:           57  (CARRY4=42 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.788    28.960    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861    29.821 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.821    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_3
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.935 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.935    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_3
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.157 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.795    30.952    design_1_i/rgb2hsv_top_0/inst/n_7_Hue_reg[7]_i_3
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.328    31.280 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_1/O
                         net (fo=1, routed)           0.000    31.280    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_1
    SLICE_X7Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X7Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    39.054    design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]
  -------------------------------------------------------------------
                         required time                         39.054    
                         arrival time                         -31.280    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        32.029ns  (logic 19.182ns (59.890%)  route 12.847ns (40.110%))
  Logic Levels:           56  (CARRY4=41 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.788    28.960    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861    29.821 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.821    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_3
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.134 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_3/O[3]
                         net (fo=1, routed)           0.724    30.859    design_1_i/rgb2hsv_top_0/inst/n_4_Hue_reg[6]_i_3
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.306    31.165 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_1/O
                         net (fo=1, routed)           0.000    31.165    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_1
    SLICE_X7Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X7Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    39.010    design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        32.018ns  (logic 19.084ns (59.603%)  route 12.934ns (40.397%))
  Logic Levels:           56  (CARRY4=41 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.788    28.960    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861    29.821 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.821    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_3
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.812    30.855    design_1_i/rgb2hsv_top_0/inst/n_7_Hue_reg[6]_i_3
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.299    31.154 r  design_1_i/rgb2hsv_top_0/inst/Hue[3]_i_1/O
                         net (fo=1, routed)           0.000    31.154    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[3]_i_1
    SLICE_X7Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X7Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[3]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    39.010    design_1_i/rgb2hsv_top_0/inst/Hue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                         -31.154    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        31.942ns  (logic 18.972ns (59.396%)  route 12.970ns (40.604%))
  Logic Levels:           56  (CARRY4=40 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 f  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.774    28.947    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.329    29.276 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_7/O
                         net (fo=1, routed)           0.000    29.276    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_7
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    29.884 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_2/O[3]
                         net (fo=1, routed)           0.861    30.745    design_1_i/rgb2hsv_top_0/inst/n_4_Hue_reg[2]_i_2
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.333    31.078 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_1/O
                         net (fo=1, routed)           0.000    31.078    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_1
    SLICE_X5Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X5Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.075    39.054    design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]
  -------------------------------------------------------------------
                         required time                         39.054    
                         arrival time                         -31.078    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        31.665ns  (logic 18.758ns (59.238%)  route 12.907ns (40.762%))
  Logic Levels:           55  (CARRY4=40 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.788    28.960    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.753    29.713 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_3/O[1]
                         net (fo=1, routed)           0.785    30.498    design_1_i/rgb2hsv_top_0/inst/n_6_Hue_reg[2]_i_3
    SLICE_X5Y28          LUT3 (Prop_lut3_I2_O)        0.303    30.801 r  design_1_i/rgb2hsv_top_0/inst/Hue[0]_i_1/O
                         net (fo=1, routed)           0.000    30.801    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[0]_i_1
    SLICE_X5Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X5Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[0]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    39.008    design_1_i/rgb2hsv_top_0/inst/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                         39.008    
                         arrival time                         -30.801    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        31.640ns  (logic 18.880ns (59.671%)  route 12.760ns (40.329%))
  Logic Levels:           55  (CARRY4=40 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.648    -0.864    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y12                                                       r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     1.427 r  design_1_i/rgb2hsv_top_0/inst/h_dividend_reg/P[14]
                         net (fo=6, routed)           0.695     2.122    design_1_i/rgb2hsv_top_0/inst/n_91_h_dividend_reg
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.246 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_74/O
                         net (fo=5, routed)           0.588     2.834    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_74
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_66/O
                         net (fo=12, routed)          0.345     3.303    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_66
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.427 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_60/O
                         net (fo=1, routed)           0.647     4.074    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_60
    SLICE_X15Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.581 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.581    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_45
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_44/CO[0]
                         net (fo=11, routed)          0.803     5.655    design_1_i/rgb2hsv_top_0/inst/CO[0]
    SLICE_X15Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.484 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_36
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.598    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_33
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.755 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_32/CO[1]
                         net (fo=11, routed)          0.634     7.389    design_1_i/rgb2hsv_top_0/inst/O1[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.329     7.718 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_43/O
                         net (fo=1, routed)           0.000     7.718    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_43
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_24
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_21
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.525 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_20/CO[1]
                         net (fo=11, routed)          0.762     9.286    design_1_i/rgb2hsv_top_0/inst/O3[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.332     9.618 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_31/O
                         net (fo=1, routed)           0.000     9.618    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_31
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.168 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_15
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.407 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_12/O[2]
                         net (fo=2, routed)           0.822    11.229    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[7]_i_12
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.302    11.531 r  design_1_i/rgb2hsv_top_0/inst/Hue[7]_i_16/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[7]_i_16
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.907 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.907    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[7]_i_8
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.064 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.500    12.564    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_7
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.896 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_60/O
                         net (fo=1, routed)           0.000    12.896    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_60
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.446 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_30
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.560    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_17
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[7]_i_6/CO[1]
                         net (fo=13, routed)          0.854    14.571    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[7]_i_6
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.356 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.356    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_29
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.470    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_16
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.627 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_8/CO[1]
                         net (fo=14, routed)          0.606    16.234    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_8
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    16.563 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_64/O
                         net (fo=1, routed)           0.000    16.563    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_64
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.939 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_40
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_20
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.213 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_9/CO[1]
                         net (fo=14, routed)          0.737    17.950    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_9
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.332    18.282 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_69/O
                         net (fo=1, routed)           0.000    18.282    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_69
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.815 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.815    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_45
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.932 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.932    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_23
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.089 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_10/CO[1]
                         net (fo=14, routed)          0.546    19.634    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_10
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.332    19.966 r  design_1_i/rgb2hsv_top_0/inst/Hue[6]_i_72/O
                         net (fo=1, routed)           0.000    19.966    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[6]_i_72
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.516 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.516    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_50
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.630 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.630    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[6]_i_26
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.787 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[6]_i_11/CO[1]
                         net (fo=14, routed)          0.650    21.437    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[6]_i_11
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.329    21.766 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_50/O
                         net (fo=1, routed)           0.000    21.766    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_50
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.299 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.299    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_28
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.416 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.416    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_16
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.573 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_8/CO[1]
                         net (fo=14, routed)          0.804    23.377    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_8
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.332    23.709 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_53/O
                         net (fo=1, routed)           0.000    23.709    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_53
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.259 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.259    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_33
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.373 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.373    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_19
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.530 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_9/CO[1]
                         net (fo=14, routed)          0.665    25.196    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_9
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.329    25.525 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_56/O
                         net (fo=1, routed)           0.000    25.525    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_56
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.075 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_38
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.189    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_22
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.346 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_10/CO[1]
                         net (fo=14, routed)          0.676    27.022    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_10
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.329    27.351 r  design_1_i/rgb2hsv_top_0/inst/Hue[2]_i_59/O
                         net (fo=1, routed)           0.000    27.351    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[2]_i_59
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.901 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.901    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_43
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.015 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.015    design_1_i/rgb2hsv_top_0/inst/n_0_Hue_reg[2]_i_25
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.172 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_11/CO[1]
                         net (fo=3, routed)           0.788    28.960    design_1_i/rgb2hsv_top_0/inst/n_2_Hue_reg[2]_i_11
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.876    29.836 r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[2]_i_3/O[2]
                         net (fo=1, routed)           0.638    30.474    design_1_i/rgb2hsv_top_0/inst/n_5_Hue_reg[2]_i_3
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.302    30.776 r  design_1_i/rgb2hsv_top_0/inst/Hue[1]_i_1/O
                         net (fo=1, routed)           0.000    30.776    design_1_i/rgb2hsv_top_0/inst/n_0_Hue[1]_i_1
    SLICE_X7Y28          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.505    38.510    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X7Y28                                                       r  design_1_i/rgb2hsv_top_0/inst/Hue_reg[1]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    39.008    design_1_i/rgb2hsv_top_0/inst/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                         39.008    
                         arrival time                         -30.776    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/s_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        31.365ns  (logic 19.062ns (60.776%)  route 12.303ns (39.224%))
  Logic Levels:           56  (CARRY4=43 LUT2=1 LUT3=11 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.654    -0.858    design_1_i/rgb2hsv_top_0/inst/pclk
    DSP48_X0Y14                                                       r  design_1_i/rgb2hsv_top_0/inst/s_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.291     1.433 r  design_1_i/rgb2hsv_top_0/inst/s_dividend_reg/P[15]
                         net (fo=2, routed)           1.772     3.205    design_1_i/rgb2hsv_top_0/inst/n_90_s_dividend_reg
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.329 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_116/O
                         net (fo=1, routed)           0.416     3.745    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_116
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.401 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.401    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_92
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.515    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_89
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.786 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.871     5.658    design_1_i/rgb2hsv_top_0/inst/n_3_Saturation_reg[7]_i_88
    SLICE_X14Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.502 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.502    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_80
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.619 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.619    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_77
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.776 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.741     7.516    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_76
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     7.848    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_87
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.381    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_68
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_65
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.655 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.663     9.318    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_64
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.332     9.650 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000     9.650    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_75
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.200 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.200    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_56
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.439 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_53/O[2]
                         net (fo=2, routed)           0.822    11.261    design_1_i/rgb2hsv_top_0/inst/n_5_Saturation_reg[7]_i_53
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.302    11.563 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_57/O
                         net (fo=1, routed)           0.000    11.563    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_57
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.939 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.939    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_41
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.096 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.818    12.914    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_40
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    13.246 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_51/O
                         net (fo=1, routed)           0.000    13.246    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_51
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.796 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.796    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_32
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.910    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_29
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.067 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.534    14.601    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_28
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    14.930 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    14.930    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_39
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.463 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.463    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_17
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.580 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.580    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_14
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.737 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.741    16.479    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_13
    SLICE_X7Y40          LUT3 (Prop_lut3_I0_O)        0.332    16.811 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_27/O
                         net (fo=1, routed)           0.000    16.811    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_27
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.361 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_8
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_4
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.605    18.237    design_1_i/rgb2hsv_top_0/inst/n_2_Saturation_reg[7]_i_3
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.329    18.566 r  design_1_i/rgb2hsv_top_0/inst/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    18.566    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[7]_i_24
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.116 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.116    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_7
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.230 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.230    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[7]_i_2
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.408 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.631    20.038    design_1_i/rgb2hsv_top_0/inst/s_quotient[7]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.329    20.367 r  design_1_i/rgb2hsv_top_0/inst/Saturation[6]_i_12/O
                         net (fo=1, routed)           0.000    20.367    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[6]_i_12
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.917 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.917    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[6]_i_5
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.031    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[6]_i_2
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.209 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.882    22.092    design_1_i/rgb2hsv_top_0/inst/s_quotient[6]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.877 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.877    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[5]_i_5
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.991 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.991    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[5]_i_2
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.169 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.628    23.796    design_1_i/rgb2hsv_top_0/inst/s_quotient[5]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.329    24.125 r  design_1_i/rgb2hsv_top_0/inst/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    24.125    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[4]_i_12
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.675 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.675    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[4]_i_5
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.789    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[4]_i_2
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.967 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.640    25.607    design_1_i/rgb2hsv_top_0/inst/s_quotient[4]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.329    25.936 r  design_1_i/rgb2hsv_top_0/inst/Saturation[3]_i_11/O
                         net (fo=1, routed)           0.000    25.936    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[3]_i_11
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.334 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.334    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[3]_i_5
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.448 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.448    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[3]_i_2
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.626 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.909    27.535    design_1_i/rgb2hsv_top_0/inst/s_quotient[3]
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.329    27.864 r  design_1_i/rgb2hsv_top_0/inst/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    27.864    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[2]_i_12
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.414 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.414    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[2]_i_5
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.528    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[2]_i_2
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.706 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.630    29.336    design_1_i/rgb2hsv_top_0/inst/s_quotient[2]
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    29.665 r  design_1_i/rgb2hsv_top_0/inst/Saturation[1]_i_12/O
                         net (fo=1, routed)           0.000    29.665    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation[1]_i_12
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.215 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.215    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[1]_i_5
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.329    design_1_i/rgb2hsv_top_0/inst/n_0_Saturation_reg[1]_i_2
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.507 r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    30.507    design_1_i/rgb2hsv_top_0/inst/s_quotient[1]
    SLICE_X3Y38          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         1.516    38.521    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X3Y38                                                       r  design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.017    39.007    design_1_i/rgb2hsv_top_0/inst/Saturation_reg[1]
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                         -30.507    
  -------------------------------------------------------------------
                         slack                                  8.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/RGBrender/RGB_render_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/RGBrender/RGB_render_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.589    -0.592    design_1_i/colorDetect_0/inst/RGBrender/PClk
    SLICE_X3Y32                                                       r  design_1_i/colorDetect_0/inst/RGBrender/RGB_render_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_i/colorDetect_0/inst/RGBrender/RGB_render_temp_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.397    design_1_i/colorDetect_0/inst/RGBrender/RGB_render_temp[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.352 r  design_1_i/colorDetect_0/inst/RGBrender/RGB_render[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    design_1_i/colorDetect_0/inst/RGBrender/n_0_RGB_render[5]_i_1
    SLICE_X2Y32          FDRE                                         r  design_1_i/colorDetect_0/inst/RGBrender/RGB_render_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.858    -0.832    design_1_i/colorDetect_0/inst/RGBrender/PClk
    SLICE_X2Y32                                                       r  design_1_i/colorDetect_0/inst/RGBrender/RGB_render_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.458    design_1_i/colorDetect_0/inst/RGBrender/RGB_render_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/rgb2hsv_top_0/inst/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2hsv_top_0/inst/Value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.580    -0.601    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X5Y24                                                       r  design_1_i/rgb2hsv_top_0/inst/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/rgb2hsv_top_0/inst/v_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.344    design_1_i/rgb2hsv_top_0/inst/v[3]
    SLICE_X3Y24          FDRE                                         r  design_1_i/rgb2hsv_top_0/inst/Value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.850    -0.840    design_1_i/rgb2hsv_top_0/inst/pclk
    SLICE_X3Y24                                                       r  design_1_i/rgb2hsv_top_0/inst/Value_reg[3]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.066    -0.499    design_1_i/rgb2hsv_top_0/inst/Value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.592    -0.589    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X5Y50                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.351    design_1_i/colorDetect_0/inst/cenCalculate/n_0_h_cnt_reg[0]
    SLICE_X4Y50          FDRE                                         r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.863    -0.827    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X4Y50                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[0]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.057    -0.519    design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/H_Sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/HSV_out_temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.591    -0.590    design_1_i/colorDetect_0/inst/PClk
    SLICE_X1Y35                                                       r  design_1_i/colorDetect_0/inst/H_Sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/colorDetect_0/inst/H_Sum_reg[17]/Q
                         net (fo=2, routed)           0.112    -0.337    design_1_i/colorDetect_0/inst/n_0_H_Sum_reg[17]
    SLICE_X3Y35          FDRE                                         r  design_1_i/colorDetect_0/inst/HSV_out_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.861    -0.829    design_1_i/colorDetect_0/inst/PClk
    SLICE_X3Y35                                                       r  design_1_i/colorDetect_0/inst/HSV_out_temp_reg[23]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.070    -0.505    design_1_i/colorDetect_0/inst/HSV_out_temp_reg[23]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.830%)  route 0.121ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.592    -0.589    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X4Y51                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[9]/Q
                         net (fo=1, routed)           0.121    -0.327    design_1_i/colorDetect_0/inst/cenCalculate/n_0_h_cnt_reg[9]
    SLICE_X4Y50          FDRE                                         r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.863    -0.827    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X4Y50                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[9]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.078    -0.495    design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/HSV_out_temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/HSV_detect_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.586    -0.595    design_1_i/colorDetect_0/inst/PClk
    SLICE_X1Y29                                                       r  design_1_i/colorDetect_0/inst/HSV_out_temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/colorDetect_0/inst/HSV_out_temp_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.342    design_1_i/colorDetect_0/inst/HSV_out_temp[16]
    SLICE_X1Y30          FDSE                                         r  design_1_i/colorDetect_0/inst/HSV_detect_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.856    -0.834    design_1_i/colorDetect_0/inst/PClk
    SLICE_X1Y30                                                       r  design_1_i/colorDetect_0/inst/HSV_detect_reg[16]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X1Y30          FDSE (Hold_fdse_C_D)         0.070    -0.510    design_1_i/colorDetect_0/inst/HSV_detect_reg[16]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.592    -0.589    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X4Y51                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[6]/Q
                         net (fo=1, routed)           0.120    -0.329    design_1_i/colorDetect_0/inst/cenCalculate/n_0_h_cnt_reg[6]
    SLICE_X4Y50          FDRE                                         r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.863    -0.827    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X4Y50                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[6]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.076    -0.497    design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/cenCalculate/H_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/cenCalculate/center_line_num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.593    -0.588    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X0Y53                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/H_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  design_1_i/colorDetect_0/inst/cenCalculate/H_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.115    -0.332    design_1_i/colorDetect_0/inst/cenCalculate/H_num_cnt_reg[5]
    SLICE_X3Y53          FDRE                                         r  design_1_i/colorDetect_0/inst/cenCalculate/center_line_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.863    -0.826    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X3Y53                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/center_line_num_reg[5]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.070    -0.502    design_1_i/colorDetect_0/inst/cenCalculate/center_line_num_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.592    -0.589    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X5Y50                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/colorDetect_0/inst/cenCalculate/h_cnt_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.330    design_1_i/colorDetect_0/inst/cenCalculate/n_0_h_cnt_reg[4]
    SLICE_X4Y50          FDRE                                         r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.863    -0.827    design_1_i/colorDetect_0/inst/cenCalculate/PClk
    SLICE_X4Y50                                                       r  design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[4]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.075    -0.501    design_1_i/colorDetect_0/inst/cenCalculate/center_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/colorDetect_0/inst/HSV_out_temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/colorDetect_0/inst/HSV_detect_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.588    -0.593    design_1_i/colorDetect_0/inst/PClk
    SLICE_X0Y31                                                       r  design_1_i/colorDetect_0/inst/HSV_out_temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/colorDetect_0/inst/HSV_out_temp_reg[22]/Q
                         net (fo=1, routed)           0.104    -0.349    design_1_i/colorDetect_0/inst/HSV_out_temp[22]
    SLICE_X2Y31          FDSE                                         r  design_1_i/colorDetect_0/inst/HSV_detect_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=743, routed)         0.857    -0.833    design_1_i/colorDetect_0/inst/PClk
    SLICE_X2Y31                                                       r  design_1_i/colorDetect_0/inst/HSV_detect_reg[22]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDSE (Hold_fdse_C_D)         0.059    -0.520    design_1_i/colorDetect_0/inst/HSV_detect_reg[22]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y3      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y4      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X2Y3      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X2Y4      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y5      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X1Y1      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X1Y2      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                         
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X8Y49      design_1_i/dilate_0/inst/LineBuffer0_reg_0_63_0_0/DP/CLK                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X8Y49      design_1_i/dilate_0/inst/LineBuffer0_reg_0_63_0_0/SP/CLK                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/DP.HIGH/CLK                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/DP.LOW/CLK                                                                                                                         
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/SP.HIGH/CLK                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/SP.LOW/CLK                                                                                                                         
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y42      design_1_i/dilate_0/inst/LineBuffer0_reg_r2_128_255_0_0/DP.HIGH/CLK                                                                                                                     
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y42      design_1_i/dilate_0/inst/LineBuffer0_reg_r2_128_255_0_0/DP.LOW/CLK                                                                                                                      
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y42      design_1_i/dilate_0/inst/LineBuffer0_reg_r2_128_255_0_0/SP.HIGH/CLK                                                                                                                     
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y42      design_1_i/dilate_0/inst/LineBuffer0_reg_r2_128_255_0_0/SP.LOW/CLK                                                                                                                      
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X2Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_0_127_0_0/DP.HIGH/CLK                                                                                                                          
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X2Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_0_127_0_0/DP.LOW/CLK                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X2Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_0_127_0_0/SP.HIGH/CLK                                                                                                                          
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X2Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_0_127_0_0/SP.LOW/CLK                                                                                                                           
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X8Y49      design_1_i/dilate_0/inst/LineBuffer0_reg_0_63_0_0/DP/CLK                                                                                                                                
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X8Y49      design_1_i/dilate_0/inst/LineBuffer0_reg_0_63_0_0/SP/CLK                                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/DP.HIGH/CLK                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/DP.LOW/CLK                                                                                                                         
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/SP.HIGH/CLK                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y48      design_1_i/dilate_0/inst/LineBuffer0_reg_128_255_0_0/SP.LOW/CLK                                                                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



