`timescale 1ns/1ns
`include "cut.vl"

module cuttest;

reg [15:0] a = {16{1'b1}};
wire [15:0] b;

cut c(a,b);

initial begin
	$dumpfile("cuttest.vcd");
	$dumpvars(0,cuttest);
	#100 $finish;
end

endmodule