# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uProcess.srcs/sources_1/new/DataMem.vhd" \
"../../../../uProcess.srcs/sources_1/new/RegisterFile.vhd" \
"../../../../uProcess.srcs/sim_1/new/tb_regFile.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../uProcess.srcs/sources_1/new/Extend.vhd" \

# Do not sort compile order
nosort
