; REQUIRES: comgr-has-transpiler

; gfx1250 is what the rest of the raiser fixtures assemble for, and it is the
; ISA that carries the 96-bit SOP1 literal form the wide-target refusal needs.

; RUN: %llvm-mc -triple=amdgcn-amd-amdhsa -filetype=obj -mcpu=gfx1250 %s -o %t.o
; RUN: %ld.lld -shared %t.o -o %t.hsaco

; RUN: %transpile_cli %t.hsaco \
; RUN:   --dump-decoded=branch_next_kernel,branch_backward_kernel \
; RUN:   | %FileCheck %s --check-prefix=DECODE

; RUN: %transpile_cli %t.hsaco \
; RUN:   --emit-ir=branch_forward_kernel,branch_next_kernel \
; RUN:   --emit-ir=branch_backward_kernel,branch_to_entry_kernel \
; RUN:   --emit-ir=cbranch_scc1_kernel,cbranch_scc0_kernel \
; RUN:   --emit-ir=cbranch_execz_kernel,cbranch_execnz_kernel \
; RUN:   --emit-ir=cbranch_vccz_kernel,cbranch_vccnz_kernel \
; RUN:   --emit-ir=unreachable_tail_kernel > %t.ll
; The raised IR is fed back to the assembly parser, which verifies it. A block
; left without a terminator, or a branch to a block of another function, is
; caught there rather than by a pattern below.
; RUN: %llvm-as %t.ll -o /dev/null
; RUN: %FileCheck %s < %t.ll

; RUN: not %transpile_cli %t.hsaco \
; RUN:   --emit-ir=m0_across_block_kernel,past_kernel_end_kernel \
; RUN:   --emit-ir=inside_wide_inst_kernel,unhandled_kernel 2>&1 \
; RUN:   | %FileCheck %s --check-prefix=REFUSE

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.text

; Each kernel seeds s2 with a value per path and converts it at the join, so
; the phi the conversion reads names the path control took. s_not_b32 is the
; SCC source: notting 0 gives a non-zero result and sets SCC, notting -1 gives
; zero and clears it.

	.globl	branch_forward_kernel
	.p2align	8
	.type	branch_forward_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @branch_forward_kernel(
branch_forward_kernel:
	s_not_b32 s4, 0
; CHECK: [[FW_COND:%scc0.*]] = xor i1 true, true
; CHECK: br i1 [[FW_COND]], label %[[FW_ELSE:.+]], label %[[FW_THEN:.+]]
	s_cbranch_scc0 forward_else
; CHECK: [[FW_THEN]]:
	s_mov_b32 s2, 11
; The forward branch leaves the taken arm, skipping the arm below it.
; CHECK: br label %[[FW_JOIN:.+]]
	s_branch forward_join
; CHECK: [[FW_ELSE]]:
forward_else:
	s_mov_b32 s2, 22
; CHECK: br label %[[FW_JOIN]]
; CHECK: [[FW_JOIN]]:
forward_join:
; CHECK: [[FW_VAL:%.+]] = phi i32 [ 22, %[[FW_ELSE]] ], [ 11, %[[FW_THEN]] ]
; CHECK: uitofp i32 [[FW_VAL]] to float
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

	.globl	branch_next_kernel
	.p2align	8
	.type	branch_next_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @branch_next_kernel(
branch_next_kernel:
	s_mov_b32 s2, 7
; A displacement of zero names the instruction right after the branch, which
; still leads a block of its own.
; DECODE: S_MOV_B32{{.+}}s_mov_b32 s2, 7
; DECODE: S_BRANCH{{.+}}s_branch 0
; CHECK: br label %[[ADJ_BB:.+]]
	s_branch next_target
; CHECK: [[ADJ_BB]]:
next_target:
; CHECK: uitofp i32 7 to float
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

	.globl	branch_backward_kernel
	.p2align	8
	.type	branch_backward_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @branch_backward_kernel(
branch_backward_kernel:
; The register file is allocated in the entry block, which reaches the block
; the first instruction leads.
; CHECK: entry:
; CHECK: br label %[[START:.+]]
; CHECK: [[START]]:
	s_mov_b32 s2, 0
; CHECK: br label %[[LOOP:.+]]
; CHECK: [[LOOP]]:
; A backward displacement is the sign-extended one: the raw field reads 65534,
; which is -2 dwords from the instruction after the branch.
; DECODE: 0x{{.+}}4  S_NOT_B32  s_not_b32 s2, s2
; DECODE-NEXT: 0x{{.+}}8  S_CBRANCH_SCC1  s_cbranch_scc1 65534
backward_head:
; CHECK: [[NOTTED:%.+]] = xor i32 {{.+}}, -1
	s_not_b32 s2, s2
; CHECK: [[LOOP_COND:%.+]] = icmp ne i32 [[NOTTED]], 0
; CHECK: br i1 [[LOOP_COND]], label %[[LOOP]], label %[[AFTER:.+]]
	s_cbranch_scc1 backward_head
; CHECK: [[AFTER]]:
; CHECK: uitofp i32 [[NOTTED]] to float
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

; Both directions of each condition, so a polarity flip shows up as the wrong
; test on one of the two branches.

	.globl	branch_to_entry_kernel
	.p2align	8
	.type	branch_to_entry_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @branch_to_entry_kernel(
branch_to_entry_kernel:
; The branch names the kernel's first instruction, so whatever block that
; instruction raises into takes a predecessor. The block holding the register
; file cannot be that block: LLVM allows no predecessor of a function's entry,
; and the alloca promotion the raise ends with walks off the end of the
; predecessor list of one that has a phi.
; CHECK: entry:
; CHECK: br label %[[HEAD:.+]]
; CHECK: [[HEAD]]:
	s_not_b32 s2, s2
; CHECK: br i1 {{.+}}, label %[[HEAD]], label %[[AFTER:.+]]
	s_cbranch_scc1 branch_to_entry_kernel
; CHECK: [[AFTER]]:
	s_cvt_f32_u32 s3, s2
	s_endpgm

	.globl	cbranch_scc1_kernel
	.p2align	8
	.type	cbranch_scc1_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @cbranch_scc1_kernel(
cbranch_scc1_kernel:
	s_not_b32 s4, 0
; CHECK: br i1 true, label
	s_cbranch_scc1 scc1_second
	s_mov_b32 s2, 11
scc1_second:
	s_not_b32 s4, -1
; CHECK: br i1 false, label
	s_cbranch_scc1 scc1_join
	s_mov_b32 s2, 22
scc1_join:
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

	.globl	cbranch_scc0_kernel
	.p2align	8
	.type	cbranch_scc0_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @cbranch_scc0_kernel(
cbranch_scc0_kernel:
	s_not_b32 s4, -1
; CHECK: [[SCC0_SET:%scc0.*]] = xor i1 false, true
; CHECK: br i1 [[SCC0_SET]], label
	s_cbranch_scc0 scc0_second
	s_mov_b32 s2, 11
scc0_second:
	s_not_b32 s4, 0
; CHECK: [[SCC0_CLEAR:%scc0.*]] = xor i1 true, true
; CHECK: br i1 [[SCC0_CLEAR]], label
	s_cbranch_scc0 scc0_join
	s_mov_b32 s2, 22
scc0_join:
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

	.globl	cbranch_execz_kernel
	.p2align	8
	.type	cbranch_execz_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @cbranch_execz_kernel(
cbranch_execz_kernel:
	s_mov_b32 exec_lo, 0
; CHECK: [[EXECZ_EMPTY:%execz.*]] = icmp eq i32 0, 0
; CHECK: br i1 [[EXECZ_EMPTY]], label
	s_cbranch_execz execz_second
	s_mov_b32 s2, 11
execz_second:
	s_mov_b32 exec_lo, -1
; CHECK: [[EXECZ_FULL:%execz.*]] = icmp eq i32 -1, 0
; CHECK: br i1 [[EXECZ_FULL]], label
	s_cbranch_execz execz_join
	s_mov_b32 s2, 22
execz_join:
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

	.globl	cbranch_execnz_kernel
	.p2align	8
	.type	cbranch_execnz_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @cbranch_execnz_kernel(
cbranch_execnz_kernel:
	s_mov_b32 exec_lo, -1
; CHECK: [[NZ_FULL:%execz.*]] = icmp eq i32 -1, 0
; CHECK: [[NZ_FULL_COND:%execnz.*]] = xor i1 [[NZ_FULL]], true
; CHECK: br i1 [[NZ_FULL_COND]], label
	s_cbranch_execnz execnz_second
	s_mov_b32 s2, 11
execnz_second:
	s_mov_b32 exec_lo, 0
; CHECK: [[NZ_EMPTY:%execz.*]] = icmp eq i32 0, 0
; CHECK: [[NZ_EMPTY_COND:%execnz.*]] = xor i1 [[NZ_EMPTY]], true
; CHECK: br i1 [[NZ_EMPTY_COND]], label
	s_cbranch_execnz execnz_join
	s_mov_b32 s2, 22
execnz_join:
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

; VCC is read as the mask the source wave holding this target lane sees, so the
; condition tests a ballot of that lane's bit rather than the raw register.

	.globl	cbranch_vccz_kernel
	.p2align	8
	.type	cbranch_vccz_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @cbranch_vccz_kernel(
cbranch_vccz_kernel:
	s_mov_b32 vcc_lo, 0
; CHECK: lshr i32 0, %lane_lo
; CHECK: [[Z_BALLOT:%.+]] = call i32 @llvm.amdgcn.ballot.i32(
; CHECK: [[Z_EMPTY:%vccz.*]] = icmp eq i32 [[Z_BALLOT]], 0
; CHECK: br i1 [[Z_EMPTY]], label
	s_cbranch_vccz vccz_second
	s_mov_b32 s2, 11
vccz_second:
	s_mov_b32 vcc_lo, -1
; CHECK: lshr i32 -1, %lane_lo
; CHECK: [[Z_BALLOT_SET:%.+]] = call i32 @llvm.amdgcn.ballot.i32(
; CHECK: [[Z_SET:%vccz.*]] = icmp eq i32 [[Z_BALLOT_SET]], 0
; CHECK: br i1 [[Z_SET]], label
	s_cbranch_vccz vccz_join
	s_mov_b32 s2, 22
vccz_join:
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

	.globl	cbranch_vccnz_kernel
	.p2align	8
	.type	cbranch_vccnz_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @cbranch_vccnz_kernel(
cbranch_vccnz_kernel:
	s_mov_b32 vcc_lo, -1
; CHECK: lshr i32 -1, %lane_lo
; CHECK: [[NZ_SET:%vccz.*]] = icmp eq i32 {{.+}}, 0
; CHECK: [[NZ_SET_COND:%vccnz.*]] = xor i1 [[NZ_SET]], true
; CHECK: br i1 [[NZ_SET_COND]], label
	s_cbranch_vccnz vccnz_second
	s_mov_b32 s2, 11
vccnz_second:
	s_mov_b32 vcc_lo, 0
; CHECK: lshr i32 0, %lane_lo
; CHECK: [[NZ_ZERO:%vccz.*]] = icmp eq i32 {{.+}}, 0
; CHECK: [[NZ_ZERO_COND:%vccnz.*]] = xor i1 [[NZ_ZERO]], true
; CHECK: br i1 [[NZ_ZERO_COND]], label
	s_cbranch_vccnz vccnz_join
	s_mov_b32 s2, 22
vccnz_join:
	s_cvt_f32_u32 s3, s2
; CHECK: ret void
	s_endpgm

	.globl	unreachable_tail_kernel
	.p2align	8
	.type	unreachable_tail_kernel,@function
; CHECK-LABEL: define amdgpu_kernel void @unreachable_tail_kernel(
unreachable_tail_kernel:
	s_mov_b32 s2, 5
	s_not_b32 s4, 0
; CHECK: br i1 true, label %[[TAIL_JOIN:.+]], label %[[TAIL_EXIT:.+]]
	s_cbranch_scc1 tail_join
; CHECK: [[TAIL_EXIT]]:
; CHECK-NEXT: ret void
	s_endpgm
; The scan runs past that terminator to reach the branch target, so what sits
; between the two leads a block nothing reaches, and only the seed the branch
; carried arrives at the join.
	s_mov_b32 s2, 33
; CHECK: [[TAIL_JOIN]]:
tail_join:
; CHECK: uitofp i32 5 to float
	s_cvt_f32_u32 s3, s2
; CHECK: unreached{{.+}}:
; CHECK: br label %[[TAIL_JOIN]]
	s_endpgm

	.globl	m0_across_block_kernel
	.p2align	8
	.type	m0_across_block_kernel,@function
m0_across_block_kernel:
; M0 is a fact of the block that wrote it. The relative move sits in the block
; the branch leads to, so the constant does not reach it and the move is
; refused instead of resolving against a register M0 no longer names.
; REFUSE: unsupported-instruction-form: s_movrels_b32{{.+}}movrel: M0 does not hold a constant here
	s_mov_b32 m0, 10
	s_mov_b32 s17, 17
	s_branch m0_across_target
m0_across_target:
	s_movrels_b32 s5, s7
	s_endpgm

	.globl	past_kernel_end_kernel
	.p2align	8
	.type	past_kernel_end_kernel,@function
past_kernel_end_kernel:
; REFUSE: decodeKernel: branch at .text offset 0x{{.+}} targets 0x{{.+}}, outside the kernel extent
	s_branch 10000
	s_endpgm

	.globl	inside_wide_inst_kernel
	.p2align	8
	.type	inside_wide_inst_kernel,@function
inside_wide_inst_kernel:
; The move below spans three dwords, so a displacement of one dword from the
; instruction after the branch lands in the middle of it.
; REFUSE: decodeKernel: branch target 0x{{.+}} is not the offset of a decoded instruction
	s_branch 1
	s_mov_b64 s[0:1], 0x123456789abcdef
	s_endpgm

	.globl	unhandled_kernel
	.p2align	8
	.type	unhandled_kernel,@function
unhandled_kernel:
; REFUSE: unsupported-instruction-form: s_rfe_i64
	s_rfe_i64 s[0:1]
	s_endpgm

	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel branch_forward_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel branch_next_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel branch_backward_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel branch_to_entry_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel cbranch_scc1_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel cbranch_scc0_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel cbranch_execz_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel cbranch_execnz_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel cbranch_vccz_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel cbranch_vccnz_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel unreachable_tail_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel m0_across_block_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel past_kernel_end_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel inside_wide_inst_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.amdhsa_kernel unhandled_kernel
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 1
		.amdhsa_next_free_sgpr 24
	.end_amdhsa_kernel
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           branch_forward_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         branch_forward_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           branch_next_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         branch_next_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           branch_backward_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         branch_backward_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           branch_to_entry_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         branch_to_entry_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           cbranch_scc1_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         cbranch_scc1_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           cbranch_scc0_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         cbranch_scc0_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           cbranch_execz_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         cbranch_execz_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           cbranch_execnz_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         cbranch_execnz_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           cbranch_vccz_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         cbranch_vccz_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           cbranch_vccnz_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         cbranch_vccnz_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           unreachable_tail_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         unreachable_tail_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           m0_across_block_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         m0_across_block_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           past_kernel_end_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         past_kernel_end_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           inside_wide_inst_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         inside_wide_inst_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           unhandled_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     24
    .symbol:         unhandled_kernel.kd
    .vgpr_count:     1
    .wavefront_size: 32
amdhsa.version: [1, 2]
...
	.end_amdgpu_metadata
