design_1_ALU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.vhd,
design_1_alu_control_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_alu_control_0_0/sim/design_1_alu_control_0_0.vhd,
design_1_controlUnit_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_controlUnit_0_0/sim/design_1_controlUnit_0_0.vhd,
design_1_instmem_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_instmem_0_0/sim/design_1_instmem_0_0.vhd,
design_1_programCounterADD_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_programCounterADD_0_0/sim/design_1_programCounterADD_0_0.vhd,
design_1_regfile_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_regfile_0_0/sim/design_1_regfile_0_0.vhd,
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,
design_1_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,
design_1_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v,
design_1_xlslice_0_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v,
design_1_PC_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
