<stg><name>matrix_vector_product_with_bias_input_layer.1</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:6 %idx_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %store_ln58 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:8 %store_ln0 = store i10 0, i10 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1:0 %phi_mul_load = load i10 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1:1 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1:2 %add_ln60_1 = add i10 %phi_mul_load, i10 13

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1:3 %icmp_ln60 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1:4 %add_ln60 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1:5 %br_ln60 = br i1 %icmp_ln60, void %matrix_vector_product_with_bias_input_layer_loop1_1.split, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.split:0 %zext_ln60 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.split:1 %speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln61"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.split:2 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.split:3 %activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="activations_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.split:4 %br_ln64 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l, i64 %activations, i64 %biases1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc:0 %i_14 = phi i4 %add_ln64, void %for.inc.split, i4 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.split

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:1 %add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.split

]]></Node>
<StgValue><ssdm name="add113"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln64 = icmp_eq  i4 %i_14, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln64 = add i4 %i_14, i4 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln64 = br i1 %icmp_ln64, void %for.inc.split, void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln64 = zext i4 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="4">
<![CDATA[
for.inc.split:1 %zext_ln64_1 = zext i4 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:4 %add_ln66 = add i10 %zext_ln64_1, i10 %phi_mul_load

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:9 %add_ln66_1 = add i12 %zext_ln64, i12 %idx_read

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:10 %zext_ln66_1 = zext i12 %add_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %training_data_addr = getelementptr i64 %training_data, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="training_data_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:12 %training_data_load = load i12 %training_data_addr

]]></Node>
<StgValue><ssdm name="training_data_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc12:0 %store_ln66 = store i64 %add113, i6 %activations_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12:1 %store_ln58 = store i7 %add_ln60, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12:2 %store_ln60 = store i10 %add_ln60_1, i10 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc12:3 %br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:5 %zext_ln66 = zext i10 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:12 %training_data_load = load i12 %training_data_addr

]]></Node>
<StgValue><ssdm name="training_data_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:8 %bitcast_ln66 = bitcast i64 %weights1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:13 %bitcast_ln66_1 = bitcast i64 %training_data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln66_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln65"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:16 %br_ln64 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="70" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l, i64 %activations, i64 %biases1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
for.inc.i.preheader:1 %ret_ln70 = ret

]]></Node>
<StgValue><ssdm name="ret_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="biases1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="biases1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="weights1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="activations" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="training_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="training_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="94" from="StgValue_93" to="phi_mul" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_93" to="j" fromId="93" toId="15">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="training_data" to="specinterface_ln0" fromId="91" toId="16">
</dataflow>
<dataflow id="100" from="empty_8" to="specinterface_ln0" fromId="99" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="105" from="empty_42" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="109" from="empty_42" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="110" from="empty_42" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="111" from="empty_42" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="116" from="empty_42" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="117" from="empty_42" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="17">
</dataflow>
<dataflow id="121" from="biases1" to="specinterface_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="122" from="empty_8" to="specinterface_ln0" fromId="99" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="125" from="empty_42" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="126" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="17">
</dataflow>
<dataflow id="127" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="128" from="empty_42" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="129" from="empty_42" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="130" from="empty_42" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="131" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="133" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="134" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="135" from="empty_42" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="136" from="empty_42" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="137" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="17">
</dataflow>
<dataflow id="138" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="140" from="weights1" to="specinterface_ln0" fromId="89" toId="18">
</dataflow>
<dataflow id="141" from="empty_8" to="specinterface_ln0" fromId="99" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="143" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="144" from="empty_42" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="146" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="147" from="empty_42" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="148" from="empty_42" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="149" from="empty_42" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="150" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="151" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="153" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="154" from="empty_42" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="155" from="empty_42" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="157" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecPipeline" to="specpipeline_ln37" fromId="158" toId="19">
</dataflow>
<dataflow id="160" from="StgValue_101" to="specpipeline_ln37" fromId="101" toId="19">
</dataflow>
<dataflow id="161" from="StgValue_101" to="specpipeline_ln37" fromId="101" toId="19">
</dataflow>
<dataflow id="162" from="StgValue_93" to="specpipeline_ln37" fromId="93" toId="19">
</dataflow>
<dataflow id="163" from="StgValue_101" to="specpipeline_ln37" fromId="101" toId="19">
</dataflow>
<dataflow id="164" from="empty_42" to="specpipeline_ln37" fromId="104" toId="19">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.ap_auto.i12" to="idx_read" fromId="165" toId="20">
</dataflow>
<dataflow id="167" from="idx" to="idx_read" fromId="92" toId="20">
</dataflow>
<dataflow id="169" from="StgValue_168" to="store_ln58" fromId="168" toId="21">
</dataflow>
<dataflow id="170" from="j" to="store_ln58" fromId="15" toId="21">
</dataflow>
<dataflow id="172" from="StgValue_171" to="store_ln0" fromId="171" toId="22">
</dataflow>
<dataflow id="173" from="phi_mul" to="store_ln0" fromId="14" toId="22">
</dataflow>
<dataflow id="174" from="phi_mul" to="phi_mul_load" fromId="14" toId="24">
</dataflow>
<dataflow id="175" from="j" to="j_7" fromId="15" toId="25">
</dataflow>
<dataflow id="176" from="phi_mul_load" to="add_ln60_1" fromId="24" toId="26">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln60_1" fromId="177" toId="26">
</dataflow>
<dataflow id="179" from="j_7" to="icmp_ln60" fromId="25" toId="27">
</dataflow>
<dataflow id="181" from="StgValue_180" to="icmp_ln60" fromId="180" toId="27">
</dataflow>
<dataflow id="182" from="j_7" to="add_ln60" fromId="25" toId="28">
</dataflow>
<dataflow id="184" from="StgValue_183" to="add_ln60" fromId="183" toId="28">
</dataflow>
<dataflow id="185" from="icmp_ln60" to="br_ln60" fromId="27" toId="29">
</dataflow>
<dataflow id="186" from="j_7" to="zext_ln60" fromId="25" toId="30">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln61" fromId="187" toId="31">
</dataflow>
<dataflow id="190" from="StgValue_189" to="speclooptripcount_ln61" fromId="189" toId="31">
</dataflow>
<dataflow id="191" from="StgValue_189" to="speclooptripcount_ln61" fromId="189" toId="31">
</dataflow>
<dataflow id="192" from="StgValue_189" to="speclooptripcount_ln61" fromId="189" toId="31">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="193" toId="32">
</dataflow>
<dataflow id="196" from="empty_12" to="specloopname_ln68" fromId="195" toId="32">
</dataflow>
<dataflow id="197" from="activations" to="activations_addr" fromId="90" toId="33">
</dataflow>
<dataflow id="199" from="StgValue_198" to="activations_addr" fromId="198" toId="33">
</dataflow>
<dataflow id="200" from="zext_ln60" to="activations_addr" fromId="30" toId="33">
</dataflow>
<dataflow id="202" from="matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l" to="call_ln0" fromId="201" toId="35">
</dataflow>
<dataflow id="203" from="activations" to="call_ln0" fromId="90" toId="35">
</dataflow>
<dataflow id="204" from="biases1" to="call_ln0" fromId="88" toId="35">
</dataflow>
<dataflow id="205" from="add_ln64" to="i_14" fromId="39" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln64" to="i_14" fromId="69" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="208" from="StgValue_207" to="i_14" fromId="207" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln64" to="i_14" fromId="34" toId="36">
</dataflow>
<dataflow id="210" from="add" to="add113" fromId="68" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln64" to="add113" fromId="69" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="213" from="StgValue_212" to="add113" fromId="212" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="br_ln64" to="add113" fromId="34" toId="37">
</dataflow>
<dataflow id="215" from="i_14" to="icmp_ln64" fromId="36" toId="38">
</dataflow>
<dataflow id="217" from="StgValue_216" to="icmp_ln64" fromId="216" toId="38">
</dataflow>
<dataflow id="218" from="i_14" to="add_ln64" fromId="36" toId="39">
</dataflow>
<dataflow id="220" from="StgValue_219" to="add_ln64" fromId="219" toId="39">
</dataflow>
<dataflow id="221" from="icmp_ln64" to="br_ln64" fromId="38" toId="40">
</dataflow>
<dataflow id="222" from="i_14" to="zext_ln64" fromId="36" toId="41">
</dataflow>
<dataflow id="223" from="i_14" to="zext_ln64_1" fromId="36" toId="42">
</dataflow>
<dataflow id="224" from="zext_ln64_1" to="add_ln66" fromId="42" toId="43">
</dataflow>
<dataflow id="225" from="phi_mul_load" to="add_ln66" fromId="24" toId="43">
</dataflow>
<dataflow id="226" from="zext_ln64" to="add_ln66_1" fromId="41" toId="44">
</dataflow>
<dataflow id="227" from="idx_read" to="add_ln66_1" fromId="20" toId="44">
</dataflow>
<dataflow id="228" from="add_ln66_1" to="zext_ln66_1" fromId="44" toId="45">
</dataflow>
<dataflow id="229" from="training_data" to="training_data_addr" fromId="91" toId="46">
</dataflow>
<dataflow id="230" from="StgValue_198" to="training_data_addr" fromId="198" toId="46">
</dataflow>
<dataflow id="231" from="zext_ln66_1" to="training_data_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="232" from="training_data_addr" to="training_data_load" fromId="46" toId="47">
</dataflow>
<dataflow id="233" from="add113" to="store_ln66" fromId="37" toId="48">
</dataflow>
<dataflow id="234" from="activations_addr" to="store_ln66" fromId="33" toId="48">
</dataflow>
<dataflow id="235" from="add_ln60" to="store_ln58" fromId="28" toId="49">
</dataflow>
<dataflow id="236" from="j" to="store_ln58" fromId="15" toId="49">
</dataflow>
<dataflow id="237" from="add_ln60_1" to="store_ln60" fromId="26" toId="50">
</dataflow>
<dataflow id="238" from="phi_mul" to="store_ln60" fromId="14" toId="50">
</dataflow>
<dataflow id="239" from="add_ln66" to="zext_ln66" fromId="43" toId="52">
</dataflow>
<dataflow id="240" from="weights1" to="weights1_addr" fromId="89" toId="53">
</dataflow>
<dataflow id="241" from="StgValue_198" to="weights1_addr" fromId="198" toId="53">
</dataflow>
<dataflow id="242" from="zext_ln66" to="weights1_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="243" from="weights1_addr" to="weights1_load" fromId="53" toId="54">
</dataflow>
<dataflow id="244" from="training_data_addr" to="training_data_load" fromId="46" toId="55">
</dataflow>
<dataflow id="245" from="weights1_addr" to="weights1_load" fromId="53" toId="56">
</dataflow>
<dataflow id="246" from="weights1_load" to="bitcast_ln66" fromId="56" toId="57">
</dataflow>
<dataflow id="247" from="training_data_load" to="bitcast_ln66_1" fromId="55" toId="58">
</dataflow>
<dataflow id="248" from="bitcast_ln66" to="mul8" fromId="57" toId="59">
</dataflow>
<dataflow id="249" from="bitcast_ln66_1" to="mul8" fromId="58" toId="59">
</dataflow>
<dataflow id="250" from="bitcast_ln66" to="mul8" fromId="57" toId="60">
</dataflow>
<dataflow id="251" from="bitcast_ln66_1" to="mul8" fromId="58" toId="60">
</dataflow>
<dataflow id="252" from="bitcast_ln66" to="mul8" fromId="57" toId="61">
</dataflow>
<dataflow id="253" from="bitcast_ln66_1" to="mul8" fromId="58" toId="61">
</dataflow>
<dataflow id="254" from="bitcast_ln66" to="mul8" fromId="57" toId="62">
</dataflow>
<dataflow id="255" from="bitcast_ln66_1" to="mul8" fromId="58" toId="62">
</dataflow>
<dataflow id="256" from="add113" to="add" fromId="37" toId="63">
</dataflow>
<dataflow id="257" from="mul8" to="add" fromId="62" toId="63">
</dataflow>
<dataflow id="258" from="add113" to="add" fromId="37" toId="64">
</dataflow>
<dataflow id="259" from="mul8" to="add" fromId="62" toId="64">
</dataflow>
<dataflow id="260" from="add113" to="add" fromId="37" toId="65">
</dataflow>
<dataflow id="261" from="mul8" to="add" fromId="62" toId="65">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln65" fromId="187" toId="66">
</dataflow>
<dataflow id="264" from="StgValue_263" to="speclooptripcount_ln65" fromId="263" toId="66">
</dataflow>
<dataflow id="265" from="StgValue_263" to="speclooptripcount_ln65" fromId="263" toId="66">
</dataflow>
<dataflow id="266" from="StgValue_263" to="speclooptripcount_ln65" fromId="263" toId="66">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="193" toId="67">
</dataflow>
<dataflow id="269" from="empty_11" to="specloopname_ln67" fromId="268" toId="67">
</dataflow>
<dataflow id="270" from="add113" to="add" fromId="37" toId="68">
</dataflow>
<dataflow id="271" from="mul8" to="add" fromId="62" toId="68">
</dataflow>
<dataflow id="272" from="matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l" to="call_ln0" fromId="201" toId="70">
</dataflow>
<dataflow id="273" from="activations" to="call_ln0" fromId="90" toId="70">
</dataflow>
<dataflow id="274" from="biases1" to="call_ln0" fromId="88" toId="70">
</dataflow>
<dataflow id="275" from="icmp_ln60" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="276" from="icmp_ln64" to="StgValue_3" fromId="38" toId="3">
</dataflow>
</dataflows>


</stg>
