
segment_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024ec  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08002674  08002674  00012674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800268c  0800268c  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  0800268c  0800268c  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800268c  0800268c  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800268c  0800268c  0001268c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002690  08002690  00012690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08002694  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  2000001c  080026b0  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  080026b0  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000553f  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000101b  00000000  00000000  0002558b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000678  00000000  00000000  000265a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005e0  00000000  00000000  00026c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000035b5  00000000  00000000  00027200  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000457c  00000000  00000000  0002a7b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00075b35  00000000  00000000  0002ed31  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a4866  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000188c  00000000  00000000  000a48e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000001c 	.word	0x2000001c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800265c 	.word	0x0800265c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000020 	.word	0x20000020
 80001c4:	0800265c 	.word	0x0800265c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80001d8:	b480      	push	{r7}
 80001da:	b089      	sub	sp, #36	; 0x24
 80001dc:	af00      	add	r7, sp, #0
 80001de:	60f8      	str	r0, [r7, #12]
 80001e0:	60b9      	str	r1, [r7, #8]
 80001e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80001e4:	68fb      	ldr	r3, [r7, #12]
 80001e6:	681a      	ldr	r2, [r3, #0]
 80001e8:	68bb      	ldr	r3, [r7, #8]
 80001ea:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80001ec:	697b      	ldr	r3, [r7, #20]
 80001ee:	fa93 f3a3 	rbit	r3, r3
 80001f2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80001f4:	693b      	ldr	r3, [r7, #16]
 80001f6:	fab3 f383 	clz	r3, r3
 80001fa:	005b      	lsls	r3, r3, #1
 80001fc:	2103      	movs	r1, #3
 80001fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000202:	43db      	mvns	r3, r3
 8000204:	401a      	ands	r2, r3
 8000206:	68bb      	ldr	r3, [r7, #8]
 8000208:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800020a:	69fb      	ldr	r3, [r7, #28]
 800020c:	fa93 f3a3 	rbit	r3, r3
 8000210:	61bb      	str	r3, [r7, #24]
  return(result);
 8000212:	69bb      	ldr	r3, [r7, #24]
 8000214:	fab3 f383 	clz	r3, r3
 8000218:	005b      	lsls	r3, r3, #1
 800021a:	6879      	ldr	r1, [r7, #4]
 800021c:	fa01 f303 	lsl.w	r3, r1, r3
 8000220:	431a      	orrs	r2, r3
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	601a      	str	r2, [r3, #0]
}
 8000226:	bf00      	nop
 8000228:	3724      	adds	r7, #36	; 0x24
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr

08000232 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000232:	b480      	push	{r7}
 8000234:	b085      	sub	sp, #20
 8000236:	af00      	add	r7, sp, #0
 8000238:	60f8      	str	r0, [r7, #12]
 800023a:	60b9      	str	r1, [r7, #8]
 800023c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	685a      	ldr	r2, [r3, #4]
 8000242:	68bb      	ldr	r3, [r7, #8]
 8000244:	43db      	mvns	r3, r3
 8000246:	401a      	ands	r2, r3
 8000248:	68bb      	ldr	r3, [r7, #8]
 800024a:	6879      	ldr	r1, [r7, #4]
 800024c:	fb01 f303 	mul.w	r3, r1, r3
 8000250:	431a      	orrs	r2, r3
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	605a      	str	r2, [r3, #4]
}
 8000256:	bf00      	nop
 8000258:	3714      	adds	r7, #20
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr

08000262 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000262:	b480      	push	{r7}
 8000264:	b089      	sub	sp, #36	; 0x24
 8000266:	af00      	add	r7, sp, #0
 8000268:	60f8      	str	r0, [r7, #12]
 800026a:	60b9      	str	r1, [r7, #8]
 800026c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	689a      	ldr	r2, [r3, #8]
 8000272:	68bb      	ldr	r3, [r7, #8]
 8000274:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000276:	697b      	ldr	r3, [r7, #20]
 8000278:	fa93 f3a3 	rbit	r3, r3
 800027c:	613b      	str	r3, [r7, #16]
  return(result);
 800027e:	693b      	ldr	r3, [r7, #16]
 8000280:	fab3 f383 	clz	r3, r3
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	2103      	movs	r1, #3
 8000288:	fa01 f303 	lsl.w	r3, r1, r3
 800028c:	43db      	mvns	r3, r3
 800028e:	401a      	ands	r2, r3
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000294:	69fb      	ldr	r3, [r7, #28]
 8000296:	fa93 f3a3 	rbit	r3, r3
 800029a:	61bb      	str	r3, [r7, #24]
  return(result);
 800029c:	69bb      	ldr	r3, [r7, #24]
 800029e:	fab3 f383 	clz	r3, r3
 80002a2:	005b      	lsls	r3, r3, #1
 80002a4:	6879      	ldr	r1, [r7, #4]
 80002a6:	fa01 f303 	lsl.w	r3, r1, r3
 80002aa:	431a      	orrs	r2, r3
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80002b0:	bf00      	nop
 80002b2:	3724      	adds	r7, #36	; 0x24
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr

080002bc <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80002bc:	b480      	push	{r7}
 80002be:	b089      	sub	sp, #36	; 0x24
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	60f8      	str	r0, [r7, #12]
 80002c4:	60b9      	str	r1, [r7, #8]
 80002c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	68da      	ldr	r2, [r3, #12]
 80002cc:	68bb      	ldr	r3, [r7, #8]
 80002ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002d0:	697b      	ldr	r3, [r7, #20]
 80002d2:	fa93 f3a3 	rbit	r3, r3
 80002d6:	613b      	str	r3, [r7, #16]
  return(result);
 80002d8:	693b      	ldr	r3, [r7, #16]
 80002da:	fab3 f383 	clz	r3, r3
 80002de:	005b      	lsls	r3, r3, #1
 80002e0:	2103      	movs	r1, #3
 80002e2:	fa01 f303 	lsl.w	r3, r1, r3
 80002e6:	43db      	mvns	r3, r3
 80002e8:	401a      	ands	r2, r3
 80002ea:	68bb      	ldr	r3, [r7, #8]
 80002ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	fa93 f3a3 	rbit	r3, r3
 80002f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80002f6:	69bb      	ldr	r3, [r7, #24]
 80002f8:	fab3 f383 	clz	r3, r3
 80002fc:	005b      	lsls	r3, r3, #1
 80002fe:	6879      	ldr	r1, [r7, #4]
 8000300:	fa01 f303 	lsl.w	r3, r1, r3
 8000304:	431a      	orrs	r2, r3
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	60da      	str	r2, [r3, #12]
}
 800030a:	bf00      	nop
 800030c:	3724      	adds	r7, #36	; 0x24
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr

08000316 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000316:	b480      	push	{r7}
 8000318:	b089      	sub	sp, #36	; 0x24
 800031a:	af00      	add	r7, sp, #0
 800031c:	60f8      	str	r0, [r7, #12]
 800031e:	60b9      	str	r1, [r7, #8]
 8000320:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	6a1a      	ldr	r2, [r3, #32]
 8000326:	68bb      	ldr	r3, [r7, #8]
 8000328:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800032a:	697b      	ldr	r3, [r7, #20]
 800032c:	fa93 f3a3 	rbit	r3, r3
 8000330:	613b      	str	r3, [r7, #16]
  return(result);
 8000332:	693b      	ldr	r3, [r7, #16]
 8000334:	fab3 f383 	clz	r3, r3
 8000338:	009b      	lsls	r3, r3, #2
 800033a:	210f      	movs	r1, #15
 800033c:	fa01 f303 	lsl.w	r3, r1, r3
 8000340:	43db      	mvns	r3, r3
 8000342:	401a      	ands	r2, r3
 8000344:	68bb      	ldr	r3, [r7, #8]
 8000346:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000348:	69fb      	ldr	r3, [r7, #28]
 800034a:	fa93 f3a3 	rbit	r3, r3
 800034e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000350:	69bb      	ldr	r3, [r7, #24]
 8000352:	fab3 f383 	clz	r3, r3
 8000356:	009b      	lsls	r3, r3, #2
 8000358:	6879      	ldr	r1, [r7, #4]
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	431a      	orrs	r2, r3
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000364:	bf00      	nop
 8000366:	3724      	adds	r7, #36	; 0x24
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr

08000370 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000370:	b480      	push	{r7}
 8000372:	b089      	sub	sp, #36	; 0x24
 8000374:	af00      	add	r7, sp, #0
 8000376:	60f8      	str	r0, [r7, #12]
 8000378:	60b9      	str	r1, [r7, #8]
 800037a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000380:	68bb      	ldr	r3, [r7, #8]
 8000382:	0a1b      	lsrs	r3, r3, #8
 8000384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000386:	697b      	ldr	r3, [r7, #20]
 8000388:	fa93 f3a3 	rbit	r3, r3
 800038c:	613b      	str	r3, [r7, #16]
  return(result);
 800038e:	693b      	ldr	r3, [r7, #16]
 8000390:	fab3 f383 	clz	r3, r3
 8000394:	009b      	lsls	r3, r3, #2
 8000396:	210f      	movs	r1, #15
 8000398:	fa01 f303 	lsl.w	r3, r1, r3
 800039c:	43db      	mvns	r3, r3
 800039e:	401a      	ands	r2, r3
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	0a1b      	lsrs	r3, r3, #8
 80003a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003a6:	69fb      	ldr	r3, [r7, #28]
 80003a8:	fa93 f3a3 	rbit	r3, r3
 80003ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80003ae:	69bb      	ldr	r3, [r7, #24]
 80003b0:	fab3 f383 	clz	r3, r3
 80003b4:	009b      	lsls	r3, r3, #2
 80003b6:	6879      	ldr	r1, [r7, #4]
 80003b8:	fa01 f303 	lsl.w	r3, r1, r3
 80003bc:	431a      	orrs	r2, r3
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80003c2:	bf00      	nop
 80003c4:	3724      	adds	r7, #36	; 0x24
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b088      	sub	sp, #32
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
 80003d6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80003d8:	2300      	movs	r3, #0
 80003da:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80003dc:	2300      	movs	r3, #0
 80003de:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80003e0:	683b      	ldr	r3, [r7, #0]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003e6:	697b      	ldr	r3, [r7, #20]
 80003e8:	fa93 f3a3 	rbit	r3, r3
 80003ec:	613b      	str	r3, [r7, #16]
  return(result);
 80003ee:	693b      	ldr	r3, [r7, #16]
 80003f0:	fab3 f383 	clz	r3, r3
 80003f4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80003f6:	e048      	b.n	800048a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	681a      	ldr	r2, [r3, #0]
 80003fc:	2101      	movs	r1, #1
 80003fe:	69fb      	ldr	r3, [r7, #28]
 8000400:	fa01 f303 	lsl.w	r3, r1, r3
 8000404:	4013      	ands	r3, r2
 8000406:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8000408:	69bb      	ldr	r3, [r7, #24]
 800040a:	2b00      	cmp	r3, #0
 800040c:	d03a      	beq.n	8000484 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	685b      	ldr	r3, [r3, #4]
 8000412:	461a      	mov	r2, r3
 8000414:	69b9      	ldr	r1, [r7, #24]
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f7ff fede 	bl	80001d8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800041c:	683b      	ldr	r3, [r7, #0]
 800041e:	685b      	ldr	r3, [r3, #4]
 8000420:	2b01      	cmp	r3, #1
 8000422:	d003      	beq.n	800042c <LL_GPIO_Init+0x5e>
 8000424:	683b      	ldr	r3, [r7, #0]
 8000426:	685b      	ldr	r3, [r3, #4]
 8000428:	2b02      	cmp	r3, #2
 800042a:	d106      	bne.n	800043a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800042c:	683b      	ldr	r3, [r7, #0]
 800042e:	689b      	ldr	r3, [r3, #8]
 8000430:	461a      	mov	r2, r3
 8000432:	69b9      	ldr	r1, [r7, #24]
 8000434:	6878      	ldr	r0, [r7, #4]
 8000436:	f7ff ff14 	bl	8000262 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	691b      	ldr	r3, [r3, #16]
 800043e:	461a      	mov	r2, r3
 8000440:	69b9      	ldr	r1, [r7, #24]
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	f7ff ff3a 	bl	80002bc <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000448:	683b      	ldr	r3, [r7, #0]
 800044a:	685b      	ldr	r3, [r3, #4]
 800044c:	2b02      	cmp	r3, #2
 800044e:	d119      	bne.n	8000484 <LL_GPIO_Init+0xb6>
 8000450:	69bb      	ldr	r3, [r7, #24]
 8000452:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	fa93 f3a3 	rbit	r3, r3
 800045a:	60bb      	str	r3, [r7, #8]
  return(result);
 800045c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800045e:	fab3 f383 	clz	r3, r3
 8000462:	2b07      	cmp	r3, #7
 8000464:	d807      	bhi.n	8000476 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	461a      	mov	r2, r3
 800046c:	69b9      	ldr	r1, [r7, #24]
 800046e:	6878      	ldr	r0, [r7, #4]
 8000470:	f7ff ff51 	bl	8000316 <LL_GPIO_SetAFPin_0_7>
 8000474:	e006      	b.n	8000484 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	461a      	mov	r2, r3
 800047c:	69b9      	ldr	r1, [r7, #24]
 800047e:	6878      	ldr	r0, [r7, #4]
 8000480:	f7ff ff76 	bl	8000370 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000484:	69fb      	ldr	r3, [r7, #28]
 8000486:	3301      	adds	r3, #1
 8000488:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	681a      	ldr	r2, [r3, #0]
 800048e:	69fb      	ldr	r3, [r7, #28]
 8000490:	fa22 f303 	lsr.w	r3, r2, r3
 8000494:	2b00      	cmp	r3, #0
 8000496:	d1af      	bne.n	80003f8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	2b01      	cmp	r3, #1
 800049e:	d003      	beq.n	80004a8 <LL_GPIO_Init+0xda>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	2b02      	cmp	r3, #2
 80004a6:	d107      	bne.n	80004b8 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	6819      	ldr	r1, [r3, #0]
 80004ac:	683b      	ldr	r3, [r7, #0]
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	461a      	mov	r2, r3
 80004b2:	6878      	ldr	r0, [r7, #4]
 80004b4:	f7ff febd 	bl	8000232 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80004b8:	2300      	movs	r3, #0
}
 80004ba:	4618      	mov	r0, r3
 80004bc:	3720      	adds	r7, #32
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}

080004c2 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80004c2:	b480      	push	{r7}
 80004c4:	b083      	sub	sp, #12
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	6078      	str	r0, [r7, #4]
 80004ca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	683a      	ldr	r2, [r7, #0]
 80004d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80004d2:	bf00      	nop
 80004d4:	370c      	adds	r7, #12
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr

080004de <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80004de:	b480      	push	{r7}
 80004e0:	b083      	sub	sp, #12
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	6078      	str	r0, [r7, #4]
 80004e6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	683a      	ldr	r2, [r7, #0]
 80004ec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80004ee:	bf00      	nop
 80004f0:	370c      	adds	r7, #12
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr

080004fa <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 80004fa:	b480      	push	{r7}
 80004fc:	b083      	sub	sp, #12
 80004fe:	af00      	add	r7, sp, #0
 8000500:	6078      	str	r0, [r7, #4]
 8000502:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	683a      	ldr	r2, [r7, #0]
 8000508:	631a      	str	r2, [r3, #48]	; 0x30
}
 800050a:	bf00      	nop
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr

08000516 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000516:	b480      	push	{r7}
 8000518:	b083      	sub	sp, #12
 800051a:	af00      	add	r7, sp, #0
 800051c:	6078      	str	r0, [r7, #4]
 800051e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	683a      	ldr	r2, [r7, #0]
 8000524:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000526:	bf00      	nop
 8000528:	370c      	adds	r7, #12
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr

08000532 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000532:	b480      	push	{r7}
 8000534:	b083      	sub	sp, #12
 8000536:	af00      	add	r7, sp, #0
 8000538:	6078      	str	r0, [r7, #4]
 800053a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	683a      	ldr	r2, [r7, #0]
 8000540:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000542:	bf00      	nop
 8000544:	370c      	adds	r7, #12
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr

0800054e <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800054e:	b480      	push	{r7}
 8000550:	b083      	sub	sp, #12
 8000552:	af00      	add	r7, sp, #0
 8000554:	6078      	str	r0, [r7, #4]
 8000556:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	683a      	ldr	r2, [r7, #0]
 800055c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800055e:	bf00      	nop
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800056a:	b480      	push	{r7}
 800056c:	b083      	sub	sp, #12
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
 8000572:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	683a      	ldr	r2, [r7, #0]
 8000578:	641a      	str	r2, [r3, #64]	; 0x40
}
 800057a:	bf00      	nop
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr

08000586 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH5 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000586:	b480      	push	{r7}
 8000588:	b083      	sub	sp, #12
 800058a:	af00      	add	r7, sp, #0
 800058c:	6078      	str	r0, [r7, #4]
 800058e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	683a      	ldr	r2, [r7, #0]
 8000594:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000596:	bf00      	nop
 8000598:	370c      	adds	r7, #12
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr

080005a2 <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH6 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80005a2:	b480      	push	{r7}
 80005a4:	b083      	sub	sp, #12
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6078      	str	r0, [r7, #4]
 80005aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	683a      	ldr	r2, [r7, #0]
 80005b0:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80005b2:	bf00      	nop
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80005be:	b480      	push	{r7}
 80005c0:	b083      	sub	sp, #12
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	f043 0201 	orr.w	r2, r3, #1
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	615a      	str	r2, [r3, #20]
}
 80005d2:	bf00      	nop
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
	...

080005e0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a2f      	ldr	r2, [pc, #188]	; (80006b4 <LL_TIM_Init+0xd4>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d007      	beq.n	800060c <LL_TIM_Init+0x2c>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000602:	d003      	beq.n	800060c <LL_TIM_Init+0x2c>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	4a2c      	ldr	r2, [pc, #176]	; (80006b8 <LL_TIM_Init+0xd8>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d106      	bne.n	800061a <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	4313      	orrs	r3, r2
 8000618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4a25      	ldr	r2, [pc, #148]	; (80006b4 <LL_TIM_Init+0xd4>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d013      	beq.n	800064a <LL_TIM_Init+0x6a>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000628:	d00f      	beq.n	800064a <LL_TIM_Init+0x6a>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4a22      	ldr	r2, [pc, #136]	; (80006b8 <LL_TIM_Init+0xd8>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d00b      	beq.n	800064a <LL_TIM_Init+0x6a>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4a21      	ldr	r2, [pc, #132]	; (80006bc <LL_TIM_Init+0xdc>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d007      	beq.n	800064a <LL_TIM_Init+0x6a>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	4a20      	ldr	r2, [pc, #128]	; (80006c0 <LL_TIM_Init+0xe0>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d003      	beq.n	800064a <LL_TIM_Init+0x6a>
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4a1f      	ldr	r2, [pc, #124]	; (80006c4 <LL_TIM_Init+0xe4>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d106      	bne.n	8000658 <LL_TIM_Init+0x78>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	4313      	orrs	r3, r2
 8000656:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	68fa      	ldr	r2, [r7, #12]
 800065c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	689b      	ldr	r3, [r3, #8]
 8000662:	4619      	mov	r1, r3
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ff3a 	bl	80004de <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	881b      	ldrh	r3, [r3, #0]
 800066e:	4619      	mov	r1, r3
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff ff26 	bl	80004c2 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4a0e      	ldr	r2, [pc, #56]	; (80006b4 <LL_TIM_Init+0xd4>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d00b      	beq.n	8000696 <LL_TIM_Init+0xb6>
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a0e      	ldr	r2, [pc, #56]	; (80006bc <LL_TIM_Init+0xdc>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d007      	beq.n	8000696 <LL_TIM_Init+0xb6>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4a0d      	ldr	r2, [pc, #52]	; (80006c0 <LL_TIM_Init+0xe0>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d003      	beq.n	8000696 <LL_TIM_Init+0xb6>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a0c      	ldr	r2, [pc, #48]	; (80006c4 <LL_TIM_Init+0xe4>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d105      	bne.n	80006a2 <LL_TIM_Init+0xc2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	7c1b      	ldrb	r3, [r3, #16]
 800069a:	4619      	mov	r1, r3
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f7ff ff2c 	bl	80004fa <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f7ff ff8b 	bl	80005be <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40012c00 	.word	0x40012c00
 80006b8:	40000400 	.word	0x40000400
 80006bc:	40014000 	.word	0x40014000
 80006c0:	40014400 	.word	0x40014400
 80006c4:	40014800 	.word	0x40014800

080006c8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b086      	sub	sp, #24
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	60f8      	str	r0, [r7, #12]
 80006d0:	60b9      	str	r1, [r7, #8]
 80006d2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80006d4:	2301      	movs	r3, #1
 80006d6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80006de:	d01f      	beq.n	8000720 <LL_TIM_OC_Init+0x58>
 80006e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80006e4:	d804      	bhi.n	80006f0 <LL_TIM_OC_Init+0x28>
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d00c      	beq.n	8000704 <LL_TIM_OC_Init+0x3c>
 80006ea:	2b10      	cmp	r3, #16
 80006ec:	d011      	beq.n	8000712 <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 80006ee:	e033      	b.n	8000758 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 80006f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006f4:	d022      	beq.n	800073c <LL_TIM_OC_Init+0x74>
 80006f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80006fa:	d026      	beq.n	800074a <LL_TIM_OC_Init+0x82>
 80006fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000700:	d015      	beq.n	800072e <LL_TIM_OC_Init+0x66>
      break;
 8000702:	e029      	b.n	8000758 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8000704:	6879      	ldr	r1, [r7, #4]
 8000706:	68f8      	ldr	r0, [r7, #12]
 8000708:	f000 f82c 	bl	8000764 <OC1Config>
 800070c:	4603      	mov	r3, r0
 800070e:	75fb      	strb	r3, [r7, #23]
      break;
 8000710:	e022      	b.n	8000758 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8000712:	6879      	ldr	r1, [r7, #4]
 8000714:	68f8      	ldr	r0, [r7, #12]
 8000716:	f000 f8a5 	bl	8000864 <OC2Config>
 800071a:	4603      	mov	r3, r0
 800071c:	75fb      	strb	r3, [r7, #23]
      break;
 800071e:	e01b      	b.n	8000758 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8000720:	6879      	ldr	r1, [r7, #4]
 8000722:	68f8      	ldr	r0, [r7, #12]
 8000724:	f000 f922 	bl	800096c <OC3Config>
 8000728:	4603      	mov	r3, r0
 800072a:	75fb      	strb	r3, [r7, #23]
      break;
 800072c:	e014      	b.n	8000758 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800072e:	6879      	ldr	r1, [r7, #4]
 8000730:	68f8      	ldr	r0, [r7, #12]
 8000732:	f000 f99f 	bl	8000a74 <OC4Config>
 8000736:	4603      	mov	r3, r0
 8000738:	75fb      	strb	r3, [r7, #23]
      break;
 800073a:	e00d      	b.n	8000758 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800073c:	6879      	ldr	r1, [r7, #4]
 800073e:	68f8      	ldr	r0, [r7, #12]
 8000740:	f000 fa04 	bl	8000b4c <OC5Config>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
      break;
 8000748:	e006      	b.n	8000758 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800074a:	6879      	ldr	r1, [r7, #4]
 800074c:	68f8      	ldr	r0, [r7, #12]
 800074e:	f000 fa5f 	bl	8000c10 <OC6Config>
 8000752:	4603      	mov	r3, r0
 8000754:	75fb      	strb	r3, [r7, #23]
      break;
 8000756:	bf00      	nop
  }

  return result;
 8000758:	7dfb      	ldrb	r3, [r7, #23]
}
 800075a:	4618      	mov	r0, r3
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
	...

08000764 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800076e:	2300      	movs	r3, #0
 8000770:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6a1b      	ldr	r3, [r3, #32]
 800077e:	f023 0201 	bic.w	r2, r3, #1
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6a1b      	ldr	r3, [r3, #32]
 800078a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	685b      	ldr	r3, [r3, #4]
 8000790:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	699b      	ldr	r3, [r3, #24]
 8000796:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f023 0303 	bic.w	r3, r3, #3
 800079e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80007aa:	683a      	ldr	r2, [r7, #0]
 80007ac:	6812      	ldr	r2, [r2, #0]
 80007ae:	4313      	orrs	r3, r2
 80007b0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	f023 0202 	bic.w	r2, r3, #2
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	691b      	ldr	r3, [r3, #16]
 80007bc:	4313      	orrs	r3, r2
 80007be:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	f023 0201 	bic.w	r2, r3, #1
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	4313      	orrs	r3, r2
 80007cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4a20      	ldr	r2, [pc, #128]	; (8000854 <OC1Config+0xf0>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d00b      	beq.n	80007ee <OC1Config+0x8a>
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4a1f      	ldr	r2, [pc, #124]	; (8000858 <OC1Config+0xf4>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d007      	beq.n	80007ee <OC1Config+0x8a>
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4a1e      	ldr	r2, [pc, #120]	; (800085c <OC1Config+0xf8>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d003      	beq.n	80007ee <OC1Config+0x8a>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a1d      	ldr	r2, [pc, #116]	; (8000860 <OC1Config+0xfc>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d11e      	bne.n	800082c <OC1Config+0xc8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	f023 0208 	bic.w	r2, r3, #8
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	695b      	ldr	r3, [r3, #20]
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	4313      	orrs	r3, r2
 80007fc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	f023 0204 	bic.w	r2, r3, #4
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	4313      	orrs	r3, r2
 800080c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	4313      	orrs	r3, r2
 800081a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800081c:	693b      	ldr	r3, [r7, #16]
 800081e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	69db      	ldr	r3, [r3, #28]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	4313      	orrs	r3, r2
 800082a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	4619      	mov	r1, r3
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f7ff fe69 	bl	8000516 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	697a      	ldr	r2, [r7, #20]
 8000848:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800084a:	2300      	movs	r3, #0
}
 800084c:	4618      	mov	r0, r3
 800084e:	3718      	adds	r7, #24
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40012c00 	.word	0x40012c00
 8000858:	40014000 	.word	0x40014000
 800085c:	40014400 	.word	0x40014400
 8000860:	40014800 	.word	0x40014800

08000864 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000872:	2300      	movs	r3, #0
 8000874:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6a1b      	ldr	r3, [r3, #32]
 800087e:	f023 0210 	bic.w	r2, r3, #16
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	6a1b      	ldr	r3, [r3, #32]
 800088a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800089e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80008a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80008aa:	683a      	ldr	r2, [r7, #0]
 80008ac:	6812      	ldr	r2, [r2, #0]
 80008ae:	0212      	lsls	r2, r2, #8
 80008b0:	4313      	orrs	r3, r2
 80008b2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	f023 0220 	bic.w	r2, r3, #32
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	691b      	ldr	r3, [r3, #16]
 80008be:	011b      	lsls	r3, r3, #4
 80008c0:	4313      	orrs	r3, r2
 80008c2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	f023 0210 	bic.w	r2, r3, #16
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	011b      	lsls	r3, r3, #4
 80008d0:	4313      	orrs	r3, r2
 80008d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4a21      	ldr	r2, [pc, #132]	; (800095c <OC2Config+0xf8>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d00b      	beq.n	80008f4 <OC2Config+0x90>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4a20      	ldr	r2, [pc, #128]	; (8000960 <OC2Config+0xfc>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d007      	beq.n	80008f4 <OC2Config+0x90>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a1f      	ldr	r2, [pc, #124]	; (8000964 <OC2Config+0x100>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d003      	beq.n	80008f4 <OC2Config+0x90>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a1e      	ldr	r2, [pc, #120]	; (8000968 <OC2Config+0x104>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d11f      	bne.n	8000934 <OC2Config+0xd0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	019b      	lsls	r3, r3, #6
 8000900:	4313      	orrs	r3, r2
 8000902:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	689b      	ldr	r3, [r3, #8]
 800090e:	019b      	lsls	r3, r3, #6
 8000910:	4313      	orrs	r3, r2
 8000912:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	699b      	ldr	r3, [r3, #24]
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	4313      	orrs	r3, r2
 8000922:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	69db      	ldr	r3, [r3, #28]
 800092e:	00db      	lsls	r3, r3, #3
 8000930:	4313      	orrs	r3, r2
 8000932:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	68fa      	ldr	r2, [r7, #12]
 800093e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	4619      	mov	r1, r3
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff fdf3 	bl	8000532 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	697a      	ldr	r2, [r7, #20]
 8000950:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000952:	2300      	movs	r3, #0
}
 8000954:	4618      	mov	r0, r3
 8000956:	3718      	adds	r7, #24
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	40012c00 	.word	0x40012c00
 8000960:	40014000 	.word	0x40014000
 8000964:	40014400 	.word	0x40014400
 8000968:	40014800 	.word	0x40014800

0800096c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8000976:	2300      	movs	r3, #0
 8000978:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	6a1b      	ldr	r3, [r3, #32]
 8000986:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6a1b      	ldr	r3, [r3, #32]
 8000992:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	69db      	ldr	r3, [r3, #28]
 800099e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	f023 0303 	bic.w	r3, r3, #3
 80009a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	6812      	ldr	r2, [r2, #0]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	691b      	ldr	r3, [r3, #16]
 80009c4:	021b      	lsls	r3, r3, #8
 80009c6:	4313      	orrs	r3, r2
 80009c8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	021b      	lsls	r3, r3, #8
 80009d6:	4313      	orrs	r3, r2
 80009d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a21      	ldr	r2, [pc, #132]	; (8000a64 <OC3Config+0xf8>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d00b      	beq.n	80009fa <OC3Config+0x8e>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a20      	ldr	r2, [pc, #128]	; (8000a68 <OC3Config+0xfc>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d007      	beq.n	80009fa <OC3Config+0x8e>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a1f      	ldr	r2, [pc, #124]	; (8000a6c <OC3Config+0x100>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d003      	beq.n	80009fa <OC3Config+0x8e>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a1e      	ldr	r2, [pc, #120]	; (8000a70 <OC3Config+0x104>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d11f      	bne.n	8000a3a <OC3Config+0xce>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	695b      	ldr	r3, [r3, #20]
 8000a04:	029b      	lsls	r3, r3, #10
 8000a06:	4313      	orrs	r3, r2
 8000a08:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	689b      	ldr	r3, [r3, #8]
 8000a14:	029b      	lsls	r3, r3, #10
 8000a16:	4313      	orrs	r3, r2
 8000a18:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	011b      	lsls	r3, r3, #4
 8000a26:	4313      	orrs	r3, r2
 8000a28:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	69db      	ldr	r3, [r3, #28]
 8000a34:	015b      	lsls	r3, r3, #5
 8000a36:	4313      	orrs	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	68db      	ldr	r3, [r3, #12]
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff fd7e 	bl	800054e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	697a      	ldr	r2, [r7, #20]
 8000a56:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3718      	adds	r7, #24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40012c00 	.word	0x40012c00
 8000a68:	40014000 	.word	0x40014000
 8000a6c:	40014400 	.word	0x40014400
 8000a70:	40014800 	.word	0x40014800

08000a74 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8000a82:	2300      	movs	r3, #0
 8000a84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6a1b      	ldr	r3, [r3, #32]
 8000a8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	69db      	ldr	r3, [r3, #28]
 8000aa6:	613b      	str	r3, [r7, #16]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000aae:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000ab6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000aba:	683a      	ldr	r2, [r7, #0]
 8000abc:	6812      	ldr	r2, [r2, #0]
 8000abe:	0212      	lsls	r2, r2, #8
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	691b      	ldr	r3, [r3, #16]
 8000ace:	031b      	lsls	r3, r3, #12
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	031b      	lsls	r3, r3, #12
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a15      	ldr	r2, [pc, #84]	; (8000b3c <OC4Config+0xc8>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d00b      	beq.n	8000b04 <OC4Config+0x90>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4a14      	ldr	r2, [pc, #80]	; (8000b40 <OC4Config+0xcc>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d007      	beq.n	8000b04 <OC4Config+0x90>
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a13      	ldr	r2, [pc, #76]	; (8000b44 <OC4Config+0xd0>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d003      	beq.n	8000b04 <OC4Config+0x90>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a12      	ldr	r2, [pc, #72]	; (8000b48 <OC4Config+0xd4>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d107      	bne.n	8000b14 <OC4Config+0xa0>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	699b      	ldr	r3, [r3, #24]
 8000b0e:	019b      	lsls	r3, r3, #6
 8000b10:	4313      	orrs	r3, r2
 8000b12:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	697a      	ldr	r2, [r7, #20]
 8000b18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	4619      	mov	r1, r3
 8000b26:	6878      	ldr	r0, [r7, #4]
 8000b28:	f7ff fd1f 	bl	800056a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	68fa      	ldr	r2, [r7, #12]
 8000b30:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000b32:	2300      	movs	r3, #0
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40012c00 	.word	0x40012c00
 8000b40:	40014000 	.word	0x40014000
 8000b44:	40014400 	.word	0x40014400
 8000b48:	40014800 	.word	0x40014800

08000b4c <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6a1b      	ldr	r3, [r3, #32]
 8000b62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6a1b      	ldr	r3, [r3, #32]
 8000b6e:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b74:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b80:	683a      	ldr	r2, [r7, #0]
 8000b82:	6812      	ldr	r2, [r2, #0]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	691b      	ldr	r3, [r3, #16]
 8000b92:	041b      	lsls	r3, r3, #16
 8000b94:	4313      	orrs	r3, r2
 8000b96:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	041b      	lsls	r3, r3, #16
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a15      	ldr	r2, [pc, #84]	; (8000c00 <OC5Config+0xb4>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d00b      	beq.n	8000bc8 <OC5Config+0x7c>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a14      	ldr	r2, [pc, #80]	; (8000c04 <OC5Config+0xb8>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d007      	beq.n	8000bc8 <OC5Config+0x7c>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a13      	ldr	r2, [pc, #76]	; (8000c08 <OC5Config+0xbc>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d003      	beq.n	8000bc8 <OC5Config+0x7c>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a12      	ldr	r2, [pc, #72]	; (8000c0c <OC5Config+0xc0>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d109      	bne.n	8000bdc <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	021b      	lsls	r3, r3, #8
 8000bd6:	431a      	orrs	r2, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	68db      	ldr	r3, [r3, #12]
 8000be6:	4619      	mov	r1, r3
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f7ff fccc 	bl	8000586 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	68ba      	ldr	r2, [r7, #8]
 8000bf2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40012c00 	.word	0x40012c00
 8000c04:	40014000 	.word	0x40014000
 8000c08:	40014400 	.word	0x40014400
 8000c0c:	40014800 	.word	0x40014800

08000c10 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6a1b      	ldr	r3, [r3, #32]
 8000c26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6a1b      	ldr	r3, [r3, #32]
 8000c32:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c38:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000c40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000c44:	683a      	ldr	r2, [r7, #0]
 8000c46:	6812      	ldr	r2, [r2, #0]
 8000c48:	0212      	lsls	r2, r2, #8
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	691b      	ldr	r3, [r3, #16]
 8000c58:	051b      	lsls	r3, r3, #20
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	051b      	lsls	r3, r3, #20
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a14      	ldr	r2, [pc, #80]	; (8000cc4 <OC6Config+0xb4>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d00b      	beq.n	8000c8e <OC6Config+0x7e>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a13      	ldr	r2, [pc, #76]	; (8000cc8 <OC6Config+0xb8>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d007      	beq.n	8000c8e <OC6Config+0x7e>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a12      	ldr	r2, [pc, #72]	; (8000ccc <OC6Config+0xbc>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d003      	beq.n	8000c8e <OC6Config+0x7e>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4a11      	ldr	r2, [pc, #68]	; (8000cd0 <OC6Config+0xc0>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d109      	bne.n	8000ca2 <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	699b      	ldr	r3, [r3, #24]
 8000c9a:	029b      	lsls	r3, r3, #10
 8000c9c:	431a      	orrs	r2, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	4619      	mov	r1, r3
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f7ff fc77 	bl	80005a2 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3710      	adds	r7, #16
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40012c00 	.word	0x40012c00
 8000cc8:	40014000 	.word	0x40014000
 8000ccc:	40014400 	.word	0x40014400
 8000cd0:	40014800 	.word	0x40014800

08000cd4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ce6:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <LL_InitTick+0x30>)
 8000ce8:	3b01      	subs	r3, #1
 8000cea:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000cec:	4b05      	ldr	r3, [pc, #20]	; (8000d04 <LL_InitTick+0x30>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cf2:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <LL_InitTick+0x30>)
 8000cf4:	2205      	movs	r2, #5
 8000cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000e010 	.word	0xe000e010

08000d08 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000d10:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f7ff ffdd 	bl	8000cd4 <LL_InitTick>
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000d2c:	4b0e      	ldr	r3, [pc, #56]	; (8000d68 <LL_mDelay+0x44>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000d32:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d3a:	d00c      	beq.n	8000d56 <LL_mDelay+0x32>
  {
    Delay++;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8000d42:	e008      	b.n	8000d56 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <LL_mDelay+0x44>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d002      	beq.n	8000d56 <LL_mDelay+0x32>
    {
      Delay--;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	607b      	str	r3, [r7, #4]
  while (Delay)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d1f3      	bne.n	8000d44 <LL_mDelay+0x20>
    }
  }
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000e010 	.word	0xe000e010

08000d6c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000d74:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <LL_SetSystemCoreClock+0x1c>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6013      	str	r3, [r2, #0]
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	20000018 	.word	0x20000018

08000d8c <LL_TIM_ClearFlag_UPDATE>:
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f06f 0201 	mvn.w	r2, #1
 8000d9a:	611a      	str	r2, [r3, #16]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	691b      	ldr	r3, [r3, #16]
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	bf0c      	ite	eq
 8000dbc:	2301      	moveq	r3, #1
 8000dbe:	2300      	movne	r3, #0
 8000dc0:	b2db      	uxtb	r3, r3
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	b083      	sub	sp, #12
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	683a      	ldr	r2, [r7, #0]
 8000ddc:	619a      	str	r2, [r3, #24]
}
 8000dde:	bf00      	nop
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b083      	sub	sp, #12
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	683a      	ldr	r2, [r7, #0]
 8000df8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
	...

08000e08 <resetSegments>:

extern char digit[4];

/*Reset (turn-off) all the segments of display*/
void resetSegments(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8000e0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e14:	f7ff ffdb 	bl	8000dce <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8000e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e20:	f7ff ffd5 	bl	8000dce <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8000e24:	2102      	movs	r1, #2
 8000e26:	480e      	ldr	r0, [pc, #56]	; (8000e60 <resetSegments+0x58>)
 8000e28:	f7ff ffd1 	bl	8000dce <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8000e2c:	2120      	movs	r1, #32
 8000e2e:	480c      	ldr	r0, [pc, #48]	; (8000e60 <resetSegments+0x58>)
 8000e30:	f7ff ffcd 	bl	8000dce <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000e34:	2110      	movs	r1, #16
 8000e36:	480a      	ldr	r0, [pc, #40]	; (8000e60 <resetSegments+0x58>)
 8000e38:	f7ff ffc9 	bl	8000dce <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e42:	f7ff ffc4 	bl	8000dce <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8000e46:	2102      	movs	r1, #2
 8000e48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4c:	f7ff ffbf 	bl	8000dce <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8000e50:	2108      	movs	r1, #8
 8000e52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e56:	f7ff ffba 	bl	8000dce <LL_GPIO_SetOutputPin>
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	48000400 	.word	0x48000400

08000e64 <setSegments>:

/*Set (turn-on) all the segments of display*/
void setSegments(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8000e68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e70:	f7ff ffbb 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8000e74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e7c:	f7ff ffb5 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8000e80:	2102      	movs	r1, #2
 8000e82:	480e      	ldr	r0, [pc, #56]	; (8000ebc <setSegments+0x58>)
 8000e84:	f7ff ffb1 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8000e88:	2120      	movs	r1, #32
 8000e8a:	480c      	ldr	r0, [pc, #48]	; (8000ebc <setSegments+0x58>)
 8000e8c:	f7ff ffad 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000e90:	2110      	movs	r1, #16
 8000e92:	480a      	ldr	r0, [pc, #40]	; (8000ebc <setSegments+0x58>)
 8000e94:	f7ff ffa9 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8000e98:	2101      	movs	r1, #1
 8000e9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e9e:	f7ff ffa4 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8000ea2:	2102      	movs	r1, #2
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ea8:	f7ff ff9f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8000eac:	2108      	movs	r1, #8
 8000eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb2:	f7ff ff9a 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	48000400 	.word	0x48000400

08000ec0 <resetDigits>:

/* Reset (turn-off) all digits*/
void resetDigits(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_2);
 8000ec4:	2104      	movs	r1, #4
 8000ec6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eca:	f7ff ff8e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_5);
 8000ece:	2120      	movs	r1, #32
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed4:	f7ff ff89 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 8000ed8:	2110      	movs	r1, #16
 8000eda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ede:	f7ff ff84 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_6);
 8000ee2:	2140      	movs	r1, #64	; 0x40
 8000ee4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee8:	f7ff ff7f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7);
 8000eec:	2180      	movs	r1, #128	; 0x80
 8000eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef2:	f7ff ff7a 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <setDigits>:

/* Reset (turn-on) all digits*/
void setDigits(void)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	af00      	add	r7, sp, #0
	DIGIT_1_ON;
 8000efe:	2120      	movs	r1, #32
 8000f00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f04:	f7ff ff63 	bl	8000dce <LL_GPIO_SetOutputPin>
	DIGIT_2_ON;
 8000f08:	2110      	movs	r1, #16
 8000f0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f0e:	f7ff ff5e 	bl	8000dce <LL_GPIO_SetOutputPin>
	DIGIT_3_ON;
 8000f12:	2140      	movs	r1, #64	; 0x40
 8000f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f18:	f7ff ff59 	bl	8000dce <LL_GPIO_SetOutputPin>
	DIGIT_4_ON;
 8000f1c:	2104      	movs	r1, #4
 8000f1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f22:	f7ff ff54 	bl	8000dce <LL_GPIO_SetOutputPin>
	DIGIT_TIME_ON;
 8000f26:	2180      	movs	r1, #128	; 0x80
 8000f28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2c:	f7ff ff4f 	bl	8000dce <LL_GPIO_SetOutputPin>
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <setOne>:
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
}

/* Functions to display numbers 0 - 9 */
void setOne(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	// B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8000f38:	2101      	movs	r1, #1
 8000f3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f3e:	f7ff ff54 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8000f42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4a:	f7ff ff4e 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <setTwo>:

void setTwo(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	// A,B,G,E,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8000f58:	2101      	movs	r1, #1
 8000f5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f5e:	f7ff ff44 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8000f62:	2102      	movs	r1, #2
 8000f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f68:	f7ff ff3f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	4807      	ldr	r0, [pc, #28]	; (8000f8c <setTwo+0x38>)
 8000f70:	f7ff ff3b 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8000f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f7c:	f7ff ff35 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8000f80:	2120      	movs	r1, #32
 8000f82:	4802      	ldr	r0, [pc, #8]	; (8000f8c <setTwo+0x38>)
 8000f84:	f7ff ff31 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	48000400 	.word	0x48000400

08000f90 <setThree>:

void setThree(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	// A,B,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8000f94:	2101      	movs	r1, #1
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f7ff ff26 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8000f9e:	2102      	movs	r1, #2
 8000fa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa4:	f7ff ff21 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8000fa8:	2110      	movs	r1, #16
 8000faa:	4807      	ldr	r0, [pc, #28]	; (8000fc8 <setThree+0x38>)
 8000fac:	f7ff ff1d 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8000fb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb8:	f7ff ff17 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8000fbc:	2120      	movs	r1, #32
 8000fbe:	4802      	ldr	r0, [pc, #8]	; (8000fc8 <setThree+0x38>)
 8000fc0:	f7ff ff13 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	48000400 	.word	0x48000400

08000fcc <setFour>:

void setFour(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	// F,B,G,C
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8000fd0:	2108      	movs	r1, #8
 8000fd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd6:	f7ff ff08 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8000fda:	2101      	movs	r1, #1
 8000fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe0:	f7ff ff03 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8000fe4:	2110      	movs	r1, #16
 8000fe6:	4805      	ldr	r0, [pc, #20]	; (8000ffc <setFour+0x30>)
 8000fe8:	f7ff feff 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8000fec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ff0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff4:	f7ff fef9 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	48000400 	.word	0x48000400

08001000 <setFive>:

void setFive(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	// A,F,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001004:	2108      	movs	r1, #8
 8001006:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800100a:	f7ff feee 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800100e:	2120      	movs	r1, #32
 8001010:	4809      	ldr	r0, [pc, #36]	; (8001038 <setFive+0x38>)
 8001012:	f7ff feea 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001016:	2110      	movs	r1, #16
 8001018:	4807      	ldr	r0, [pc, #28]	; (8001038 <setFive+0x38>)
 800101a:	f7ff fee6 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800101e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001022:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001026:	f7ff fee0 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800102a:	2102      	movs	r1, #2
 800102c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001030:	f7ff fedb 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	48000400 	.word	0x48000400

0800103c <setSix>:

void setSix(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	// A,F,G,E,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001040:	2108      	movs	r1, #8
 8001042:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001046:	f7ff fed0 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800104a:	2120      	movs	r1, #32
 800104c:	480c      	ldr	r0, [pc, #48]	; (8001080 <setSix+0x44>)
 800104e:	f7ff fecc 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001052:	2110      	movs	r1, #16
 8001054:	480a      	ldr	r0, [pc, #40]	; (8001080 <setSix+0x44>)
 8001056:	f7ff fec8 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800105a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800105e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001062:	f7ff fec2 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8001066:	2102      	movs	r1, #2
 8001068:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800106c:	f7ff febd 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001070:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001074:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001078:	f7ff feb7 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	48000400 	.word	0x48000400

08001084 <setSeven>:

void setSeven(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001088:	2101      	movs	r1, #1
 800108a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108e:	f7ff feac 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001092:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001096:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800109a:	f7ff fea6 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800109e:	2102      	movs	r1, #2
 80010a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a4:	f7ff fea1 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <setEight>:

void setEight(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80010b0:	2108      	movs	r1, #8
 80010b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010b6:	f7ff fe98 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80010ba:	2120      	movs	r1, #32
 80010bc:	480f      	ldr	r0, [pc, #60]	; (80010fc <setEight+0x50>)
 80010be:	f7ff fe94 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80010c2:	2110      	movs	r1, #16
 80010c4:	480d      	ldr	r0, [pc, #52]	; (80010fc <setEight+0x50>)
 80010c6:	f7ff fe90 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80010ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d2:	f7ff fe8a 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80010d6:	2102      	movs	r1, #2
 80010d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010dc:	f7ff fe85 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80010e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e8:	f7ff fe7f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80010ec:	2101      	movs	r1, #1
 80010ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f2:	f7ff fe7a 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	48000400 	.word	0x48000400

08001100 <setNine>:

void setNine(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001104:	2101      	movs	r1, #1
 8001106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110a:	f7ff fe6e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800110e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001112:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001116:	f7ff fe68 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800111a:	2102      	movs	r1, #2
 800111c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001120:	f7ff fe63 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001124:	2110      	movs	r1, #16
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <setNine+0x3c>)
 8001128:	f7ff fe5f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800112c:	2108      	movs	r1, #8
 800112e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001132:	f7ff fe5a 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	48000400 	.word	0x48000400

08001140 <setZero>:

void setZero(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001144:	2108      	movs	r1, #8
 8001146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114a:	f7ff fe4e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800114e:	2120      	movs	r1, #32
 8001150:	480d      	ldr	r0, [pc, #52]	; (8001188 <setZero+0x48>)
 8001152:	f7ff fe4a 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001156:	f44f 7180 	mov.w	r1, #256	; 0x100
 800115a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800115e:	f7ff fe44 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8001162:	2102      	movs	r1, #2
 8001164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001168:	f7ff fe3f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800116c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001170:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001174:	f7ff fe39 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001178:	2101      	movs	r1, #1
 800117a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117e:	f7ff fe34 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	48000400 	.word	0x48000400

0800118c <setA>:

void setA(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001190:	2108      	movs	r1, #8
 8001192:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001196:	f7ff fe28 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800119a:	2110      	movs	r1, #16
 800119c:	480d      	ldr	r0, [pc, #52]	; (80011d4 <setA+0x48>)
 800119e:	f7ff fe24 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80011a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011aa:	f7ff fe1e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80011ae:	2102      	movs	r1, #2
 80011b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b4:	f7ff fe19 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80011b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c0:	f7ff fe13 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80011c4:	2101      	movs	r1, #1
 80011c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ca:	f7ff fe0e 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	48000400 	.word	0x48000400

080011d8 <seta>:

void seta(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80011dc:	2120      	movs	r1, #32
 80011de:	480f      	ldr	r0, [pc, #60]	; (800121c <seta+0x44>)
 80011e0:	f7ff fe03 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80011e4:	2110      	movs	r1, #16
 80011e6:	480d      	ldr	r0, [pc, #52]	; (800121c <seta+0x44>)
 80011e8:	f7ff fdff 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80011ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f4:	f7ff fdf9 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80011f8:	2102      	movs	r1, #2
 80011fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fe:	f7ff fdf4 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001202:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001206:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120a:	f7ff fdee 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800120e:	2101      	movs	r1, #1
 8001210:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001214:	f7ff fde9 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	48000400 	.word	0x48000400

08001220 <setb>:

void setb(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001224:	2108      	movs	r1, #8
 8001226:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800122a:	f7ff fdde 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800122e:	2120      	movs	r1, #32
 8001230:	480a      	ldr	r0, [pc, #40]	; (800125c <setb+0x3c>)
 8001232:	f7ff fdda 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001236:	2110      	movs	r1, #16
 8001238:	4808      	ldr	r0, [pc, #32]	; (800125c <setb+0x3c>)
 800123a:	f7ff fdd6 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800123e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001246:	f7ff fdd0 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800124a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800124e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001252:	f7ff fdca 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	48000400 	.word	0x48000400

08001260 <setC>:

void setC(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001264:	2108      	movs	r1, #8
 8001266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800126a:	f7ff fdbe 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800126e:	2120      	movs	r1, #32
 8001270:	4807      	ldr	r0, [pc, #28]	; (8001290 <setC+0x30>)
 8001272:	f7ff fdba 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8001276:	2102      	movs	r1, #2
 8001278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800127c:	f7ff fdb5 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001280:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001284:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001288:	f7ff fdaf 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	48000400 	.word	0x48000400

08001294 <setc>:

void setc(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8001298:	2120      	movs	r1, #32
 800129a:	4807      	ldr	r0, [pc, #28]	; (80012b8 <setc+0x24>)
 800129c:	f7ff fda5 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80012a0:	2110      	movs	r1, #16
 80012a2:	4805      	ldr	r0, [pc, #20]	; (80012b8 <setc+0x24>)
 80012a4:	f7ff fda1 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80012a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b0:	f7ff fd9b 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	48000400 	.word	0x48000400

080012bc <setd>:

void setd(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80012c0:	2120      	movs	r1, #32
 80012c2:	480d      	ldr	r0, [pc, #52]	; (80012f8 <setd+0x3c>)
 80012c4:	f7ff fd91 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80012c8:	2110      	movs	r1, #16
 80012ca:	480b      	ldr	r0, [pc, #44]	; (80012f8 <setd+0x3c>)
 80012cc:	f7ff fd8d 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80012d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d8:	f7ff fd87 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80012dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e4:	f7ff fd81 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80012e8:	2101      	movs	r1, #1
 80012ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ee:	f7ff fd7c 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	48000400 	.word	0x48000400

080012fc <setE>:

void setE(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001300:	2108      	movs	r1, #8
 8001302:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001306:	f7ff fd70 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800130a:	2120      	movs	r1, #32
 800130c:	4809      	ldr	r0, [pc, #36]	; (8001334 <setE+0x38>)
 800130e:	f7ff fd6c 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001312:	2110      	movs	r1, #16
 8001314:	4807      	ldr	r0, [pc, #28]	; (8001334 <setE+0x38>)
 8001316:	f7ff fd68 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800131a:	2102      	movs	r1, #2
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f7ff fd63 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001324:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001328:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800132c:	f7ff fd5d 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	48000400 	.word	0x48000400

08001338 <setF>:

void setF(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800133c:	2108      	movs	r1, #8
 800133e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001342:	f7ff fd52 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001346:	2110      	movs	r1, #16
 8001348:	4807      	ldr	r0, [pc, #28]	; (8001368 <setF+0x30>)
 800134a:	f7ff fd4e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800134e:	2102      	movs	r1, #2
 8001350:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001354:	f7ff fd49 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001358:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800135c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001360:	f7ff fd43 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001364:	bf00      	nop
 8001366:	bd80      	pop	{r7, pc}
 8001368:	48000400 	.word	0x48000400

0800136c <setG>:

void setG(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001370:	2108      	movs	r1, #8
 8001372:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001376:	f7ff fd38 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800137a:	2120      	movs	r1, #32
 800137c:	480a      	ldr	r0, [pc, #40]	; (80013a8 <setG+0x3c>)
 800137e:	f7ff fd34 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001382:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001386:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800138a:	f7ff fd2e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800138e:	2102      	movs	r1, #2
 8001390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001394:	f7ff fd29 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001398:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800139c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a0:	f7ff fd23 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	48000400 	.word	0x48000400

080013ac <setH>:

void setH(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80013b0:	2108      	movs	r1, #8
 80013b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013b6:	f7ff fd18 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80013ba:	2110      	movs	r1, #16
 80013bc:	480a      	ldr	r0, [pc, #40]	; (80013e8 <setH+0x3c>)
 80013be:	f7ff fd14 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80013c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ca:	f7ff fd0e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80013ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d6:	f7ff fd08 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80013da:	2101      	movs	r1, #1
 80013dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013e0:	f7ff fd03 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	48000400 	.word	0x48000400

080013ec <seth>:

void seth(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80013f0:	2108      	movs	r1, #8
 80013f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f6:	f7ff fcf8 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80013fa:	2110      	movs	r1, #16
 80013fc:	4808      	ldr	r0, [pc, #32]	; (8001420 <seth+0x34>)
 80013fe:	f7ff fcf4 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001402:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001406:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800140a:	f7ff fcee 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800140e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001412:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001416:	f7ff fce8 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	48000400 	.word	0x48000400

08001424 <setI>:

void setI(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001428:	2108      	movs	r1, #8
 800142a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800142e:	f7ff fcdc 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001432:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001436:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800143a:	f7ff fcd6 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <setJ>:

void setJ(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8001448:	2120      	movs	r1, #32
 800144a:	480b      	ldr	r0, [pc, #44]	; (8001478 <setJ+0x34>)
 800144c:	f7ff fccd 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001450:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001454:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001458:	f7ff fcc7 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800145c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001460:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001464:	f7ff fcc1 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001468:	2101      	movs	r1, #1
 800146a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800146e:	f7ff fcbc 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	48000400 	.word	0x48000400

0800147c <setL>:

void setL(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001480:	2108      	movs	r1, #8
 8001482:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001486:	f7ff fcb0 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800148a:	2120      	movs	r1, #32
 800148c:	4805      	ldr	r0, [pc, #20]	; (80014a4 <setL+0x28>)
 800148e:	f7ff fcac 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001492:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001496:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800149a:	f7ff fca6 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	48000400 	.word	0x48000400

080014a8 <setn>:

void setn(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80014ac:	2110      	movs	r1, #16
 80014ae:	4808      	ldr	r0, [pc, #32]	; (80014d0 <setn+0x28>)
 80014b0:	f7ff fc9b 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80014b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014bc:	f7ff fc95 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80014c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c8:	f7ff fc8f 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	48000400 	.word	0x48000400

080014d4 <setO>:

void setO(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80014d8:	2108      	movs	r1, #8
 80014da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014de:	f7ff fc84 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80014e2:	2120      	movs	r1, #32
 80014e4:	480d      	ldr	r0, [pc, #52]	; (800151c <setO+0x48>)
 80014e6:	f7ff fc80 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80014ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014f2:	f7ff fc7a 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80014f6:	2102      	movs	r1, #2
 80014f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fc:	f7ff fc75 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001500:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001508:	f7ff fc6f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800150c:	2101      	movs	r1, #1
 800150e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001512:	f7ff fc6a 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	48000400 	.word	0x48000400

08001520 <seto>:

void seto(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8001524:	2120      	movs	r1, #32
 8001526:	480a      	ldr	r0, [pc, #40]	; (8001550 <seto+0x30>)
 8001528:	f7ff fc5f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800152c:	2110      	movs	r1, #16
 800152e:	4808      	ldr	r0, [pc, #32]	; (8001550 <seto+0x30>)
 8001530:	f7ff fc5b 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001534:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f7ff fc55 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001540:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001544:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001548:	f7ff fc4f 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	48000400 	.word	0x48000400

08001554 <setP>:

void setP(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001558:	2108      	movs	r1, #8
 800155a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155e:	f7ff fc44 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001562:	2110      	movs	r1, #16
 8001564:	480a      	ldr	r0, [pc, #40]	; (8001590 <setP+0x3c>)
 8001566:	f7ff fc40 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800156a:	2102      	movs	r1, #2
 800156c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001570:	f7ff fc3b 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001574:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001578:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800157c:	f7ff fc35 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001580:	2101      	movs	r1, #1
 8001582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001586:	f7ff fc30 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	48000400 	.word	0x48000400

08001594 <setq>:

void setq(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001598:	2108      	movs	r1, #8
 800159a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159e:	f7ff fc24 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80015a2:	2110      	movs	r1, #16
 80015a4:	480a      	ldr	r0, [pc, #40]	; (80015d0 <setq+0x3c>)
 80015a6:	f7ff fc20 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80015aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b2:	f7ff fc1a 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80015b6:	2102      	movs	r1, #2
 80015b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015bc:	f7ff fc15 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80015c0:	2101      	movs	r1, #1
 80015c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c6:	f7ff fc10 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	48000400 	.word	0x48000400

080015d4 <setr>:

void setr(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80015d8:	2110      	movs	r1, #16
 80015da:	4805      	ldr	r0, [pc, #20]	; (80015f0 <setr+0x1c>)
 80015dc:	f7ff fc05 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80015e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015e8:	f7ff fbff 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	48000400 	.word	0x48000400

080015f4 <setS>:

void setS(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80015f8:	2108      	movs	r1, #8
 80015fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fe:	f7ff fbf4 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8001602:	2120      	movs	r1, #32
 8001604:	4809      	ldr	r0, [pc, #36]	; (800162c <setS+0x38>)
 8001606:	f7ff fbf0 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800160a:	2110      	movs	r1, #16
 800160c:	4807      	ldr	r0, [pc, #28]	; (800162c <setS+0x38>)
 800160e:	f7ff fbec 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001612:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800161a:	f7ff fbe6 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800161e:	2102      	movs	r1, #2
 8001620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001624:	f7ff fbe1 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	48000400 	.word	0x48000400

08001630 <sett>:

void sett(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001634:	2108      	movs	r1, #8
 8001636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800163a:	f7ff fbd6 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800163e:	2120      	movs	r1, #32
 8001640:	4807      	ldr	r0, [pc, #28]	; (8001660 <sett+0x30>)
 8001642:	f7ff fbd2 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001646:	2110      	movs	r1, #16
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <sett+0x30>)
 800164a:	f7ff fbce 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800164e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001656:	f7ff fbc8 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	48000400 	.word	0x48000400

08001664 <setU>:

void setU(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001668:	2108      	movs	r1, #8
 800166a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800166e:	f7ff fbbc 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8001672:	2120      	movs	r1, #32
 8001674:	480a      	ldr	r0, [pc, #40]	; (80016a0 <setU+0x3c>)
 8001676:	f7ff fbb8 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800167a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800167e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001682:	f7ff fbb2 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001686:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800168a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168e:	f7ff fbac 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001692:	2101      	movs	r1, #1
 8001694:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001698:	f7ff fba7 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	48000400 	.word	0x48000400

080016a4 <setu>:

void setu(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80016a8:	2120      	movs	r1, #32
 80016aa:	4808      	ldr	r0, [pc, #32]	; (80016cc <setu+0x28>)
 80016ac:	f7ff fb9d 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80016b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b8:	f7ff fb97 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80016bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016c4:	f7ff fb91 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	48000400 	.word	0x48000400

080016d0 <sety>:

void sety(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80016d4:	2108      	movs	r1, #8
 80016d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016da:	f7ff fb86 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80016de:	2120      	movs	r1, #32
 80016e0:	4809      	ldr	r0, [pc, #36]	; (8001708 <sety+0x38>)
 80016e2:	f7ff fb82 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80016e6:	2110      	movs	r1, #16
 80016e8:	4807      	ldr	r0, [pc, #28]	; (8001708 <sety+0x38>)
 80016ea:	f7ff fb7e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80016ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f6:	f7ff fb78 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80016fa:	2101      	movs	r1, #1
 80016fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001700:	f7ff fb73 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	48000400 	.word	0x48000400

0800170c <setK>:

void setK(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001710:	2108      	movs	r1, #8
 8001712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001716:	f7ff fb68 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800171a:	2110      	movs	r1, #16
 800171c:	480a      	ldr	r0, [pc, #40]	; (8001748 <setK+0x3c>)
 800171e:	f7ff fb64 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001722:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001726:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800172a:	f7ff fb5e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800172e:	2102      	movs	r1, #2
 8001730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001734:	f7ff fb59 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001738:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800173c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001740:	f7ff fb53 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	48000400 	.word	0x48000400

0800174c <setM>:

void setM(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001750:	2108      	movs	r1, #8
 8001752:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001756:	f7ff fb48 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800175a:	2120      	movs	r1, #32
 800175c:	4807      	ldr	r0, [pc, #28]	; (800177c <setM+0x30>)
 800175e:	f7ff fb44 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8001762:	2102      	movs	r1, #2
 8001764:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001768:	f7ff fb3f 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800176c:	2101      	movs	r1, #1
 800176e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001772:	f7ff fb3a 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	48000400 	.word	0x48000400

08001780 <setV>:

void setV(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001784:	2108      	movs	r1, #8
 8001786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178a:	f7ff fb2e 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800178e:	2120      	movs	r1, #32
 8001790:	4804      	ldr	r0, [pc, #16]	; (80017a4 <setV+0x24>)
 8001792:	f7ff fb2a 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001796:	2101      	movs	r1, #1
 8001798:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800179c:	f7ff fb25 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	48000400 	.word	0x48000400

080017a8 <setW>:

void setW(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80017ac:	2108      	movs	r1, #8
 80017ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017b2:	f7ff fb1a 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80017b6:	2120      	movs	r1, #32
 80017b8:	480c      	ldr	r0, [pc, #48]	; (80017ec <setW+0x44>)
 80017ba:	f7ff fb16 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80017be:	2110      	movs	r1, #16
 80017c0:	480a      	ldr	r0, [pc, #40]	; (80017ec <setW+0x44>)
 80017c2:	f7ff fb12 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80017c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ce:	f7ff fb0c 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80017d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017da:	f7ff fb06 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80017de:	2101      	movs	r1, #1
 80017e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e4:	f7ff fb01 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	48000400 	.word	0x48000400

080017f0 <setX>:

void setX(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80017f4:	2120      	movs	r1, #32
 80017f6:	4807      	ldr	r0, [pc, #28]	; (8001814 <setX+0x24>)
 80017f8:	f7ff faf7 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80017fc:	2110      	movs	r1, #16
 80017fe:	4805      	ldr	r0, [pc, #20]	; (8001814 <setX+0x24>)
 8001800:	f7ff faf3 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8001804:	2102      	movs	r1, #2
 8001806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180a:	f7ff faee 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	48000400 	.word	0x48000400

08001818 <setZ>:

void setZ(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800181c:	2120      	movs	r1, #32
 800181e:	480c      	ldr	r0, [pc, #48]	; (8001850 <setZ+0x38>)
 8001820:	f7ff fae3 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8001824:	2110      	movs	r1, #16
 8001826:	480a      	ldr	r0, [pc, #40]	; (8001850 <setZ+0x38>)
 8001828:	f7ff fadf 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800182c:	2102      	movs	r1, #2
 800182e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001832:	f7ff fada 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001836:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800183a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800183e:	f7ff fad4 	bl	8000dea <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001842:	2101      	movs	r1, #1
 8001844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001848:	f7ff facf 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	48000400 	.word	0x48000400

08001854 <set_>:

void set_(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8001858:	2120      	movs	r1, #32
 800185a:	4802      	ldr	r0, [pc, #8]	; (8001864 <set_+0x10>)
 800185c:	f7ff fac5 	bl	8000dea <LL_GPIO_ResetOutputPin>
}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	48000400 	.word	0x48000400

08001868 <setDigit>:

/*
 * Turns required digit ON
 */
void setDigit(uint8_t pos)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
	switch(pos)
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	2b03      	cmp	r3, #3
 8001876:	d823      	bhi.n	80018c0 <setDigit+0x58>
 8001878:	a201      	add	r2, pc, #4	; (adr r2, 8001880 <setDigit+0x18>)
 800187a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187e:	bf00      	nop
 8001880:	08001891 	.word	0x08001891
 8001884:	0800189d 	.word	0x0800189d
 8001888:	080018a9 	.word	0x080018a9
 800188c:	080018b5 	.word	0x080018b5
	{
		case 0:
			DIGIT_1_ON;
 8001890:	2120      	movs	r1, #32
 8001892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001896:	f7ff fa9a 	bl	8000dce <LL_GPIO_SetOutputPin>
			break;
 800189a:	e011      	b.n	80018c0 <setDigit+0x58>
		case 1:
			DIGIT_2_ON;
 800189c:	2110      	movs	r1, #16
 800189e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a2:	f7ff fa94 	bl	8000dce <LL_GPIO_SetOutputPin>
			break;
 80018a6:	e00b      	b.n	80018c0 <setDigit+0x58>
		case 2:
			DIGIT_3_ON;
 80018a8:	2140      	movs	r1, #64	; 0x40
 80018aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ae:	f7ff fa8e 	bl	8000dce <LL_GPIO_SetOutputPin>
			break;
 80018b2:	e005      	b.n	80018c0 <setDigit+0x58>
		case 3:
			DIGIT_4_ON;
 80018b4:	2104      	movs	r1, #4
 80018b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ba:	f7ff fa88 	bl	8000dce <LL_GPIO_SetOutputPin>
			break;
 80018be:	bf00      	nop
	}
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <updateDisplay>:
/**
 * Display data in dDisplayData.
 * Sets every digit to display its value and decimal point.
 */
void updateDisplay(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 80018ce:	2300      	movs	r3, #0
 80018d0:	71fb      	strb	r3, [r7, #7]
 80018d2:	e1c8      	b.n	8001c66 <updateDisplay+0x39e>
	{
		switch(digit[i])
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	4ad1      	ldr	r2, [pc, #836]	; (8001c1c <updateDisplay+0x354>)
 80018d8:	5cd3      	ldrb	r3, [r2, r3]
 80018da:	3b30      	subs	r3, #48	; 0x30
 80018dc:	2b09      	cmp	r3, #9
 80018de:	d85d      	bhi.n	800199c <updateDisplay+0xd4>
 80018e0:	a201      	add	r2, pc, #4	; (adr r2, 80018e8 <updateDisplay+0x20>)
 80018e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e6:	bf00      	nop
 80018e8:	08001911 	.word	0x08001911
 80018ec:	0800191f 	.word	0x0800191f
 80018f0:	0800192d 	.word	0x0800192d
 80018f4:	0800193b 	.word	0x0800193b
 80018f8:	08001949 	.word	0x08001949
 80018fc:	08001957 	.word	0x08001957
 8001900:	08001965 	.word	0x08001965
 8001904:	08001973 	.word	0x08001973
 8001908:	08001981 	.word	0x08001981
 800190c:	0800198f 	.word	0x0800198f
		{
		case '0':
			setDigit(i);
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff ffa8 	bl	8001868 <setDigit>
			setZero();
 8001918:	f7ff fc12 	bl	8001140 <setZero>
			break;
 800191c:	e03e      	b.n	800199c <updateDisplay+0xd4>
		case '1':
			setDigit(i);
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ffa1 	bl	8001868 <setDigit>
			setOne();
 8001926:	f7ff fb05 	bl	8000f34 <setOne>
			break;
 800192a:	e037      	b.n	800199c <updateDisplay+0xd4>
		case '2':
			setDigit(i);
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff ff9a 	bl	8001868 <setDigit>
			setTwo();
 8001934:	f7ff fb0e 	bl	8000f54 <setTwo>
			break;
 8001938:	e030      	b.n	800199c <updateDisplay+0xd4>
		case '3':
			setDigit(i);
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ff93 	bl	8001868 <setDigit>
			setThree();
 8001942:	f7ff fb25 	bl	8000f90 <setThree>
			break;
 8001946:	e029      	b.n	800199c <updateDisplay+0xd4>
		case '4':
			setDigit(i);
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff ff8c 	bl	8001868 <setDigit>
			setFour();
 8001950:	f7ff fb3c 	bl	8000fcc <setFour>
			break;
 8001954:	e022      	b.n	800199c <updateDisplay+0xd4>
		case '5':
			setDigit(i);
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff85 	bl	8001868 <setDigit>
			setFive();
 800195e:	f7ff fb4f 	bl	8001000 <setFive>
			break;
 8001962:	e01b      	b.n	800199c <updateDisplay+0xd4>
		case '6':
			setDigit(i);
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff ff7e 	bl	8001868 <setDigit>
			setSix();
 800196c:	f7ff fb66 	bl	800103c <setSix>
			break;
 8001970:	e014      	b.n	800199c <updateDisplay+0xd4>
		case '7':
			setDigit(i);
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff77 	bl	8001868 <setDigit>
			setSeven();
 800197a:	f7ff fb83 	bl	8001084 <setSeven>
			break;
 800197e:	e00d      	b.n	800199c <updateDisplay+0xd4>
		case '8':
			setDigit(i);
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff ff70 	bl	8001868 <setDigit>
			setEight();
 8001988:	f7ff fb90 	bl	80010ac <setEight>
			break;
 800198c:	e006      	b.n	800199c <updateDisplay+0xd4>
		case '9':
			setDigit(i);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff ff69 	bl	8001868 <setDigit>
			setNine();
 8001996:	f7ff fbb3 	bl	8001100 <setNine>
			break;
 800199a:	bf00      	nop
		}


		switch(digit[i])
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	4a9f      	ldr	r2, [pc, #636]	; (8001c1c <updateDisplay+0x354>)
 80019a0:	5cd3      	ldrb	r3, [r2, r3]
 80019a2:	3b41      	subs	r3, #65	; 0x41
 80019a4:	2b38      	cmp	r3, #56	; 0x38
 80019a6:	f200 8157 	bhi.w	8001c58 <updateDisplay+0x390>
 80019aa:	a201      	add	r2, pc, #4	; (adr r2, 80019b0 <updateDisplay+0xe8>)
 80019ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b0:	08001a95 	.word	0x08001a95
 80019b4:	08001c59 	.word	0x08001c59
 80019b8:	08001abf 	.word	0x08001abf
 80019bc:	08001c59 	.word	0x08001c59
 80019c0:	08001ae9 	.word	0x08001ae9
 80019c4:	08001af7 	.word	0x08001af7
 80019c8:	08001b05 	.word	0x08001b05
 80019cc:	08001b13 	.word	0x08001b13
 80019d0:	08001b2f 	.word	0x08001b2f
 80019d4:	08001b3d 	.word	0x08001b3d
 80019d8:	08001bf3 	.word	0x08001bf3
 80019dc:	08001b4b 	.word	0x08001b4b
 80019e0:	08001c01 	.word	0x08001c01
 80019e4:	08001c59 	.word	0x08001c59
 80019e8:	08001b67 	.word	0x08001b67
 80019ec:	08001b83 	.word	0x08001b83
 80019f0:	08001c59 	.word	0x08001c59
 80019f4:	08001c59 	.word	0x08001c59
 80019f8:	08001bad 	.word	0x08001bad
 80019fc:	08001c59 	.word	0x08001c59
 8001a00:	08001bc9 	.word	0x08001bc9
 8001a04:	08001c0f 	.word	0x08001c0f
 8001a08:	08001c21 	.word	0x08001c21
 8001a0c:	08001c2f 	.word	0x08001c2f
 8001a10:	08001c59 	.word	0x08001c59
 8001a14:	08001c3d 	.word	0x08001c3d
 8001a18:	08001c59 	.word	0x08001c59
 8001a1c:	08001c59 	.word	0x08001c59
 8001a20:	08001c59 	.word	0x08001c59
 8001a24:	08001c59 	.word	0x08001c59
 8001a28:	08001c4b 	.word	0x08001c4b
 8001a2c:	08001c59 	.word	0x08001c59
 8001a30:	08001aa3 	.word	0x08001aa3
 8001a34:	08001ab1 	.word	0x08001ab1
 8001a38:	08001acd 	.word	0x08001acd
 8001a3c:	08001adb 	.word	0x08001adb
 8001a40:	08001c59 	.word	0x08001c59
 8001a44:	08001c59 	.word	0x08001c59
 8001a48:	08001c59 	.word	0x08001c59
 8001a4c:	08001b21 	.word	0x08001b21
 8001a50:	08001c59 	.word	0x08001c59
 8001a54:	08001c59 	.word	0x08001c59
 8001a58:	08001c59 	.word	0x08001c59
 8001a5c:	08001c59 	.word	0x08001c59
 8001a60:	08001c59 	.word	0x08001c59
 8001a64:	08001b59 	.word	0x08001b59
 8001a68:	08001b75 	.word	0x08001b75
 8001a6c:	08001c59 	.word	0x08001c59
 8001a70:	08001b91 	.word	0x08001b91
 8001a74:	08001b9f 	.word	0x08001b9f
 8001a78:	08001c59 	.word	0x08001c59
 8001a7c:	08001bbb 	.word	0x08001bbb
 8001a80:	08001bd7 	.word	0x08001bd7
 8001a84:	08001c59 	.word	0x08001c59
 8001a88:	08001c59 	.word	0x08001c59
 8001a8c:	08001c59 	.word	0x08001c59
 8001a90:	08001be5 	.word	0x08001be5
		{
		case 'A':
			setDigit(i);
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fee6 	bl	8001868 <setDigit>
			setA();
 8001a9c:	f7ff fb76 	bl	800118c <setA>
			break;
 8001aa0:	e0da      	b.n	8001c58 <updateDisplay+0x390>
		case 'a':
			setDigit(i);
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fedf 	bl	8001868 <setDigit>
			seta();
 8001aaa:	f7ff fb95 	bl	80011d8 <seta>
			break;
 8001aae:	e0d3      	b.n	8001c58 <updateDisplay+0x390>
		case 'b':
			setDigit(i);
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fed8 	bl	8001868 <setDigit>
			setb();
 8001ab8:	f7ff fbb2 	bl	8001220 <setb>
			break;
 8001abc:	e0cc      	b.n	8001c58 <updateDisplay+0x390>
		case 'C':
			setDigit(i);
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fed1 	bl	8001868 <setDigit>
			setC();
 8001ac6:	f7ff fbcb 	bl	8001260 <setC>
			break;
 8001aca:	e0c5      	b.n	8001c58 <updateDisplay+0x390>
		case 'c':
			setDigit(i);
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff feca 	bl	8001868 <setDigit>
			setc();
 8001ad4:	f7ff fbde 	bl	8001294 <setc>
			break;
 8001ad8:	e0be      	b.n	8001c58 <updateDisplay+0x390>
		case 'd':
			setDigit(i);
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff fec3 	bl	8001868 <setDigit>
			setd();
 8001ae2:	f7ff fbeb 	bl	80012bc <setd>
			break;
 8001ae6:	e0b7      	b.n	8001c58 <updateDisplay+0x390>
		case 'E':
			setDigit(i);
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff febc 	bl	8001868 <setDigit>
			setE();
 8001af0:	f7ff fc04 	bl	80012fc <setE>
			break;
 8001af4:	e0b0      	b.n	8001c58 <updateDisplay+0x390>
		case 'F':
			setDigit(i);
 8001af6:	79fb      	ldrb	r3, [r7, #7]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff feb5 	bl	8001868 <setDigit>
			setF();
 8001afe:	f7ff fc1b 	bl	8001338 <setF>
			break;
 8001b02:	e0a9      	b.n	8001c58 <updateDisplay+0x390>
		case 'G':
			setDigit(i);
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff feae 	bl	8001868 <setDigit>
			setG();
 8001b0c:	f7ff fc2e 	bl	800136c <setG>
			break;
 8001b10:	e0a2      	b.n	8001c58 <updateDisplay+0x390>
		case 'H':
			setDigit(i);
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fea7 	bl	8001868 <setDigit>
			setH();
 8001b1a:	f7ff fc47 	bl	80013ac <setH>
			break;
 8001b1e:	e09b      	b.n	8001c58 <updateDisplay+0x390>
		case 'h':
			setDigit(i);
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fea0 	bl	8001868 <setDigit>
			seth();
 8001b28:	f7ff fc60 	bl	80013ec <seth>
			break;
 8001b2c:	e094      	b.n	8001c58 <updateDisplay+0x390>
		case 'I':
			setDigit(i);
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fe99 	bl	8001868 <setDigit>
			setI();
 8001b36:	f7ff fc75 	bl	8001424 <setI>
			break;
 8001b3a:	e08d      	b.n	8001c58 <updateDisplay+0x390>
		case 'J':
			setDigit(i);
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fe92 	bl	8001868 <setDigit>
			setJ();
 8001b44:	f7ff fc7e 	bl	8001444 <setJ>
			break;
 8001b48:	e086      	b.n	8001c58 <updateDisplay+0x390>
		case 'L':
			setDigit(i);
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fe8b 	bl	8001868 <setDigit>
			setL();
 8001b52:	f7ff fc93 	bl	800147c <setL>
			break;
 8001b56:	e07f      	b.n	8001c58 <updateDisplay+0x390>
		case 'n':
			setDigit(i);
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fe84 	bl	8001868 <setDigit>
			setn();
 8001b60:	f7ff fca2 	bl	80014a8 <setn>
			break;
 8001b64:	e078      	b.n	8001c58 <updateDisplay+0x390>
		case 'O':
			setDigit(i);
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff fe7d 	bl	8001868 <setDigit>
			setO();
 8001b6e:	f7ff fcb1 	bl	80014d4 <setO>
			break;
 8001b72:	e071      	b.n	8001c58 <updateDisplay+0x390>
		case 'o':
			setDigit(i);
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fe76 	bl	8001868 <setDigit>
			seto();
 8001b7c:	f7ff fcd0 	bl	8001520 <seto>
			break;
 8001b80:	e06a      	b.n	8001c58 <updateDisplay+0x390>
		case 'P':
			setDigit(i);
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fe6f 	bl	8001868 <setDigit>
			setP();
 8001b8a:	f7ff fce3 	bl	8001554 <setP>
			break;
 8001b8e:	e063      	b.n	8001c58 <updateDisplay+0x390>
		case 'q':
			setDigit(i);
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff fe68 	bl	8001868 <setDigit>
			setq();
 8001b98:	f7ff fcfc 	bl	8001594 <setq>
			break;
 8001b9c:	e05c      	b.n	8001c58 <updateDisplay+0x390>
		case 'r':
			setDigit(i);
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fe61 	bl	8001868 <setDigit>
			setr();
 8001ba6:	f7ff fd15 	bl	80015d4 <setr>
			break;
 8001baa:	e055      	b.n	8001c58 <updateDisplay+0x390>
		case 'S':
			setDigit(i);
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fe5a 	bl	8001868 <setDigit>
			setS();
 8001bb4:	f7ff fd1e 	bl	80015f4 <setS>
			break;
 8001bb8:	e04e      	b.n	8001c58 <updateDisplay+0x390>
		case 't':
			setDigit(i);
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fe53 	bl	8001868 <setDigit>
			sett();
 8001bc2:	f7ff fd35 	bl	8001630 <sett>
			break;
 8001bc6:	e047      	b.n	8001c58 <updateDisplay+0x390>
		case 'U':
			setDigit(i);
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fe4c 	bl	8001868 <setDigit>
			setU();
 8001bd0:	f7ff fd48 	bl	8001664 <setU>
			break;
 8001bd4:	e040      	b.n	8001c58 <updateDisplay+0x390>
		case 'u':
			setDigit(i);
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fe45 	bl	8001868 <setDigit>
			setu();
 8001bde:	f7ff fd61 	bl	80016a4 <setu>
			break;
 8001be2:	e039      	b.n	8001c58 <updateDisplay+0x390>
		case 'y':
			setDigit(i);
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fe3e 	bl	8001868 <setDigit>
			sety();
 8001bec:	f7ff fd70 	bl	80016d0 <sety>
			break;
 8001bf0:	e032      	b.n	8001c58 <updateDisplay+0x390>
		case 'K':
			setDigit(i);
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff fe37 	bl	8001868 <setDigit>
			setK();
 8001bfa:	f7ff fd87 	bl	800170c <setK>
			break;
 8001bfe:	e02b      	b.n	8001c58 <updateDisplay+0x390>
		case 'M':
			setDigit(i);
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fe30 	bl	8001868 <setDigit>
			setM();
 8001c08:	f7ff fda0 	bl	800174c <setM>
			break;
 8001c0c:	e024      	b.n	8001c58 <updateDisplay+0x390>
		case 'V':
			setDigit(i);
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fe29 	bl	8001868 <setDigit>
			setV();
 8001c16:	f7ff fdb3 	bl	8001780 <setV>
			break;
 8001c1a:	e01d      	b.n	8001c58 <updateDisplay+0x390>
 8001c1c:	20000000 	.word	0x20000000
		case 'W':
			setDigit(i);
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fe20 	bl	8001868 <setDigit>
			setW();
 8001c28:	f7ff fdbe 	bl	80017a8 <setW>
			break;
 8001c2c:	e014      	b.n	8001c58 <updateDisplay+0x390>
		case 'X':
			setDigit(i);
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fe19 	bl	8001868 <setDigit>
			setX();
 8001c36:	f7ff fddb 	bl	80017f0 <setX>
			break;
 8001c3a:	e00d      	b.n	8001c58 <updateDisplay+0x390>
		case 'Z':
			setDigit(i);
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fe12 	bl	8001868 <setDigit>
			setZ();
 8001c44:	f7ff fde8 	bl	8001818 <setZ>
			break;
 8001c48:	e006      	b.n	8001c58 <updateDisplay+0x390>
		case '_':
			setDigit(i);
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fe0b 	bl	8001868 <setDigit>
			set_();
 8001c52:	f7ff fdff 	bl	8001854 <set_>
			break;
 8001c56:	bf00      	nop
		}


		resetDigits();
 8001c58:	f7ff f932 	bl	8000ec0 <resetDigits>
		resetSegments();
 8001c5c:	f7ff f8d4 	bl	8000e08 <resetSegments>
	for(uint8_t i = 0; i < 4; i++)
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	3301      	adds	r3, #1
 8001c64:	71fb      	strb	r3, [r7, #7]
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	2b03      	cmp	r3, #3
 8001c6a:	f67f ae33 	bls.w	80018d4 <updateDisplay+0xc>
	}
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop

08001c78 <TIM3_IRQHandler>:

//Update displayed data and keep display ON
void TIM3_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM3))
 8001c7c:	4806      	ldr	r0, [pc, #24]	; (8001c98 <TIM3_IRQHandler+0x20>)
 8001c7e:	f7ff f893 	bl	8000da8 <LL_TIM_IsActiveFlag_UPDATE>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <TIM3_IRQHandler+0x14>
	{
		updateDisplay();
 8001c88:	f7ff fe1e 	bl	80018c8 <updateDisplay>
	}

	LL_TIM_ClearFlag_UPDATE(TIM3);
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <TIM3_IRQHandler+0x20>)
 8001c8e:	f7ff f87d 	bl	8000d8c <LL_TIM_ClearFlag_UPDATE>
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40000400 	.word	0x40000400

08001c9c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001ca4:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ca6:	695a      	ldr	r2, [r3, #20]
 8001ca8:	4907      	ldr	r1, [pc, #28]	; (8001cc8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001cb0:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cb2:	695a      	ldr	r2, [r3, #20]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cba:	68fb      	ldr	r3, [r7, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	40021000 	.word	0x40021000

08001ccc <LL_GPIO_ResetOutputPin>:
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cee:	463b      	mov	r3, r7
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
 8001cfc:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001cfe:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d02:	f7ff ffcb 	bl	8001c9c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d06:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001d0a:	f7ff ffc7 	bl	8001c9c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_3|LL_GPIO_PIN_4 
 8001d0e:	f640 111b 	movw	r1, #2331	; 0x91b
 8001d12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d16:	f7ff ffd9 	bl	8001ccc <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_8|LL_GPIO_PIN_11);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_5);
 8001d1a:	2132      	movs	r1, #50	; 0x32
 8001d1c:	4813      	ldr	r0, [pc, #76]	; (8001d6c <MX_GPIO_Init+0x84>)
 8001d1e:	f7ff ffd5 	bl	8001ccc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_3|LL_GPIO_PIN_4 
 8001d22:	f640 13ff 	movw	r3, #2559	; 0x9ff
 8001d26:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_8|LL_GPIO_PIN_11|LL_GPIO_PIN_2|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d38:	463b      	mov	r3, r7
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d40:	f7fe fb45 	bl	80003ce <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001d44:	2332      	movs	r3, #50	; 0x32
 8001d46:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d54:	2300      	movs	r3, #0
 8001d56:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	463b      	mov	r3, r7
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4803      	ldr	r0, [pc, #12]	; (8001d6c <MX_GPIO_Init+0x84>)
 8001d5e:	f7fe fb36 	bl	80003ce <LL_GPIO_Init>

}
 8001d62:	bf00      	nop
 8001d64:	3718      	adds	r7, #24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	48000400 	.word	0x48000400

08001d70 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <NVIC_SetPriorityGrouping+0x44>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <NVIC_SetPriorityGrouping+0x44>)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	60d3      	str	r3, [r2, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001dbc:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <LL_RCC_HSI_Enable+0x1c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a04      	ldr	r2, [pc, #16]	; (8001dd4 <LL_RCC_HSI_Enable+0x1c>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6013      	str	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001ddc:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <LL_RCC_HSI_IsReady+0x20>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	bf0c      	ite	eq
 8001de8:	2301      	moveq	r3, #1
 8001dea:	2300      	movne	r3, #0
 8001dec:	b2db      	uxtb	r3, r3
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	40021000 	.word	0x40021000

08001dfc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001e04:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	4904      	ldr	r1, [pc, #16]	; (8001e24 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	600b      	str	r3, [r1, #0]
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	40021000 	.word	0x40021000

08001e28 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001e30:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <LL_RCC_SetSysClkSource+0x24>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f023 0203 	bic.w	r2, r3, #3
 8001e38:	4904      	ldr	r1, [pc, #16]	; (8001e4c <LL_RCC_SetSysClkSource+0x24>)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	604b      	str	r3, [r1, #4]
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	40021000 	.word	0x40021000

08001e50 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e54:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <LL_RCC_GetSysClkSource+0x18>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 030c 	and.w	r3, r3, #12
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000

08001e6c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e74:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <LL_RCC_SetAHBPrescaler+0x24>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e7c:	4904      	ldr	r1, [pc, #16]	; (8001e90 <LL_RCC_SetAHBPrescaler+0x24>)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	604b      	str	r3, [r1, #4]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	40021000 	.word	0x40021000

08001e94 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e9c:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ea4:	4904      	ldr	r1, [pc, #16]	; (8001eb8 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	604b      	str	r3, [r1, #4]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	40021000 	.word	0x40021000

08001ebc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ecc:	4904      	ldr	r1, [pc, #16]	; (8001ee0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	604b      	str	r3, [r1, #4]
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001eec:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001eee:	69da      	ldr	r2, [r3, #28]
 8001ef0:	4907      	ldr	r1, [pc, #28]	; (8001f10 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001ef8:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001efa:	69da      	ldr	r2, [r3, #28]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4013      	ands	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f02:	68fb      	ldr	r3, [r7, #12]
}
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40021000 	.word	0x40021000

08001f14 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f1c:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f1e:	699a      	ldr	r2, [r3, #24]
 8001f20:	4907      	ldr	r1, [pc, #28]	; (8001f40 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001f28:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f2a:	699a      	ldr	r2, [r3, #24]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f32:	68fb      	ldr	r3, [r7, #12]
}
 8001f34:	bf00      	nop
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	40021000 	.word	0x40021000

08001f44 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001f4c:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <LL_FLASH_SetLatency+0x24>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 0207 	bic.w	r2, r3, #7
 8001f54:	4904      	ldr	r1, [pc, #16]	; (8001f68 <LL_FLASH_SetLatency+0x24>)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	600b      	str	r3, [r1, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	40022000 	.word	0x40022000

08001f6c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <LL_FLASH_GetLatency+0x18>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0307 	and.w	r3, r3, #7
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	40022000 	.word	0x40022000

08001f88 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d106      	bne.n	8001fa4 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001f96:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <LL_SYSTICK_SetClkSource+0x34>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a08      	ldr	r2, [pc, #32]	; (8001fbc <LL_SYSTICK_SetClkSource+0x34>)
 8001f9c:	f043 0304 	orr.w	r3, r3, #4
 8001fa0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001fa2:	e005      	b.n	8001fb0 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001fa4:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <LL_SYSTICK_SetClkSource+0x34>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a04      	ldr	r2, [pc, #16]	; (8001fbc <LL_SYSTICK_SetClkSource+0x34>)
 8001faa:	f023 0304 	bic.w	r3, r3, #4
 8001fae:	6013      	str	r3, [r2, #0]
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	e000e010 	.word	0xe000e010

08001fc0 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <LL_SYSTICK_EnableIT+0x1c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <LL_SYSTICK_EnableIT+0x1c>)
 8001fca:	f043 0302 	orr.w	r3, r3, #2
 8001fce:	6013      	str	r3, [r2, #0]
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	e000e010 	.word	0xe000e010

08001fe0 <main>:
char digit[4]="MatE";
char vzor[]="MatEJ_ModEr_92615";


int main(void)
{
 8001fe0:	b590      	push	{r4, r7, lr}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	f7ff ff94 	bl	8001f14 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001fec:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001ff0:	f7ff ff78 	bl	8001ee4 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff4:	2003      	movs	r0, #3
 8001ff6:	f7ff febb 	bl	8001d70 <NVIC_SetPriorityGrouping>

  SystemClock_Config();
 8001ffa:	f000 f86b 	bl	80020d4 <SystemClock_Config>

  MX_GPIO_Init();
 8001ffe:	f7ff fe73 	bl	8001ce8 <MX_GPIO_Init>

  setSegments();
 8002002:	f7fe ff2f 	bl	8000e64 <setSegments>
  setDigits();
 8002006:	f7fe ff78 	bl	8000efa <setDigits>

  LL_mDelay(2000);
 800200a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800200e:	f7fe fe89 	bl	8000d24 <LL_mDelay>

  resetDigits();
 8002012:	f7fe ff55 	bl	8000ec0 <resetDigits>
  resetSegments();
 8002016:	f7fe fef7 	bl	8000e08 <resetSegments>


  MX_TIM3_Init();
 800201a:	f000 fa67 	bl	80024ec <MX_TIM3_Init>


  while (1){
	  for(uint8_t i=0; i<(strlen(vzor)-4); i++){
 800201e:	2300      	movs	r3, #0
 8002020:	71fb      	strb	r3, [r7, #7]
 8002022:	e01d      	b.n	8002060 <main+0x80>
		  digit[0]=vzor[i];
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	4a29      	ldr	r2, [pc, #164]	; (80020cc <main+0xec>)
 8002028:	5cd2      	ldrb	r2, [r2, r3]
 800202a:	4b29      	ldr	r3, [pc, #164]	; (80020d0 <main+0xf0>)
 800202c:	701a      	strb	r2, [r3, #0]
		  digit[1]=vzor[i+1];
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	3301      	adds	r3, #1
 8002032:	4a26      	ldr	r2, [pc, #152]	; (80020cc <main+0xec>)
 8002034:	5cd2      	ldrb	r2, [r2, r3]
 8002036:	4b26      	ldr	r3, [pc, #152]	; (80020d0 <main+0xf0>)
 8002038:	705a      	strb	r2, [r3, #1]
		  digit[2]=vzor[i+2];
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	3302      	adds	r3, #2
 800203e:	4a23      	ldr	r2, [pc, #140]	; (80020cc <main+0xec>)
 8002040:	5cd2      	ldrb	r2, [r2, r3]
 8002042:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <main+0xf0>)
 8002044:	709a      	strb	r2, [r3, #2]
		  digit[3]=vzor[i+3];
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	3303      	adds	r3, #3
 800204a:	4a20      	ldr	r2, [pc, #128]	; (80020cc <main+0xec>)
 800204c:	5cd2      	ldrb	r2, [r2, r3]
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <main+0xf0>)
 8002050:	70da      	strb	r2, [r3, #3]
		  LL_mDelay(500);
 8002052:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002056:	f7fe fe65 	bl	8000d24 <LL_mDelay>
	  for(uint8_t i=0; i<(strlen(vzor)-4); i++){
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	3301      	adds	r3, #1
 800205e:	71fb      	strb	r3, [r7, #7]
 8002060:	79fc      	ldrb	r4, [r7, #7]
 8002062:	481a      	ldr	r0, [pc, #104]	; (80020cc <main+0xec>)
 8002064:	f7fe f8b0 	bl	80001c8 <strlen>
 8002068:	4603      	mov	r3, r0
 800206a:	3b04      	subs	r3, #4
 800206c:	429c      	cmp	r4, r3
 800206e:	d3d9      	bcc.n	8002024 <main+0x44>
	  }
	  for(uint8_t i=(strlen(vzor)-4); i>0; --i){
 8002070:	4816      	ldr	r0, [pc, #88]	; (80020cc <main+0xec>)
 8002072:	f7fe f8a9 	bl	80001c8 <strlen>
 8002076:	4603      	mov	r3, r0
 8002078:	b2db      	uxtb	r3, r3
 800207a:	3b04      	subs	r3, #4
 800207c:	71bb      	strb	r3, [r7, #6]
 800207e:	e01d      	b.n	80020bc <main+0xdc>
		  digit[0]=vzor[i];
 8002080:	79bb      	ldrb	r3, [r7, #6]
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <main+0xec>)
 8002084:	5cd2      	ldrb	r2, [r2, r3]
 8002086:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <main+0xf0>)
 8002088:	701a      	strb	r2, [r3, #0]
		  digit[1]=vzor[i+1];
 800208a:	79bb      	ldrb	r3, [r7, #6]
 800208c:	3301      	adds	r3, #1
 800208e:	4a0f      	ldr	r2, [pc, #60]	; (80020cc <main+0xec>)
 8002090:	5cd2      	ldrb	r2, [r2, r3]
 8002092:	4b0f      	ldr	r3, [pc, #60]	; (80020d0 <main+0xf0>)
 8002094:	705a      	strb	r2, [r3, #1]
		  digit[2]=vzor[i+2];
 8002096:	79bb      	ldrb	r3, [r7, #6]
 8002098:	3302      	adds	r3, #2
 800209a:	4a0c      	ldr	r2, [pc, #48]	; (80020cc <main+0xec>)
 800209c:	5cd2      	ldrb	r2, [r2, r3]
 800209e:	4b0c      	ldr	r3, [pc, #48]	; (80020d0 <main+0xf0>)
 80020a0:	709a      	strb	r2, [r3, #2]
		  digit[3]=vzor[i+3];
 80020a2:	79bb      	ldrb	r3, [r7, #6]
 80020a4:	3303      	adds	r3, #3
 80020a6:	4a09      	ldr	r2, [pc, #36]	; (80020cc <main+0xec>)
 80020a8:	5cd2      	ldrb	r2, [r2, r3]
 80020aa:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <main+0xf0>)
 80020ac:	70da      	strb	r2, [r3, #3]
		  LL_mDelay(500);
 80020ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020b2:	f7fe fe37 	bl	8000d24 <LL_mDelay>
	  for(uint8_t i=(strlen(vzor)-4); i>0; --i){
 80020b6:	79bb      	ldrb	r3, [r7, #6]
 80020b8:	3b01      	subs	r3, #1
 80020ba:	71bb      	strb	r3, [r7, #6]
 80020bc:	79bb      	ldrb	r3, [r7, #6]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1de      	bne.n	8002080 <main+0xa0>
	  }
	  LL_mDelay(1000);
 80020c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020c6:	f7fe fe2d 	bl	8000d24 <LL_mDelay>
	  for(uint8_t i=0; i<(strlen(vzor)-4); i++){
 80020ca:	e7a8      	b.n	800201e <main+0x3e>
 80020cc:	20000004 	.word	0x20000004
 80020d0:	20000000 	.word	0x20000000

080020d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80020d8:	2000      	movs	r0, #0
 80020da:	f7ff ff33 	bl	8001f44 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 80020de:	f7ff ff45 	bl	8001f6c <LL_FLASH_GetLatency>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <SystemClock_Config+0x18>
  {
  Error_Handler();  
 80020e8:	f000 f82c 	bl	8002144 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 80020ec:	f7ff fe64 	bl	8001db8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80020f0:	bf00      	nop
 80020f2:	f7ff fe71 	bl	8001dd8 <LL_RCC_HSI_IsReady>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d1fa      	bne.n	80020f2 <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80020fc:	2010      	movs	r0, #16
 80020fe:	f7ff fe7d 	bl	8001dfc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002102:	2000      	movs	r0, #0
 8002104:	f7ff feb2 	bl	8001e6c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002108:	2000      	movs	r0, #0
 800210a:	f7ff fec3 	bl	8001e94 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 800210e:	2000      	movs	r0, #0
 8002110:	f7ff fed4 	bl	8001ebc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8002114:	2000      	movs	r0, #0
 8002116:	f7ff fe87 	bl	8001e28 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800211a:	bf00      	nop
 800211c:	f7ff fe98 	bl	8001e50 <LL_RCC_GetSysClkSource>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1fa      	bne.n	800211c <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 8002126:	4806      	ldr	r0, [pc, #24]	; (8002140 <SystemClock_Config+0x6c>)
 8002128:	f7fe fdee 	bl	8000d08 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 800212c:	2004      	movs	r0, #4
 800212e:	f7ff ff2b 	bl	8001f88 <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 8002132:	f7ff ff45 	bl	8001fc0 <LL_SYSTICK_EnableIT>
  LL_SetSystemCoreClock(8000000);
 8002136:	4802      	ldr	r0, [pc, #8]	; (8002140 <SystemClock_Config+0x6c>)
 8002138:	f7fe fe18 	bl	8000d6c <LL_SetSystemCoreClock>
}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}
 8002140:	007a1200 	.word	0x007a1200

08002144 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002152:	b480      	push	{r7}
 8002154:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002164:	e7fe      	b.n	8002164 <HardFault_Handler+0x4>

08002166 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002166:	b480      	push	{r7}
 8002168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800216a:	e7fe      	b.n	800216a <MemManage_Handler+0x4>

0800216c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002170:	e7fe      	b.n	8002170 <BusFault_Handler+0x4>

08002172 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002176:	e7fe      	b.n	8002176 <UsageFault_Handler+0x4>

08002178 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr

08002186 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b4:	4b1f      	ldr	r3, [pc, #124]	; (8002234 <SystemInit+0x84>)
 80021b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ba:	4a1e      	ldr	r2, [pc, #120]	; (8002234 <SystemInit+0x84>)
 80021bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80021c4:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <SystemInit+0x88>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a1b      	ldr	r2, [pc, #108]	; (8002238 <SystemInit+0x88>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80021d0:	4b19      	ldr	r3, [pc, #100]	; (8002238 <SystemInit+0x88>)
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	4918      	ldr	r1, [pc, #96]	; (8002238 <SystemInit+0x88>)
 80021d6:	4b19      	ldr	r3, [pc, #100]	; (800223c <SystemInit+0x8c>)
 80021d8:	4013      	ands	r3, r2
 80021da:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80021dc:	4b16      	ldr	r3, [pc, #88]	; (8002238 <SystemInit+0x88>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a15      	ldr	r2, [pc, #84]	; (8002238 <SystemInit+0x88>)
 80021e2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80021e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80021ec:	4b12      	ldr	r3, [pc, #72]	; (8002238 <SystemInit+0x88>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a11      	ldr	r2, [pc, #68]	; (8002238 <SystemInit+0x88>)
 80021f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80021f8:	4b0f      	ldr	r3, [pc, #60]	; (8002238 <SystemInit+0x88>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	4a0e      	ldr	r2, [pc, #56]	; (8002238 <SystemInit+0x88>)
 80021fe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002202:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002204:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <SystemInit+0x88>)
 8002206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002208:	4a0b      	ldr	r2, [pc, #44]	; (8002238 <SystemInit+0x88>)
 800220a:	f023 030f 	bic.w	r3, r3, #15
 800220e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002210:	4b09      	ldr	r3, [pc, #36]	; (8002238 <SystemInit+0x88>)
 8002212:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002214:	4908      	ldr	r1, [pc, #32]	; (8002238 <SystemInit+0x88>)
 8002216:	4b0a      	ldr	r3, [pc, #40]	; (8002240 <SystemInit+0x90>)
 8002218:	4013      	ands	r3, r2
 800221a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800221c:	4b06      	ldr	r3, [pc, #24]	; (8002238 <SystemInit+0x88>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <SystemInit+0x84>)
 8002224:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002228:	609a      	str	r2, [r3, #8]
#endif
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	e000ed00 	.word	0xe000ed00
 8002238:	40021000 	.word	0x40021000
 800223c:	f87fc00c 	.word	0xf87fc00c
 8002240:	ff00fccc 	.word	0xff00fccc

08002244 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002248:	4b04      	ldr	r3, [pc, #16]	; (800225c <NVIC_GetPriorityGrouping+0x18>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	0a1b      	lsrs	r3, r3, #8
 800224e:	f003 0307 	and.w	r3, r3, #7
}
 8002252:	4618      	mov	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800226a:	79fb      	ldrb	r3, [r7, #7]
 800226c:	f003 021f 	and.w	r2, r3, #31
 8002270:	4907      	ldr	r1, [pc, #28]	; (8002290 <NVIC_EnableIRQ+0x30>)
 8002272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002276:	095b      	lsrs	r3, r3, #5
 8002278:	2001      	movs	r0, #1
 800227a:	fa00 f202 	lsl.w	r2, r0, r2
 800227e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	e000e100 	.word	0xe000e100

08002294 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	6039      	str	r1, [r7, #0]
 800229e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80022a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	da0b      	bge.n	80022c0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	b2da      	uxtb	r2, r3
 80022ac:	490c      	ldr	r1, [pc, #48]	; (80022e0 <NVIC_SetPriority+0x4c>)
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	f003 030f 	and.w	r3, r3, #15
 80022b4:	3b04      	subs	r3, #4
 80022b6:	0112      	lsls	r2, r2, #4
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	440b      	add	r3, r1
 80022bc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022be:	e009      	b.n	80022d4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	4907      	ldr	r1, [pc, #28]	; (80022e4 <NVIC_SetPriority+0x50>)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	0112      	lsls	r2, r2, #4
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	440b      	add	r3, r1
 80022d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	e000ed00 	.word	0xe000ed00
 80022e4:	e000e100 	.word	0xe000e100

080022e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b089      	sub	sp, #36	; 0x24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	f1c3 0307 	rsb	r3, r3, #7
 8002302:	2b04      	cmp	r3, #4
 8002304:	bf28      	it	cs
 8002306:	2304      	movcs	r3, #4
 8002308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	3304      	adds	r3, #4
 800230e:	2b06      	cmp	r3, #6
 8002310:	d902      	bls.n	8002318 <NVIC_EncodePriority+0x30>
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3b03      	subs	r3, #3
 8002316:	e000      	b.n	800231a <NVIC_EncodePriority+0x32>
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800231c:	f04f 32ff 	mov.w	r2, #4294967295
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43da      	mvns	r2, r3
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	401a      	ands	r2, r3
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002330:	f04f 31ff 	mov.w	r1, #4294967295
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	fa01 f303 	lsl.w	r3, r1, r3
 800233a:	43d9      	mvns	r1, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002340:	4313      	orrs	r3, r2
         );
}
 8002342:	4618      	mov	r0, r3
 8002344:	3724      	adds	r7, #36	; 0x24
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
	...

08002350 <LL_APB1_GRP1_EnableClock>:
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <LL_APB1_GRP1_EnableClock+0x2c>)
 800235a:	69da      	ldr	r2, [r3, #28]
 800235c:	4907      	ldr	r1, [pc, #28]	; (800237c <LL_APB1_GRP1_EnableClock+0x2c>)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4313      	orrs	r3, r2
 8002362:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002366:	69da      	ldr	r2, [r3, #28]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4013      	ands	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800236e:	68fb      	ldr	r3, [r7, #12]
}
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	40021000 	.word	0x40021000

08002380 <LL_TIM_EnableCounter>:
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f043 0201 	orr.w	r2, r3, #1
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	601a      	str	r2, [r3, #0]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <LL_TIM_EnableARRPreload>:
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	601a      	str	r2, [r3, #0]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <LL_TIM_OC_DisableFast>:
{
 80023c0:	b4b0      	push	{r4, r5, r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d028      	beq.n	8002422 <LL_TIM_OC_DisableFast+0x62>
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d023      	beq.n	800241e <LL_TIM_OC_DisableFast+0x5e>
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	2b10      	cmp	r3, #16
 80023da:	d01e      	beq.n	800241a <LL_TIM_OC_DisableFast+0x5a>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	2b40      	cmp	r3, #64	; 0x40
 80023e0:	d019      	beq.n	8002416 <LL_TIM_OC_DisableFast+0x56>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023e8:	d013      	beq.n	8002412 <LL_TIM_OC_DisableFast+0x52>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023f0:	d00d      	beq.n	800240e <LL_TIM_OC_DisableFast+0x4e>
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f8:	d007      	beq.n	800240a <LL_TIM_OC_DisableFast+0x4a>
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002400:	d101      	bne.n	8002406 <LL_TIM_OC_DisableFast+0x46>
 8002402:	2307      	movs	r3, #7
 8002404:	e00e      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 8002406:	2308      	movs	r3, #8
 8002408:	e00c      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 800240a:	2306      	movs	r3, #6
 800240c:	e00a      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 800240e:	2305      	movs	r3, #5
 8002410:	e008      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 8002412:	2304      	movs	r3, #4
 8002414:	e006      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 8002416:	2303      	movs	r3, #3
 8002418:	e004      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 800241a:	2302      	movs	r3, #2
 800241c:	e002      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 800241e:	2301      	movs	r3, #1
 8002420:	e000      	b.n	8002424 <LL_TIM_OC_DisableFast+0x64>
 8002422:	2300      	movs	r3, #0
 8002424:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3318      	adds	r3, #24
 800242a:	461a      	mov	r2, r3
 800242c:	4629      	mov	r1, r5
 800242e:	4b09      	ldr	r3, [pc, #36]	; (8002454 <LL_TIM_OC_DisableFast+0x94>)
 8002430:	5c5b      	ldrb	r3, [r3, r1]
 8002432:	4413      	add	r3, r2
 8002434:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002436:	6822      	ldr	r2, [r4, #0]
 8002438:	4629      	mov	r1, r5
 800243a:	4b07      	ldr	r3, [pc, #28]	; (8002458 <LL_TIM_OC_DisableFast+0x98>)
 800243c:	5c5b      	ldrb	r3, [r3, r1]
 800243e:	4619      	mov	r1, r3
 8002440:	2304      	movs	r3, #4
 8002442:	408b      	lsls	r3, r1
 8002444:	43db      	mvns	r3, r3
 8002446:	4013      	ands	r3, r2
 8002448:	6023      	str	r3, [r4, #0]
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	bcb0      	pop	{r4, r5, r7}
 8002452:	4770      	bx	lr
 8002454:	08002674 	.word	0x08002674
 8002458:	08002680 	.word	0x08002680

0800245c <LL_TIM_SetClockSource>:
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800246e:	f023 0307 	bic.w	r3, r3, #7
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	431a      	orrs	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	609a      	str	r2, [r3, #8]
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <LL_TIM_SetTriggerOutput>:
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	605a      	str	r2, [r3, #4]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_TIM_DisableMasterSlaveMode>:
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	609a      	str	r2, [r3, #8]
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <LL_TIM_EnableIT_UPDATE>:
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f043 0201 	orr.w	r2, r3, #1
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	60da      	str	r2, [r3, #12]
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08e      	sub	sp, #56	; 0x38
 80024f0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80024f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	605a      	str	r2, [r3, #4]
 80024fc:	609a      	str	r2, [r3, #8]
 80024fe:	60da      	str	r2, [r3, #12]
 8002500:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002502:	1d3b      	adds	r3, r7, #4
 8002504:	2220      	movs	r2, #32
 8002506:	2100      	movs	r1, #0
 8002508:	4618      	mov	r0, r3
 800250a:	f000 f89f 	bl	800264c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800250e:	2002      	movs	r0, #2
 8002510:	f7ff ff1e 	bl	8002350 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 2));
 8002514:	f7ff fe96 	bl	8002244 <NVIC_GetPriorityGrouping>
 8002518:	4603      	mov	r3, r0
 800251a:	2202      	movs	r2, #2
 800251c:	2102      	movs	r1, #2
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff fee2 	bl	80022e8 <NVIC_EncodePriority>
 8002524:	4603      	mov	r3, r0
 8002526:	4619      	mov	r1, r3
 8002528:	201d      	movs	r0, #29
 800252a:	f7ff feb3 	bl	8002294 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 800252e:	201d      	movs	r0, #29
 8002530:	f7ff fe96 	bl	8002260 <NVIC_EnableIRQ>

  //TIM3 clock = 8MHz
  TIM_InitStruct.Prescaler = 7999; 								//1kHz
 8002534:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8002538:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800253a:	2300      	movs	r3, #0
 800253c:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 9;								//20ms
 800253e:	2309      	movs	r3, #9
 8002540:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002542:	2300      	movs	r3, #0
 8002544:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800254a:	4619      	mov	r1, r3
 800254c:	4817      	ldr	r0, [pc, #92]	; (80025ac <MX_TIM3_Init+0xc0>)
 800254e:	f7fe f847 	bl	80005e0 <LL_TIM_Init>

  //LL_TIM_DisableARRPreload(TIM3);
  LL_TIM_EnableARRPreload(TIM3);
 8002552:	4816      	ldr	r0, [pc, #88]	; (80025ac <MX_TIM3_Init+0xc0>)
 8002554:	f7ff ff24 	bl	80023a0 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002558:	2100      	movs	r1, #0
 800255a:	4814      	ldr	r0, [pc, #80]	; (80025ac <MX_TIM3_Init+0xc0>)
 800255c:	f7ff ff7e 	bl	800245c <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 8002560:	2310      	movs	r3, #16
 8002562:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002564:	2300      	movs	r3, #0
 8002566:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002568:	2300      	movs	r3, #0
 800256a:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 800256c:	2300      	movs	r3, #0
 800256e:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002574:	1d3b      	adds	r3, r7, #4
 8002576:	461a      	mov	r2, r3
 8002578:	2101      	movs	r1, #1
 800257a:	480c      	ldr	r0, [pc, #48]	; (80025ac <MX_TIM3_Init+0xc0>)
 800257c:	f7fe f8a4 	bl	80006c8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8002580:	2101      	movs	r1, #1
 8002582:	480a      	ldr	r0, [pc, #40]	; (80025ac <MX_TIM3_Init+0xc0>)
 8002584:	f7ff ff1c 	bl	80023c0 <LL_TIM_OC_DisableFast>

  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002588:	2100      	movs	r1, #0
 800258a:	4808      	ldr	r0, [pc, #32]	; (80025ac <MX_TIM3_Init+0xc0>)
 800258c:	f7ff ff7b 	bl	8002486 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002590:	4806      	ldr	r0, [pc, #24]	; (80025ac <MX_TIM3_Init+0xc0>)
 8002592:	f7ff ff8b 	bl	80024ac <LL_TIM_DisableMasterSlaveMode>

  LL_TIM_EnableIT_UPDATE(TIM3);
 8002596:	4805      	ldr	r0, [pc, #20]	; (80025ac <MX_TIM3_Init+0xc0>)
 8002598:	f7ff ff98 	bl	80024cc <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 800259c:	4803      	ldr	r0, [pc, #12]	; (80025ac <MX_TIM3_Init+0xc0>)
 800259e:	f7ff feef 	bl	8002380 <LL_TIM_EnableCounter>

}
 80025a2:	bf00      	nop
 80025a4:	3738      	adds	r7, #56	; 0x38
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40000400 	.word	0x40000400

080025b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025e8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80025b4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80025b6:	e003      	b.n	80025c0 <LoopCopyDataInit>

080025b8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80025ba:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80025bc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80025be:	3104      	adds	r1, #4

080025c0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80025c0:	480b      	ldr	r0, [pc, #44]	; (80025f0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80025c2:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80025c4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80025c6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80025c8:	d3f6      	bcc.n	80025b8 <CopyDataInit>
	ldr	r2, =_sbss
 80025ca:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80025cc:	e002      	b.n	80025d4 <LoopFillZerobss>

080025ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80025ce:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80025d0:	f842 3b04 	str.w	r3, [r2], #4

080025d4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <LoopForever+0x16>)
	cmp	r2, r3
 80025d6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80025d8:	d3f9      	bcc.n	80025ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025da:	f7ff fde9 	bl	80021b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025de:	f000 f811 	bl	8002604 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025e2:	f7ff fcfd 	bl	8001fe0 <main>

080025e6 <LoopForever>:

LoopForever:
    b LoopForever
 80025e6:	e7fe      	b.n	80025e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025e8:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80025ec:	08002694 	.word	0x08002694
	ldr	r0, =_sdata
 80025f0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80025f4:	2000001c 	.word	0x2000001c
	ldr	r2, =_sbss
 80025f8:	2000001c 	.word	0x2000001c
	ldr	r3, = _ebss
 80025fc:	20000038 	.word	0x20000038

08002600 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002600:	e7fe      	b.n	8002600 <ADC1_2_IRQHandler>
	...

08002604 <__libc_init_array>:
 8002604:	b570      	push	{r4, r5, r6, lr}
 8002606:	4e0d      	ldr	r6, [pc, #52]	; (800263c <__libc_init_array+0x38>)
 8002608:	4c0d      	ldr	r4, [pc, #52]	; (8002640 <__libc_init_array+0x3c>)
 800260a:	1ba4      	subs	r4, r4, r6
 800260c:	10a4      	asrs	r4, r4, #2
 800260e:	2500      	movs	r5, #0
 8002610:	42a5      	cmp	r5, r4
 8002612:	d109      	bne.n	8002628 <__libc_init_array+0x24>
 8002614:	4e0b      	ldr	r6, [pc, #44]	; (8002644 <__libc_init_array+0x40>)
 8002616:	4c0c      	ldr	r4, [pc, #48]	; (8002648 <__libc_init_array+0x44>)
 8002618:	f000 f820 	bl	800265c <_init>
 800261c:	1ba4      	subs	r4, r4, r6
 800261e:	10a4      	asrs	r4, r4, #2
 8002620:	2500      	movs	r5, #0
 8002622:	42a5      	cmp	r5, r4
 8002624:	d105      	bne.n	8002632 <__libc_init_array+0x2e>
 8002626:	bd70      	pop	{r4, r5, r6, pc}
 8002628:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800262c:	4798      	blx	r3
 800262e:	3501      	adds	r5, #1
 8002630:	e7ee      	b.n	8002610 <__libc_init_array+0xc>
 8002632:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002636:	4798      	blx	r3
 8002638:	3501      	adds	r5, #1
 800263a:	e7f2      	b.n	8002622 <__libc_init_array+0x1e>
 800263c:	0800268c 	.word	0x0800268c
 8002640:	0800268c 	.word	0x0800268c
 8002644:	0800268c 	.word	0x0800268c
 8002648:	08002690 	.word	0x08002690

0800264c <memset>:
 800264c:	4402      	add	r2, r0
 800264e:	4603      	mov	r3, r0
 8002650:	4293      	cmp	r3, r2
 8002652:	d100      	bne.n	8002656 <memset+0xa>
 8002654:	4770      	bx	lr
 8002656:	f803 1b01 	strb.w	r1, [r3], #1
 800265a:	e7f9      	b.n	8002650 <memset+0x4>

0800265c <_init>:
 800265c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800265e:	bf00      	nop
 8002660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002662:	bc08      	pop	{r3}
 8002664:	469e      	mov	lr, r3
 8002666:	4770      	bx	lr

08002668 <_fini>:
 8002668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800266a:	bf00      	nop
 800266c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800266e:	bc08      	pop	{r3}
 8002670:	469e      	mov	lr, r3
 8002672:	4770      	bx	lr
