// Seed: 2875787876
module module_0 ();
  always #0 begin
    id_1 = #1 1;
    deassign id_1.id_1;
  end
  module_2();
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  always @(posedge id_1 or negedge id_1) begin
    if ((id_1 && (""))) id_2 <= "" >= id_2;
  end
  module_0();
endmodule
module module_2;
  id_2(
      .id_0(1),
      .id_1((id_1[1 : 1])),
      .id_2(""),
      .id_3(1),
      .id_4(id_3),
      .id_5(1),
      .id_6(id_3[1'd0-1])
  );
  assign id_3[1==1] = id_2;
  wire id_4;
endmodule
