Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat May 19 18:54:04 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-381124555.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.588        0.000                      0                12203        0.018        0.000                      0                12199        0.264        0.000                       0                  3829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           3.050        0.000                      0                   13        0.152        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                   32.114        0.000                      0                  443        0.047        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                   30.371        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                       0.588        0.000                      0                11520        0.018        0.000                      0                11520        3.750        0.000                       0                  3474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.671        0.000                      0                    1                                                                        
                   eth_rx_clk               2.468        0.000                      0                    1                                                                        
                   eth_tx_clk               2.469        0.000                      0                    1                                                                        
                   sys_clk                  2.392        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.285%)  route 0.840ns (66.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.840     7.476    clk200_rst
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.285%)  route 0.840ns (66.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.840     7.476    clk200_rst
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.285%)  route 0.840ns (66.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.840     7.476    clk200_rst
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.285%)  route 0.840ns (66.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.840     7.476    clk200_rst
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.580ns (34.822%)  route 1.086ns (65.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.707     7.366    netsoc_reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.490 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.869    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.580ns (34.822%)  route 1.086ns (65.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.707     7.366    netsoc_reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.490 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.869    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.580ns (34.822%)  route 1.086ns (65.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.707     7.366    netsoc_reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.490 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.869    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.580ns (34.822%)  route 1.086ns (65.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.707     7.366    netsoc_reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.490 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.869    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.746ns (40.965%)  route 1.075ns (59.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.075     7.698    netsoc_reset_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.327     8.025 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.025    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.075    11.226    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.718ns (40.853%)  route 1.040ns (59.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.040     7.662    netsoc_reset_counter[1]
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.299     7.961 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.961    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.031    11.182    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  3.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.099     2.099    netsoc_reset_counter[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.144    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.991    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.189ns (45.312%)  route 0.228ns (54.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.228     2.227    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.048     2.275 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.275    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.190ns (45.334%)  route 0.229ns (54.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.229     2.228    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.049     2.277 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.277    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.916%)  route 0.228ns (55.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.228     2.227    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.272 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.272    netsoc_reset_counter0[0]
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.091     1.949    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.807%)  route 0.229ns (55.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.229     2.228    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.045     2.273 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.273    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.092     1.950    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.597%)  route 0.272ns (59.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.156    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.317    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.597%)  route 0.272ns (59.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.156    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.317    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.597%)  route 0.272ns (59.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.156    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.317    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.597%)  route 0.272ns (59.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.156    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.317    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.716%)  route 0.334ns (72.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.334     2.328    clk200_rst
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y35     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y35     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.114ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 1.748ns (22.347%)  route 6.074ns (77.653%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.584     7.120    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.244 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.834     8.078    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.230 f  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.821     9.051    ethphy_liteethphymiirx_converter_converter_strobe_all_i_2_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.326     9.377 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.377    ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X30Y31         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.445    
                         clock uncertainty           -0.035    41.410    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)        0.081    41.491    ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.491    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 32.114    

Slack (MET) :             32.572ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.394ns (19.589%)  route 5.722ns (80.411%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.584     7.120    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.244 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.827     8.071    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.195 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.476     8.671    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X30Y32         FDRE (Setup_fdre_C_CE)      -0.169    41.243    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 32.572    

Slack (MET) :             32.572ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.394ns (19.589%)  route 5.722ns (80.411%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.584     7.120    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.244 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.827     8.071    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.195 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.476     8.671    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X30Y32         FDRE (Setup_fdre_C_CE)      -0.169    41.243    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 32.572    

Slack (MET) :             32.572ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.394ns (19.589%)  route 5.722ns (80.411%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.584     7.120    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.244 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.827     8.071    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.195 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.476     8.671    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.007    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X30Y32         FDRE (Setup_fdre_C_CE)      -0.169    41.243    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 32.572    

Slack (MET) :             32.572ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.394ns (19.589%)  route 5.722ns (80.411%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.584     7.120    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.244 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.827     8.071    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.195 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.476     8.671    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.007    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X30Y32         FDRE (Setup_fdre_C_CE)      -0.169    41.243    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 32.572    

Slack (MET) :             32.623ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.146ns (16.123%)  route 5.962ns (83.877%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.805     7.382    p_264_in
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.506 r  ethmac_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          1.156     8.662    ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X48Y17         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X48Y17         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[10]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X48Y17         FDRE (Setup_fdre_C_CE)      -0.205    41.285    ethmac_rx_converter_converter_source_payload_data_reg[10]
  -------------------------------------------------------------------
                         required time                         41.285    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 32.623    

Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 1.250ns (17.600%)  route 5.852ns (82.400%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=11, routed)          1.002     3.078    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.152     3.230 r  ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=7, routed)           1.186     4.417    ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.332     4.749 f  ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           1.266     6.014    ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.138 f  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.667     6.805    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.929 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.731     8.661    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X48Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)       -0.043    41.373    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.373    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.804ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.270ns (18.542%)  route 5.579ns (81.458%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.825     7.361    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.485 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.918     8.404    ethmac_crc32_checker_crc_ce
    SLICE_X33Y33         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X33Y33         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X33Y33         FDSE (Setup_fdse_C_CE)      -0.205    41.208    ethmac_crc32_checker_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                 32.804    

Slack (MET) :             32.804ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[29]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.270ns (18.542%)  route 5.579ns (81.458%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.825     7.361    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.485 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.918     8.404    ethmac_crc32_checker_crc_ce
    SLICE_X33Y33         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X33Y33         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[29]/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X33Y33         FDSE (Setup_fdse_C_CE)      -0.205    41.208    ethmac_crc32_checker_crc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                 32.804    

Slack (MET) :             32.804ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.270ns (18.542%)  route 5.579ns (81.458%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X42Y21         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.111     3.144    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.296     3.440 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.795     4.235    storage_12_reg_i_8_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.094     5.453    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.577 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.835     6.412    p_264_in
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.536 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.825     7.361    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.485 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.918     8.404    ethmac_crc32_checker_crc_ce
    SLICE_X33Y33         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X33Y33         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X33Y33         FDSE (Setup_fdse_C_CE)      -0.205    41.208    ethmac_crc32_checker_crc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                 32.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.734%)  route 0.220ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X49Y19         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  ethmac_rx_converter_converter_source_payload_data_reg[34]/Q
                         net (fo=1, routed)           0.220     0.908    ethmac_rx_converter_converter_source_payload_data[34]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.242     0.861    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.739%)  route 0.220ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X49Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  ethmac_rx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=1, routed)           0.220     0.909    ethmac_rx_converter_converter_source_payload_data[6]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.242     0.861    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.721%)  route 0.265ns (65.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X49Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_rx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=1, routed)           0.265     0.967    ethmac_rx_converter_converter_source_payload_data[1]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[1])
                                                      0.296     0.915    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (36.001%)  route 0.228ns (63.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X49Y19         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  ethmac_rx_converter_converter_source_payload_data_reg[36]/Q
                         net (fo=1, routed)           0.228     0.915    ethmac_rx_converter_converter_source_payload_data[36]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.243     0.862    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X49Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  ethmac_rx_converter_converter_source_payload_data_reg[9]/Q
                         net (fo=1, routed)           0.227     0.916    ethmac_rx_converter_converter_source_payload_data[9]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     0.862    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.899    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.899    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.899    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.899    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.899    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y34  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y34  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y21  xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y21  xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y21  xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y21  xilinxmultiregimpl7_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y21  xilinxmultiregimpl7_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y21  xilinxmultiregimpl7_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y21  xilinxmultiregimpl7_regs0_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y31  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y31  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y30  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.371ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 1.584ns (17.527%)  route 7.453ns (82.473%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.730     8.717    ethmac_tx_converter_converter_mux0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.841 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.968     9.809    storage_11_reg_i_46_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     9.933 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.657    10.591    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 30.371    

Slack (MET) :             30.591ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 1.584ns (17.965%)  route 7.233ns (82.035%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.601     8.588    ethmac_tx_converter_converter_mux0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.712 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.762     9.474    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.773    10.370    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 30.591    

Slack (MET) :             30.595ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 1.584ns (17.973%)  route 7.229ns (82.027%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.601     8.588    ethmac_tx_converter_converter_mux0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.712 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.758     9.470    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.594 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.773    10.366    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 30.595    

Slack (MET) :             30.674ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 1.578ns (17.510%)  route 7.434ns (82.490%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.730     8.717    ethmac_tx_converter_converter_mux0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.841 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.562     9.403    storage_11_reg_i_46_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.118     9.521 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           1.044    10.565    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X13Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.441    41.441    eth_tx_clk
    SLICE_X13Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.260    41.239    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                 30.674    

Slack (MET) :             30.696ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.584ns (18.181%)  route 7.128ns (81.819%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.601     8.588    ethmac_tx_converter_converter_mux0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.712 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.822     9.534    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.658 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.608    10.266    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                 30.696    

Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 1.584ns (17.772%)  route 7.329ns (82.228%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.730     8.717    ethmac_tx_converter_converter_mux0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.841 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.968     9.809    storage_11_reg_i_46_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     9.933 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.533    10.466    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X13Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.441    41.441    eth_tx_clk
    SLICE_X13Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.093    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.067    41.432    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.432    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             31.048ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 1.578ns (18.278%)  route 7.055ns (81.722%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.730     8.717    ethmac_tx_converter_converter_mux0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.841 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.562     9.403    storage_11_reg_i_46_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.118     9.521 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.666    10.187    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X13Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.441    41.441    eth_tx_clk
    SLICE_X13Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.093    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.264    41.235    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.235    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                 31.048    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.584ns (19.136%)  route 6.693ns (80.864%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.601     8.588    ethmac_tx_converter_converter_mux0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.712 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.330     9.042    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.124     9.166 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.665     9.831    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.171ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.584ns (19.231%)  route 6.653ns (80.769%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.601     8.588    ethmac_tx_converter_converter_mux0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.712 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.340     9.052    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.124     9.176 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.614     9.790    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                 31.171    

Slack (MET) :             31.192ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 1.584ns (18.181%)  route 7.129ns (81.819%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     1.972 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.088     3.060    xilinxmultiregimpl4_regs1[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.297     3.357 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.797     4.154    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.278 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.629     4.907    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.031 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.989     6.020    ethmac_padding_inserter_source_valid
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.663     6.808    ethmac_crc32_inserter_source_valid
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.932     7.863    ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.987 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.601     8.588    ethmac_tx_converter_converter_mux0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.712 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.822     9.534    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.658 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.608    10.266    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X10Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.028    41.458    ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.458    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                 31.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.752    xilinxmultiregimpl4_regs0[6]
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.076     0.632    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.752    xilinxmultiregimpl4_regs0[0]
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.075     0.631    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X13Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl4_regs0[3]
    SLICE_X13Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X13Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X13Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl4_regs0[4]
    SLICE_X13Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X13Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.752    xilinxmultiregimpl4_regs0[5]
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.071     0.627    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X9Y35          FDSE                                         r  ethmac_crc32_inserter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDSE (Prop_fdse_C_Q)         0.141     0.705 r  ethmac_crc32_inserter_reg_reg[19]/Q
                         net (fo=2, routed)           0.103     0.808    p_34_in
    SLICE_X8Y35          LUT5 (Prop_lut5_I4_O)        0.045     0.853 r  ethmac_crc32_inserter_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.853    ethmac_crc32_inserter_next_reg[27]
    SLICE_X8Y35          FDSE                                         r  ethmac_crc32_inserter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X8Y35          FDSE                                         r  ethmac_crc32_inserter_reg_reg[27]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X8Y35          FDSE (Hold_fdse_C_D)         0.121     0.698    ethmac_crc32_inserter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X12Y29         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.778    xilinxmultiregimpl4_regs0[1]
    SLICE_X12Y29         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X12Y29         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.060     0.619    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X12Y29         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.778    xilinxmultiregimpl4_regs0[2]
    SLICE_X12Y29         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X12Y29         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.053     0.612    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X11Y34         FDSE                                         r  ethmac_crc32_inserter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDSE (Prop_fdse_C_Q)         0.141     0.705 r  ethmac_crc32_inserter_reg_reg[7]/Q
                         net (fo=2, routed)           0.152     0.857    p_22_in
    SLICE_X10Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.902 r  ethmac_crc32_inserter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.902    ethmac_crc32_inserter_next_reg[15]
    SLICE_X10Y34         FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X10Y34         FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
                         clock pessimism             -0.255     0.577    
    SLICE_X10Y34         FDSE (Hold_fdse_C_D)         0.120     0.697    ethmac_crc32_inserter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.201%)  route 0.152ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X10Y36         FDSE                                         r  ethmac_crc32_inserter_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  ethmac_crc32_inserter_reg_reg[21]/Q
                         net (fo=2, routed)           0.152     0.880    p_36_in
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.048     0.928 r  ethmac_crc32_inserter_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     0.928    ethmac_crc32_inserter_next_reg[29]
    SLICE_X9Y35          FDSE                                         r  ethmac_crc32_inserter_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X9Y35          FDSE                                         r  ethmac_crc32_inserter_reg_reg[29]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X9Y35          FDSE (Hold_fdse_C_D)         0.107     0.706    ethmac_crc32_inserter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y37  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y37  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y26  xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y29  xilinxmultiregimpl4_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y29  xilinxmultiregimpl4_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y27  xilinxmultiregimpl4_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y27  xilinxmultiregimpl4_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y26  xilinxmultiregimpl4_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y26  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y26  xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29  xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29  xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y27  xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y27  xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y26  xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y26  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y26  xilinxmultiregimpl4_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29  xilinxmultiregimpl4_regs1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29  xilinxmultiregimpl4_regs1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y28  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y28  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y28  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y28  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y28  ethmac_tx_cdc_graycounter1_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y28  ethmac_tx_cdc_graycounter1_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y28  ethmac_tx_cdc_graycounter1_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 2.967ns (31.715%)  route 6.388ns (68.285%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.562     1.562    sys_clk
    SLICE_X39Y14         FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.045     3.027    storage_5_reg_0_7_18_21/ADDRA1
    SLICE_X38Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.348 r  storage_5_reg_0_7_18_21/RAMA/O
                         net (fo=4, routed)           0.869     4.217    p_0_in1_in[10]
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.328     4.545 r  bankmachine3_state[2]_i_9/O
                         net (fo=1, routed)           0.000     4.545    bankmachine3_state[2]_i_9_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.946 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.217 r  bankmachine3_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.888     6.105    netsoc_sdram_bankmachine3_hit
    SLICE_X54Y15         LUT6 (Prop_lut6_I4_O)        0.373     6.478 r  netsoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=3, routed)           0.588     7.066    netsoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.190 r  netsoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=10, routed)          0.851     8.041    netsoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.150     8.191 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=6, routed)           0.632     8.824    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I3_O)        0.332     9.156 r  netsoc_sdram_choose_req_grant[2]_i_14/O
                         net (fo=1, routed)           0.855    10.011    netsoc_sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  netsoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=3, routed)           0.658    10.794    netsoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  netsoc_sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    10.918    netsoc_sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X57Y9          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.454    11.454    sys_clk
    SLICE_X57Y9          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X57Y9          FDRE (Setup_fdre_C_D)        0.029    11.506    netsoc_sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.763ns (30.822%)  route 6.201ns (69.178%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.558     1.558    sys_clk
    SLICE_X37Y17         FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.419     1.977 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.201     3.178    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X42Y17         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.502 r  storage_2_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.626     4.128    p_0_in6_in[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.476 r  bankmachine0_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.476    bankmachine0_state[2]_i_11_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.008 r  bankmachine0_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    bankmachine0_state_reg[2]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.279 f  bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.776     6.055    netsoc_sdram_bankmachine0_hit
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.373     6.428 r  netsoc_sdram_choose_req_grant[0]_i_20/O
                         net (fo=1, routed)           0.589     7.016    netsoc_sdram_choose_req_grant[0]_i_20_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.140 f  netsoc_sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.806     7.946    netsoc_sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.385     8.456    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.580 r  netsoc_sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=18, routed)          1.192     9.771    lm32_cpu/load_store_unit/multiplexer_state_reg[2]
    SLICE_X39Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.895 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.628    10.523    lm32_cpu_n_147
    SLICE_X40Y16         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.443    11.443    sys_clk
    SLICE_X40Y16         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[0]/C
                         clock pessimism              0.079    11.522    
                         clock uncertainty           -0.057    11.466    
    SLICE_X40Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.261    netsoc_sdram_bankmachine1_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.763ns (30.822%)  route 6.201ns (69.178%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.558     1.558    sys_clk
    SLICE_X37Y17         FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.419     1.977 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.201     3.178    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X42Y17         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.502 r  storage_2_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.626     4.128    p_0_in6_in[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.476 r  bankmachine0_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.476    bankmachine0_state[2]_i_11_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.008 r  bankmachine0_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    bankmachine0_state_reg[2]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.279 f  bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.776     6.055    netsoc_sdram_bankmachine0_hit
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.373     6.428 r  netsoc_sdram_choose_req_grant[0]_i_20/O
                         net (fo=1, routed)           0.589     7.016    netsoc_sdram_choose_req_grant[0]_i_20_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.140 f  netsoc_sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.806     7.946    netsoc_sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.385     8.456    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.580 r  netsoc_sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=18, routed)          1.192     9.771    lm32_cpu/load_store_unit/multiplexer_state_reg[2]
    SLICE_X39Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.895 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.628    10.523    lm32_cpu_n_147
    SLICE_X40Y16         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.443    11.443    sys_clk
    SLICE_X40Y16         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[1]/C
                         clock pessimism              0.079    11.522    
                         clock uncertainty           -0.057    11.466    
    SLICE_X40Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.261    netsoc_sdram_bankmachine1_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 2.848ns (31.294%)  route 6.253ns (68.706%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.563     1.563    sys_clk
    SLICE_X43Y14         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  netsoc_sdram_bankmachine2_consume_reg[1]/Q
                         net (fo=26, routed)          0.901     2.884    storage_4_reg_0_7_6_11/ADDRB1
    SLICE_X42Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.211 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.002     4.213    p_0_in0_in[0]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.348     4.561 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.561    bankmachine2_state[2]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.074 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.074    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.328 r  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.702     6.029    netsoc_sdram_bankmachine2_hit
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.367     6.396 f  netsoc_sdram_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.692     7.088    netsoc_sdram_choose_req_grant[0]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.212 r  netsoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.738     7.950    netsoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.074 f  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.784     8.858    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.982 r  netsoc_sdram_bankmachine0_count[2]_i_3/O
                         net (fo=2, routed)           0.504     9.486    netsoc_sdram_bankmachine0_do_read
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.610 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_2/O
                         net (fo=1, routed)           0.590    10.201    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.325 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_1/O
                         net (fo=1, routed)           0.340    10.664    new_master_rdata_valid00
    SLICE_X56Y14         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.451    11.451    sys_clk
    SLICE_X56Y14         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/CLK
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X56Y14         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.430    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine2_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.757ns (31.531%)  route 5.987ns (68.469%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.558     1.558    sys_clk
    SLICE_X37Y17         FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.419     1.977 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.201     3.178    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X42Y17         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.502 r  storage_2_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.626     4.128    p_0_in6_in[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.476 r  bankmachine0_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.476    bankmachine0_state[2]_i_11_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.008 r  bankmachine0_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    bankmachine0_state_reg[2]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.279 f  bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.776     6.055    netsoc_sdram_bankmachine0_hit
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.373     6.428 r  netsoc_sdram_choose_req_grant[0]_i_20/O
                         net (fo=1, routed)           0.589     7.016    netsoc_sdram_choose_req_grant[0]_i_20_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.140 f  netsoc_sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.806     7.946    netsoc_sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.385     8.456    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.580 r  netsoc_sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=18, routed)          1.105     9.685    lm32_cpu/load_store_unit/multiplexer_state_reg[2]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.118     9.803 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.500    10.302    lm32_cpu_n_222
    SLICE_X42Y19         FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.439    11.439    sys_clk
    SLICE_X42Y19         FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[0]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X42Y19         FDRE (Setup_fdre_C_CE)      -0.371    11.091    netsoc_sdram_bankmachine2_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 netsoc_netsoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 1.746ns (20.540%)  route 6.754ns (79.460%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.552     1.552    sys_clk
    SLICE_X38Y52         FDRE                                         r  netsoc_netsoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     2.070 f  netsoc_netsoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.842     2.912    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/netsoc_netsoc_uart_storage_full_reg[0]
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.124     3.036 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_6/O
                         net (fo=1, routed)           1.127     4.164    lm32_cpu/interrupt_unit/netsoc_netsoc_interrupt[1]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.288 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=3, routed)           0.315     4.602    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.726 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.448     5.174    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.298 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.761     6.058    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X46Y43         LUT4 (Prop_lut4_I2_O)        0.153     6.211 r  lm32_cpu/load_store_unit/dcache/b[31]_i_10/O
                         net (fo=49, routed)          0.809     7.020    lm32_cpu/instruction_unit/valid_x_reg
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.331     7.351 f  lm32_cpu/instruction_unit/b[31]_i_7/O
                         net (fo=2, routed)           0.792     8.143    lm32_cpu/instruction_unit/b[31]_i_7_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.267 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.740     9.007    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X51Y39         LUT3 (Prop_lut3_I1_O)        0.124     9.131 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.921    10.052    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[7]
    RAMB18_X2Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.499    11.499    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.057    11.442    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.876    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 2.718ns (31.368%)  route 5.947ns (68.632%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.563     1.563    sys_clk
    SLICE_X43Y14         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  netsoc_sdram_bankmachine2_consume_reg[1]/Q
                         net (fo=26, routed)          0.901     2.884    storage_4_reg_0_7_6_11/ADDRB1
    SLICE_X42Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.211 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.002     4.213    p_0_in0_in[0]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.348     4.561 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.561    bankmachine2_state[2]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.074 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.074    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.328 f  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.702     6.029    netsoc_sdram_bankmachine2_hit
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.367     6.396 r  netsoc_sdram_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.692     7.088    netsoc_sdram_choose_req_grant[0]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.212 f  netsoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.738     7.950    netsoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.074 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.385     8.459    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  netsoc_sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=18, routed)          1.192     9.775    lm32_cpu/load_store_unit/multiplexer_state_reg[2]
    SLICE_X39Y15         LUT4 (Prop_lut4_I1_O)        0.118     9.893 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.335    10.228    lm32_cpu_n_148
    SLICE_X37Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.442    11.442    sys_clk
    SLICE_X37Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[0]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X37Y15         FDRE (Setup_fdre_C_CE)      -0.407    11.058    netsoc_sdram_bankmachine3_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 2.718ns (31.368%)  route 5.947ns (68.632%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.563     1.563    sys_clk
    SLICE_X43Y14         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  netsoc_sdram_bankmachine2_consume_reg[1]/Q
                         net (fo=26, routed)          0.901     2.884    storage_4_reg_0_7_6_11/ADDRB1
    SLICE_X42Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.211 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.002     4.213    p_0_in0_in[0]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.348     4.561 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.561    bankmachine2_state[2]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.074 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.074    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.328 f  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.702     6.029    netsoc_sdram_bankmachine2_hit
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.367     6.396 r  netsoc_sdram_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.692     7.088    netsoc_sdram_choose_req_grant[0]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.212 f  netsoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.738     7.950    netsoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.074 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.385     8.459    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  netsoc_sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=18, routed)          1.192     9.775    lm32_cpu/load_store_unit/multiplexer_state_reg[2]
    SLICE_X39Y15         LUT4 (Prop_lut4_I1_O)        0.118     9.893 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.335    10.228    lm32_cpu_n_148
    SLICE_X36Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.442    11.442    sys_clk
    SLICE_X36Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[1]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X36Y15         FDRE (Setup_fdre_C_CE)      -0.407    11.058    netsoc_sdram_bankmachine3_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 2.718ns (31.368%)  route 5.947ns (68.632%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.563     1.563    sys_clk
    SLICE_X43Y14         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  netsoc_sdram_bankmachine2_consume_reg[1]/Q
                         net (fo=26, routed)          0.901     2.884    storage_4_reg_0_7_6_11/ADDRB1
    SLICE_X42Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.211 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.002     4.213    p_0_in0_in[0]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.348     4.561 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.561    bankmachine2_state[2]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.074 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.074    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.328 f  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.702     6.029    netsoc_sdram_bankmachine2_hit
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.367     6.396 r  netsoc_sdram_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.692     7.088    netsoc_sdram_choose_req_grant[0]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.212 f  netsoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.738     7.950    netsoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.074 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.385     8.459    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  netsoc_sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=18, routed)          1.192     9.775    lm32_cpu/load_store_unit/multiplexer_state_reg[2]
    SLICE_X39Y15         LUT4 (Prop_lut4_I1_O)        0.118     9.893 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.335    10.228    lm32_cpu_n_148
    SLICE_X36Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.442    11.442    sys_clk
    SLICE_X36Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[2]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X36Y15         FDRE (Setup_fdre_C_CE)      -0.407    11.058    netsoc_sdram_bankmachine3_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 2.718ns (31.368%)  route 5.947ns (68.632%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        1.563     1.563    sys_clk
    SLICE_X43Y14         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  netsoc_sdram_bankmachine2_consume_reg[1]/Q
                         net (fo=26, routed)          0.901     2.884    storage_4_reg_0_7_6_11/ADDRB1
    SLICE_X42Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.211 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.002     4.213    p_0_in0_in[0]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.348     4.561 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.561    bankmachine2_state[2]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.074 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.074    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.328 f  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.702     6.029    netsoc_sdram_bankmachine2_hit
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.367     6.396 r  netsoc_sdram_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.692     7.088    netsoc_sdram_choose_req_grant[0]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.212 f  netsoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.738     7.950    netsoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.074 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=8, routed)           0.385     8.459    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  netsoc_sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=18, routed)          1.192     9.775    lm32_cpu/load_store_unit/multiplexer_state_reg[2]
    SLICE_X39Y15         LUT4 (Prop_lut4_I1_O)        0.118     9.893 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.335    10.228    lm32_cpu_n_148
    SLICE_X36Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3475, routed)        1.442    11.442    sys_clk
    SLICE_X36Y15         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[3]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X36Y15         FDRE (Setup_fdre_C_CE)      -0.407    11.058    netsoc_sdram_bankmachine3_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lm32_cpu/m_result_sel_shift_x_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/m_result_sel_shift_m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.786%)  route 0.178ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X43Y50         FDRE                                         r  lm32_cpu/m_result_sel_shift_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  lm32_cpu/m_result_sel_shift_x_reg/Q
                         net (fo=1, routed)           0.178     0.866    lm32_cpu/m_result_sel_shift_x
    SLICE_X43Y49         FDRE                                         r  lm32_cpu/m_result_sel_shift_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.836     0.836    lm32_cpu/out
    SLICE_X43Y49         FDRE                                         r  lm32_cpu/m_result_sel_shift_m_reg/C
                         clock pessimism              0.000     0.836    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.012     0.848    lm32_cpu/m_result_sel_shift_m_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.558     0.558    sys_clk
    SLICE_X35Y54         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_0_5/ADDRD0
    SLICE_X34Y54         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.826     0.826    storage_reg_0_15_0_5/WCLK
    SLICE_X34Y54         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y54         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.881    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.566     0.566    sys_clk
    SLICE_X33Y49         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/Q
                         net (fo=2, routed)           0.067     0.774    netsoc_netsoc_uart_phy_phase_accumulator_rx[25]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.921 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.921    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.975 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.975    netsoc_netsoc_uart_phy_phase_accumulator_rx0[28]
    SLICE_X33Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3475, routed)        0.828     0.828    sys_clk
    SLICE_X33Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[28]/C
                         clock pessimism              0.000     0.828    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     0.933    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_13_reg_0_1_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y25  storage_13_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y25  storage_13_reg_0_1_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y35         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X65Y35         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X65Y35         FDPE (Setup_fdpe_C_D)       -0.005     3.737    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.671    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X15Y34         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     2.564    eth_rx_clk
    SLICE_X15Y34         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.025     2.539    
    SLICE_X15Y34         FDPE (Setup_fdpe_C_D)       -0.005     2.534    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.468    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X15Y37         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     2.565    eth_tx_clk
    SLICE_X15Y37         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X15Y37         FDPE (Setup_fdpe_C_D)       -0.005     2.535    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.469    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y36         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3475, routed)        0.593     2.593    sys_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X65Y36         FDPE (Setup_fdpe_C_D)       -0.005     2.458    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.392    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.058 (r) | FAST    |     2.063 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     4.512 (r) | SLOW    |    -0.753 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.156 (r) | SLOW    |    -0.238 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.556 (r) | SLOW    |    -0.407 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.307 (r) | SLOW    |    -0.309 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.497 (r) | SLOW    |    -0.356 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.133 (r) | SLOW    |    -0.581 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     1.846 (r) | SLOW    |    -0.118 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     3.754 (r) | SLOW    |    -0.973 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.656 (r) | SLOW    |    -0.364 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.529 (r) | SLOW    |      2.833 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.317 (r) | SLOW    |      2.754 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.183 (r) | SLOW    |      2.659 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.304 (r) | SLOW    |      2.712 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.539 (r) | SLOW    |      2.824 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.380 (r) | SLOW    |      1.929 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.982 (r) | SLOW    |      2.198 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.132 (r) | SLOW    |      2.262 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.518 (r) | SLOW    |      1.972 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.680 (r) | SLOW    |      2.062 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.272 (r) | SLOW    |      2.333 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.230 (r) | SLOW    |      1.867 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.530 (r) | SLOW    |      1.997 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.558 (r) | SLOW    |      1.611 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.398 (r) | SLOW    |      1.511 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.172 (r) | SLOW    |      1.896 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.708 (r) | SLOW    |      1.671 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.312 (r) | SLOW    |      1.938 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.258 (r) | SLOW    |      1.455 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.022 (r) | SLOW    |      1.831 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.408 (r) | SLOW    |      1.518 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.832 (r) | SLOW    |      2.114 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.871 (r) | SLOW    |      1.722 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.833 (r) | SLOW    |      2.121 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.872 (r) | SLOW    |      1.717 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      8.645 (r) | SLOW    |      2.740 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      8.693 (r) | SLOW    |      2.539 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.285 (r) | SLOW    |      3.020 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      9.397 (r) | SLOW    |      3.047 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.345 (r) | SLOW    |      3.039 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.499 (r) | SLOW    |      2.950 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         1.950 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.886 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.630 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.629 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.711 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.767 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.578 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.412 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.317 ns
Ideal Clock Offset to Actual Clock: -1.397 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.156 (r) | SLOW    | -0.238 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.556 (r) | SLOW    | -0.407 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.307 (r) | SLOW    | -0.309 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.497 (r) | SLOW    | -0.356 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.556 (r) | SLOW    | -0.238 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.014 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.380 (r) | SLOW    |   1.929 (r) | FAST    |    1.122 |
ddram_dq[1]        |   7.982 (r) | SLOW    |   2.198 (r) | FAST    |    1.724 |
ddram_dq[2]        |   8.132 (r) | SLOW    |   2.262 (r) | FAST    |    1.874 |
ddram_dq[3]        |   7.518 (r) | SLOW    |   1.972 (r) | FAST    |    1.260 |
ddram_dq[4]        |   7.680 (r) | SLOW    |   2.062 (r) | FAST    |    1.422 |
ddram_dq[5]        |   8.272 (r) | SLOW    |   2.333 (r) | FAST    |    2.014 |
ddram_dq[6]        |   7.230 (r) | SLOW    |   1.867 (r) | FAST    |    0.972 |
ddram_dq[7]        |   7.530 (r) | SLOW    |   1.997 (r) | FAST    |    1.272 |
ddram_dq[8]        |   6.558 (r) | SLOW    |   1.611 (r) | FAST    |    0.300 |
ddram_dq[9]        |   6.398 (r) | SLOW    |   1.511 (r) | FAST    |    0.140 |
ddram_dq[10]       |   7.172 (r) | SLOW    |   1.896 (r) | FAST    |    0.914 |
ddram_dq[11]       |   6.708 (r) | SLOW    |   1.671 (r) | FAST    |    0.450 |
ddram_dq[12]       |   7.312 (r) | SLOW    |   1.938 (r) | FAST    |    1.054 |
ddram_dq[13]       |   6.258 (r) | SLOW    |   1.455 (r) | FAST    |    0.000 |
ddram_dq[14]       |   7.022 (r) | SLOW    |   1.831 (r) | FAST    |    0.764 |
ddram_dq[15]       |   6.408 (r) | SLOW    |   1.518 (r) | FAST    |    0.150 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.272 (r) | SLOW    |   1.455 (r) | FAST    |    2.014 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.961 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.832 (r) | SLOW    |   2.114 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   6.871 (r) | SLOW    |   1.722 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.833 (r) | SLOW    |   2.121 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   6.872 (r) | SLOW    |   1.717 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.833 (r) | SLOW    |   1.717 (r) | FAST    |    0.961 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.347 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.529 (r) | SLOW    |   2.833 (r) | FAST    |    0.347 |
eth_tx_data[1]     |   8.317 (r) | SLOW    |   2.754 (r) | FAST    |    0.134 |
eth_tx_data[2]     |   8.183 (r) | SLOW    |   2.659 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   8.304 (r) | SLOW    |   2.712 (r) | FAST    |    0.122 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.529 (r) | SLOW    |   2.659 (r) | FAST    |    0.347 |
-------------------+-------------+---------+-------------+---------+----------+




