INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HITCS/exp5/cpu/cpu.sim/sim_1/impl/timing/tb_cpu_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD1
INFO: [VRFC 10-311] analyzing module IOBUF_HD2
INFO: [VRFC 10-311] analyzing module IOBUF_HD3
INFO: [VRFC 10-311] analyzing module IOBUF_HD4
INFO: [VRFC 10-311] analyzing module IOBUF_HD5
INFO: [VRFC 10-311] analyzing module IOBUF_HD6
INFO: [VRFC 10-311] analyzing module IOBUF_HD7
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module mod4
INFO: [VRFC 10-311] analyzing module ram_ctrl
INFO: [VRFC 10-311] analyzing module refer
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
