<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>Performance Modeling and Algorithm Design for Reconfigurable System-on-Chip Architectures</AwardTitle>
    <AwardEffectiveDate>08/01/2003</AwardEffectiveDate>
    <AwardExpirationDate>07/31/2008</AwardExpirationDate>
    <AwardAmount>306000</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010300</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Sankar Basu</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Prasanna&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;Performance Modeling and Algorithm Design for Reconfigurable System-on-Chip Architectures&lt;br/&gt;&lt;br/&gt;Abstract&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;This project will explore algorithmic techniques to optimize application performance on reconfigurable System-on-Chip (RSoC) architectures based on a novel concept of malleable algorithms. Malleable algorithms are architecture-platform aware specification of alternate implementations of a given functionality, and form the basis of a new methodology for performance modeling and algorithm design for RSoC architectures. The proposed research will have the following main thrusts.&lt;br/&gt;&lt;br/&gt;1. Domain-specific modeling: hybrid performance modeling using high-level analytic performance models and low-level simulations. &lt;br/&gt;2. Energy-efficient designs with malleable algorithms: design of energy-efficient malleable algorithms for a set of embedded benchmarks and applications. &lt;br/&gt;3. System-level optimization: combinatorial approaches including formulations using interval arithmetic and generalized assignment problem.&lt;br/&gt;&lt;br/&gt;The proposed effort will lead to the development of highly optimized portable and reusable solutions for implementing embedded applications, and the definition of a new methodology for designing energy-efficient soft-IP cores for hybrid architectures consisting of multiple tightly integrated heterogeneous computing elements. The research will complement ongoing advances in design automation, and bridge the gap between the application developer and RSoC platform architectures.</AbstractNarration>
    <MinAmdLetterDate>07/11/2003</MinAmdLetterDate>
    <MaxAmdLetterDate>10/10/2007</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0311823</AwardID>
    <Investigator>
      <FirstName>Viktor</FirstName>
      <LastName>Prasanna</LastName>
      <EmailAddress>prasanna@usc.edu</EmailAddress>
      <StartDate>07/11/2003</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of Southern California</Name>
      <CityName>Los Angeles</CityName>
      <ZipCode>900890001</ZipCode>
      <PhoneNumber>2137407762</PhoneNumber>
      <StreetAddress>University Park</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>California</StateName>
      <StateCode>CA</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
  </Award>
</rootTag>
