// Seed: 3974806913
module module_0;
  if (id_1) begin : LABEL_0
    wire id_2;
  end else begin : LABEL_0
    wire id_3;
    wire id_4;
  end
  wire id_5;
  tri  id_6;
  assign module_1.id_16 = 0;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1
    , id_26,
    input wor id_2,
    input tri0 id_3,
    inout supply0 id_4,
    output tri id_5,
    output tri0 id_6,
    output wand id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output wand id_15,
    input supply0 id_16,
    input supply0 id_17,
    input supply1 id_18,
    output supply0 id_19,
    input supply0 id_20,
    output wand id_21,
    input uwire id_22,
    input supply0 id_23,
    input tri id_24
);
  assign id_19 = 1;
  wire id_27;
  assign id_26 = 1;
  or primCall (
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_26,
      id_27,
      id_3,
      id_4,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  wire id_28;
endmodule
