// Seed: 506590067
`define pp_2 0
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = 1;
  specify
    if (id_2) (id_3 => id_4) = 1;
    specparam id_5 = 1;
    if (1) (posedge id_6 => (id_7 +: 1)) = (1, !id_3  : 1'b0 : 1'h0 - id_3);
    specparam id_8 = 1;
  endspecify
endmodule
