	component nios_system is
		port (
			clk_clk              : in    std_logic                     := 'X';             -- clk
			reset_reset_n        : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr      : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba        : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n     : out   std_logic;                                        -- cas_n
			sdram_wire_cke       : out   std_logic;                                        -- cke
			sdram_wire_cs_n      : out   std_logic;                                        -- cs_n
			sdram_wire_dq        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm       : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n     : out   std_logic;                                        -- ras_n
			sdram_wire_we_n      : out   std_logic;                                        -- we_n
			sram_DQ              : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR            : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_LB_N            : out   std_logic;                                        -- LB_N
			sram_UB_N            : out   std_logic;                                        -- UB_N
			sram_CE_N            : out   std_logic;                                        -- CE_N
			sram_OE_N            : out   std_logic;                                        -- OE_N
			sram_WE_N            : out   std_logic;                                        -- WE_N
			vga_controller_CLK   : out   std_logic;                                        -- CLK
			vga_controller_HS    : out   std_logic;                                        -- HS
			vga_controller_VS    : out   std_logic;                                        -- VS
			vga_controller_BLANK : out   std_logic;                                        -- BLANK
			vga_controller_SYNC  : out   std_logic;                                        -- SYNC
			vga_controller_R     : out   std_logic_vector(9 downto 0);                     -- R
			vga_controller_G     : out   std_logic_vector(9 downto 0);                     -- G
			vga_controller_B     : out   std_logic_vector(9 downto 0);                     -- B
			sdram_clk_clk        : out   std_logic                                         -- clk
		);
	end component nios_system;

