hdl_lib_name = dp_components
hdl_library_clause_name = dp_components_lib
hdl_lib_uses_synth = common_pkg common_components dp_pkg
hdl_lib_uses_sim = 
hdl_lib_technology = 

synth_files =
    dp_latency_increase.vhd
    dp_latency_adapter.vhd
    dp_hold_ctrl.vhd
    dp_hold_input.vhd
    dp_xonoff.vhd
    dp_block_gen.vhd
   
test_bench_files = 
    tb_dp_latency_adapter.vhd

regression_test_vhdl = 
    tb_dp_latency_adapter.vhd
    
[modelsim_project_file]


[quartus_project_file]
