<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1072" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1072{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1072{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1072{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1072{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1072{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t6_1072{left:96px;bottom:1017px;letter-spacing:0.09px;word-spacing:-0.59px;}
#t7_1072{left:96px;bottom:996px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t8_1072{left:96px;bottom:960px;letter-spacing:0.15px;word-spacing:-0.48px;}
#t9_1072{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.49px;}
#ta_1072{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tb_1072{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_1072{left:96px;bottom:861px;letter-spacing:0.13px;word-spacing:-0.71px;}
#td_1072{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.5px;}
#te_1072{left:96px;bottom:800px;letter-spacing:0.14px;}
#tf_1072{left:178px;bottom:800px;letter-spacing:0.1px;word-spacing:0.05px;}
#tg_1072{left:96px;bottom:765px;letter-spacing:0.11px;word-spacing:-0.41px;}
#th_1072{left:96px;bottom:743px;letter-spacing:0.19px;}
#ti_1072{left:131px;bottom:743px;}
#tj_1072{left:137px;bottom:743px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tk_1072{left:96px;bottom:722px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tl_1072{left:481px;bottom:722px;letter-spacing:0.07px;word-spacing:-0.35px;}
#tm_1072{left:96px;bottom:701px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tn_1072{left:556px;bottom:701px;letter-spacing:0.02px;word-spacing:-0.48px;}
#to_1072{left:96px;bottom:679px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tp_1072{left:96px;bottom:658px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tq_1072{left:96px;bottom:636px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tr_1072{left:96px;bottom:601px;letter-spacing:0.07px;word-spacing:-0.39px;}
#ts_1072{left:124px;bottom:571px;letter-spacing:0.05px;word-spacing:-0.34px;}
#tt_1072{left:124px;bottom:543px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tu_1072{left:124px;bottom:516px;letter-spacing:0.06px;word-spacing:-0.39px;}
#tv_1072{left:96px;bottom:481px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tw_1072{left:124px;bottom:450px;letter-spacing:0.07px;word-spacing:-0.36px;}
#tx_1072{left:96px;bottom:415px;letter-spacing:0.12px;word-spacing:-0.41px;}
#ty_1072{left:124px;bottom:384px;letter-spacing:0.05px;word-spacing:-0.35px;}
#tz_1072{left:96px;bottom:349px;letter-spacing:0.12px;word-spacing:-0.41px;}
#t10_1072{left:124px;bottom:319px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t11_1072{left:96px;bottom:225px;letter-spacing:0.2px;}
#t12_1072{left:192px;bottom:225px;letter-spacing:0.17px;word-spacing:0.04px;}
#t13_1072{left:96px;bottom:189px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t14_1072{left:96px;bottom:167px;letter-spacing:0.13px;word-spacing:-1.07px;}
#t15_1072{left:96px;bottom:146px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t16_1072{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1072{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1072{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1072{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1072{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1072{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1072{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_1072{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1072" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1072Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1072" style="-webkit-user-select: none;"><object width="935" height="1210" data="1072/1072.svg" type="image/svg+xml" id="pdf1072" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1072" class="t s1_1072">617 </span><span id="t2_1072" class="t s2_1072">Secure Virtual Machine </span>
<span id="t3_1072" class="t s1_1072">AMD64 Technology </span><span id="t4_1072" class="t s1_1072">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1072" class="t s3_1072">The GUEST_TSC_SCALE is an 8.32 fixed point binary number which is composed of 8 bits of </span>
<span id="t6_1072" class="t s3_1072">integer and 32 bits of fraction. The AMD-SP SEV-SNP ABI specification provides additional </span>
<span id="t7_1072" class="t s3_1072">information about the Secure TSC feature and initialization of GUEST_TSC_SCALE. </span>
<span id="t8_1072" class="t s3_1072">Guests that run with Secure TSC enabled may read the GUEST_TSC_FREQ MSR (C001_0134h) </span>
<span id="t9_1072" class="t s3_1072">which returns the effective frequency in MHz of the guest view of TSC. This MSR is read-only and </span>
<span id="ta_1072" class="t s3_1072">attempting to write the MSR or read it when outside of a guest with Secure TSC enabled causes a </span>
<span id="tb_1072" class="t s3_1072">#GP(0) exception. </span>
<span id="tc_1072" class="t s3_1072">Guests that run with Secure TSC enabled are not expected to perform writes to the TSC MSR (10h). If </span>
<span id="td_1072" class="t s3_1072">such a write occurs, subsequent TSC values read are undefined. </span>
<span id="te_1072" class="t s4_1072">15.36.19 </span><span id="tf_1072" class="t s4_1072">SEV-SNP Instruction Virtualization </span>
<span id="tg_1072" class="t s3_1072">The hypervisor uses RMPUPDATE and PSMASH instructions to modify the RMP table when </span>
<span id="th_1072" class="t s3_1072">SEV</span><span id="ti_1072" class="t s5_1072">-</span><span id="tj_1072" class="t s3_1072">SNP is enabled. In a nested virtualization use case, when the hypervisor is running as a guest, </span>
<span id="tk_1072" class="t s3_1072">these instructions should be replaced with WRMSR </span><span id="tl_1072" class="t s3_1072">VIRT_RMPUPDATE MSR (C001_F001h) and </span>
<span id="tm_1072" class="t s3_1072">WRMSR VIRT_PSMASH MSR (C001_F002h), respectively. </span><span id="tn_1072" class="t s3_1072">The VIRT_RMPUPDATE MSR, </span>
<span id="to_1072" class="t s3_1072">VIRT_PSMASH MSR and CPUID Fn8000_001F_EAX[NestedVirtSnpMsr] (bit 29), which reports </span>
<span id="tp_1072" class="t s3_1072">VIRT_RMPUPDATE and VIRT_PSMASH MSR support, are not implemented in the processor and </span>
<span id="tq_1072" class="t s3_1072">are expected to be emulated by the top-level hypervisor. </span>
<span id="tr_1072" class="t s3_1072">VIRT_RMPUPDATE MSR input convention: </span>
<span id="ts_1072" class="t s3_1072">RAX: 4KB aligned GPA </span>
<span id="tt_1072" class="t s3_1072">RDX: New RMP entry, bytes 7:0 </span>
<span id="tu_1072" class="t s3_1072">R8: New RMP entry, bytes 15:8 </span>
<span id="tv_1072" class="t s3_1072">VIRT_RMPUPDATE MSR output convention: </span>
<span id="tw_1072" class="t s3_1072">RAX: RMPUPDATE return code </span>
<span id="tx_1072" class="t s3_1072">VIRT_PSMASH MSR input convention: </span>
<span id="ty_1072" class="t s3_1072">RAX: 2MB aligned GPA </span>
<span id="tz_1072" class="t s3_1072">VIRT_PSMASH MSR output convention: </span>
<span id="t10_1072" class="t s3_1072">RAX: PSMASH return code </span>
<span id="t11_1072" class="t s6_1072">15.37 </span><span id="t12_1072" class="t s6_1072">SPEC_CTRL Virtualization </span>
<span id="t13_1072" class="t s3_1072">A hypervisor may wish to impose speculation controls on guest execution or a guest may want to </span>
<span id="t14_1072" class="t s3_1072">impose its own speculation controls. Therefore, the processor implements both host and guest versions </span>
<span id="t15_1072" class="t s3_1072">of SPEC_CTRL. The presence of this feature is indicated by CPUID Fn8000_000A_EDX[20]=1. </span>
<span id="t16_1072" class="t s7_1072">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
