[1] G. Chrysos, “Intel® xeon phi? coprocessor-the
architecture,” Intel Whitepaper, 2014.

[2] S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson,
J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain,
S. Venkataraman, Y. Hoskote, and N. Bordkar, “An 80-tile
1.28 tflops network-on-chip in 65nm cmos,” in ISSCC,
pp. 98-99, IEEE, 2007.

[3] T. Corporation, “Tilera multicore processors.”
http://www.tilera.com/products/processors, 2007.

[4] M. A. Anders, “High-performance energy-efficient noc
fabrics: Evolution and future challenges,” in NOCS, pp. i-i,
IEEE, 2014.

[5] I. O’Connor and G. Nicolescu, Integrated optical
interconnect architectures for embedded systems. Springer
Science & Business Media, 2012.

[6] M. Georgas, J. Leu, B. Moss, C. Sun, and V. Stojanovié,
“Addressing link-level design tradeoffs for integrated
photonic interconnects,” in CICC, pp. 1-8, IEEE, 2011.

[7] P. K. Hamedani, N. E. Jerger, and S. Hessabi, “Qut: A
low-power optical network-on-chip,” in NOCS, pp. 80-87,
IEEE, 2014.

[8] Y. Demir and N. Hardavellas, “Parka: Thermally insulated
nanophotonic interconnects,” in NOCS, p. 1, ACM, 2015.

[9] K. Padmaraju and K. Bergman, “Resolving the thermal
challenges for silicon microring resonator devices,”
Nanophotonics, vol. 3, pp. 269-281, 2014.

[10] G. Kurian, C. Sun, C.-H. O. Chen, J. E. Miller, J. Michel,
L. Wei, D. A. Antoniadis, L.-S. Peh, L. Kimerling,
V. Stojanovic, and A. Agarwal, “Cross-layer energy and
performance evaluation of a nanophotonic manycore
processor system using real application workloads,” in
IPDPS, pp. 1117-1130, IEEE, 2012.

[11] K. Bergman, L. P. Carloni, A. Biberman, J. Chan, and
G. Hendry, Photonic network-on-chip design. Springer,
2014.

[12] C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller,
A. Agarwal, L.-S. Peh, and V. Stojanovic, “Dsent-a tool
connecting emerging photonics with electronics for
opto-electronic networks-on-chip modeling,” in NOCS,
pp. 201-210, IEEE, 2012.

[13] R. Ho, “Wire scaling and trends,” a presentation at mto
darpa meeting,” Sun Microsystems Laboratories, Jackson
Hole, WY, 2006.

[14] S. Koohi and S. Hessabi, “Scalable architecture for a
contention-free optical network on-chip,” Journal of Parallel
and Distributed Computing, vol. 72, pp. 1493-1506, 2012.

[15] S. Bahirat and S. Pasricha, “Meteor: hybrid photonic
ring-mesh network-on-chip for multicore architectures,”
TECS, vol. 13, p. 116, 2014.

[16] C. Li, M. Browning, P. V. Gratz, and S. Palermo,
“Luminoc: A power-efficient, high-performance, photonic
network-on-chip,” TCAD-CEDA, vol. 33, no. 6,
pp. 826-838, 2014.

[17] Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and
A. Choudhary, “Firefly: illuminating future network-on-chip
with nanophotonics,” in ACM SIGARCH Computer
Architecture News, vol. 37, pp. 429-440, ACM, 2009.

[18] A. Shacham, K. Bergman, and L. P. Carloni, “Photonic
networks-on-chip for future generations of chip
multiprocessors,” Transactions on Computers, vol. 57,
pp. 1246-1260, 2008.

[19] E. Peter, A. Thomas, A. Dhawan, and S. R. Sarangi,
“Active microring based tunable optical power splitters,”
Optics Communications, vol. 359, pp. 311-315, 2016.

[20] J. Tang, M. Li, Y. Yang, S. Sun, N. Shi, W. Li, and N. Zhu,
“High-speed tunable broadband microwave photonics phase
shifter based on an active microring resonator,” in WOCC,
pp. 1-3, IEEE, 2016.

[21] A. Biberman, K. Preston, G. Hendry, N. Sherwood-Droz,
J. Chan, J. S. Levy, M. Lipson, and K. Bergman, “Photonic
network-on-chip architectures using multilayer deposited
silicon materials for high-performance chip
multiprocessors,” JETC, vol. 7, p. 7, 2011.

[22] A. Joshi, C. Batten, Y.-J. Kwon, S$. Beamer, I. Shamim,
K. Asanovic, and V. Stojanovic, “Silicon-photonic clos
networks for global on-chip communication,” in NOCS,
pp. 124-133, IEEE Computer Society, 2009.

[23] G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu,
J. Michel, L. C. Kimerling, and A. Agarwal, “Atac: a
1000-core cache-coherent processor with on-chip optical
network,” in PACT, pp. 477-488, ACM, 2010.

[24] W. Heirman, T. Carlson, and L. Eeckhout, “Sniper:
scalable and accurate parallel multi-core simulation,” in
ACACES, pp. 91-94, HiPEAC, 2012.

[25] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta,
“The splash-2 programs: Characterization and
methodological considerations,” in ACM SIGARCH
Computer Architecture News, pp. 24-36, ACM, 1995.

[26] C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The parsec
benchmark suite: characterization and architectural
implications,” in PACT, pp. 72-81, ACM, 2008.

[27] Intel, “Intel Xeon Processor 5500 Series.”
http: //ark.intel.com/products/37106.

[28] Y. Ben-Itzhak, E. Zahavi, I. Cidon, and A. Kolodny,
“Hnocs: modular open-source simulator for heterogeneous
nocs,” in SAMOS, pp. 51-57, IEEE, 2012.

[29] C. Ramey, “Tile-gx100 manycore processor: Acceleration
interfaces and architecture,” in HC, 2011.

[30] R. Balasubramonian, J. Chang, T. Manning, J. H. Moreno,
R. Murphy, R. Nair, and S. Swanson, “Near-data
processing: Insights from a micro-46 workshop,” IEEE
Micro, vol. 34, pp. 36-42, 2014.

[31] R. Morris, A. K. Kodi, and A. Louri, “Dynamic
reconfiguration of 3d photonic networks-on-chip for
maximizing performance and improving fault tolerance,” in
MICRO, pp. 282-293, IEEE Computer Society, 2012.

[32] M. Lipson, “Guiding, modulating, and emitting light on
silicon-challenges and opportunities,” J. Lightw. Technol.,
vol. 23, p. 4222, 2005.

[33] J. Lee, C. Nicopoulos, S. J. Park, M. Swaminathan, and
J. Kim, “Do we need wide flits in networks-on-chip?,” in
ISVLSI, pp. 2-7, IEEE, 2013.

[34] G. T. Reed, G. Z. Mashanovich, F. Y. Gardes,
M. Nedeljkovic, Y. Hu, D. J. Thomson, K. Li, P. R. Wilson,
S.-W. Chen, and 5. 8. Hsu, “Recent breakthroughs in
carrier depletion based silicon optical modulators,”
Nanophotonics, vol. 3, pp. 229-245, 2014.

[35] H. Subbaraman, X. Xu, A. Hosseini, X. Zhang, Y. Zhang,
D. Kwong, and R. T. Chen, “Recent advances in
silicon-based passive and active optical interconnects,”
Optics express, vol. 23, pp. 2487-2511, 2015.

[36] T. Zhang, J. L. Abellan, A. Joshi, and A. K. Coskun,
“Thermal management of manycore systems with
silicon-photonic networks,” in DATE, pp. 1-6, IEEE, 2014.

[37] H. Li, A. Fourmigue, S$. Le Beux, X. Letartre, I. O’Connor,
and G. Nicolescu, “Thermal aware design method for
vesel-based on-chip optical interconnect,” in DATE,
pp. 1120-1125, EDA Consortium, 2015.

[38] C. Chen and A. Joshi, “Runtime management of laser
power in silicon-photonic multibus noc architecture,” [EEE
Journal of Selected Topics in Quantum Electronics, vol. 19,
pp. 3700713-3700713, 2013.

[39] Y. Demir and N. Hardavellas, “Ecolaser: an adaptive laser
control for energy-efficient on-chip photonic interconnects,”
in ISLPED, pp. 3-8, ACM, 2014.

[40] M. Briere, B. Girodias, Y. Bouchebaba, G. Nicolescu,
F. Mieyeville, F. Gaffiot, and I. O’Connor, “System level
assessment of an optical noc in an mpsoc platform,” in
DATE, pp. 1084-1089, EDA Consortium, 2007.

[41] D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren,
N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G.
Beausoleil, and J. H. Ahn, “Corona: System implications of
emerging nanophotonic technology,” in ACM SIGARCH
Computer Architecture News, vol. 36, pp. 153-164, IEEE
Computer Society, 2008.

[42] S. Le Beux, J. Trajkovic, I. O’Connor, G. Nicolescu,
G. Bois, and P. Paulin, “Optical ring network-on-chip
(ornoc): Architecture and design methodology,” in DATE,
pp. 1-6, IEEE, 2011.

[43] L. Ramini, P. Grani, S. Bartolini, and D. Bertozzi,
“Contrasting wavelength-routed optical noc topologies for
power-efficient 3d-stacked multicore processors using
physical-layer analysis,” in DATE, pp. 1589-1594, EDA
Consortium, 2013.

[44] S. Werner, J. Navaridas, and M. Lujan, “Amon: An
advanced mesh-like optical noc,” in HOTT, pp. 52-59,
IEEE, 2015.

[45] N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez,
A. B. Apsel, M. A. Watkins, and D. H. Albonesi,
“Leveraging optical technology in future bus-based chip
multiprocessors,” in MICRO, pp. 492-503, IEEE Computer
Society, 2006.

[46] S. Pasricha and N. Dutt, “Orb: An on-chip optical ring bus
communication architecture for multi-processor
systems-on-chip,” in ASP-DAC, pp. 789-794, IEEE
Computer Society Press, 2008.

[47] M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi,
“Phastlane: a rapid transit optical routing network,” ACM
SIGARCH Computer Architecture News, vol. 37,

pp. 441-450, 2009.

[48] Y. Pan, J. Kim, and G. Memik, “Flexishare: Channel
sharing for an energy-efficient nanophotonic crossbar,” in
HPCA, pp. 1-12, IEEE, 2010.

[49] R. Morris and A. K. Kodi, “Exploring the design of 64-and
256-core power efficient nanophotonic interconnect,” [EEE
Journal of Selected Topics in Quantum Electronics, vol. 16,
pp. 1386-1393, 2010.

[50] X. Zhang and A. Louri, “A multilayer nanophotonic
interconnection network for on-chip many-core
communications,” in DAC, pp. 156-161, ACM, 2010.

[51] Y.-H. Kao and H. J. Chao, “Blocon: A bufferless photonic
clos network-on-chip architecture,” in NOCS, pp. 81-88,
IEEE, 2011.

[52] Z. Li, M. Mohamed, X. Chen, H. Zhou, A. Mickelson,
L. Shang, and M. Vachharajani, “Iris: A hybrid
nanophotonic network design for high-performance and
low-power on-chip communication,” JETC, p. 8, 2011.

[53] S. Pasricha and S. Bahirat, “Opal: A multi-layer hybrid
photonic noc for 3d ics,” in ASP-DAC, pp. 345-350, 2011.