# CPU

## Instruction Sets

### LDR

| Instruction | Cond | Opcode | S   | Dest | Source1 | Source2 | Shift ROR | Shift ROR Cmd |
| ---------------------------------------- | ---- | ------ | --- | ---- | ------- | ------- | --------- | ------------- |

```
0000_0110_0_0001_0000_0000_00000_111_000
0000_0110_0_0010_0000_0000_00001_000_000
0000_0110_0_0011_0000_0000_00000_111_000
0000_0001_1_0100_0001_0011_00000_000_000
0000_0010_1_0101_0001_0100_00000_000_000
0000_0110_0_1000_0001_0001_11011_000_000
0000_1110_0_0000_0101_1000_00000_000_000
0000_1101_0_0000_1010_1000_00000_000_000
```

MOV R1 7
MOV R2 8
MOV R3 7
SUB R4 R1 R3
MUL R5 R1 R4
MOV R8 4568
STR R5 [R8]
LDR R10 [R8]



