Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jan  5 07:50:22 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 357 register/latch pins with no clock driven by root clock pin: CLOCK/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[8]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[5]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_0/cp0_cause_reg[10]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MMU_0/ack_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 626 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 127 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 14 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.205     -189.406                     20                 3386       -1.046       -3.543                      7                 3386        7.000        0.000                       0                  1377  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          
clk_uart              {0.000 45.211}     90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.000        0.000                      0                 3166       -1.046       -2.915                      4                 3166       23.870        0.000                       0                  1282  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  
clk_uart                   85.270        0.000                      0                  150        0.165        0.000                      0                  150       44.711        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_uart                -10.205     -189.406                     20                   20       -0.358       -0.627                      3                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       16.982        0.000                      0                   70        0.072        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -1.046ns,  Total Violation       -2.915ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 1.325ns (11.300%)  route 10.400ns (88.700%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.011ns
    Computed max time borrow:         24.989ns
    Time borrowed from endpoint:      9.528ns
    Time given to startpoint:         9.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.639     6.557    EX_to_MEM_0/en_from_mem
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.105     6.662 r  EX_to_MEM_0/addr_o_reg[5]_i_1/O
                         net (fo=1, routed)           4.518    11.180    MEM_CONTROLL_0/pc_o_reg[31]_0[5]
    SLICE_X6Y71          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y71          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/G
                         clock pessimism              0.338     1.652    
                         time borrowed                9.528    11.180    
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 1.325ns (12.226%)  route 9.512ns (87.774%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:               0.001ns
    Computed max time borrow:         25.001ns
    Time borrowed from endpoint:      8.709ns
    Time given to startpoint:         8.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.532     6.450    EX_to_MEM_0/en_from_mem
    SLICE_X8Y74          LUT5 (Prop_lut5_I1_O)        0.105     6.555 r  EX_to_MEM_0/addr_o_reg[28]_i_1/O
                         net (fo=1, routed)           3.737    10.292    MEM_CONTROLL_0/pc_o_reg[31]_0[28]
    SLICE_X8Y73          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.246    MEM_CONTROLL_0/E[0]
    SLICE_X8Y73          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
                         clock pessimism              0.338     1.583    
                         time borrowed                8.709    10.292    
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/ce_o_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.873ns  (logic 1.325ns (12.186%)  route 9.548ns (87.814%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.018ns
    Computed max time borrow:         24.982ns
    Time borrowed from endpoint:      8.675ns
    Time given to startpoint:         8.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.851     6.769    PC_0/en_from_mem
    SLICE_X5Y72          LUT3 (Prop_lut3_I1_O)        0.105     6.874 r  PC_0/ce_o_reg_i_1/O
                         net (fo=1, routed)           3.454    10.328    MEM_CONTROLL_0/en_o_reg
    SLICE_X5Y72          LDCE                                         r  MEM_CONTROLL_0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X5Y72          LDCE                                         r  MEM_CONTROLL_0/ce_o_reg/G
                         clock pessimism              0.338     1.652    
                         time borrowed                8.675    10.328    
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 1.325ns (13.664%)  route 8.372ns (86.336%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.185ns
    Computed max time borrow:         24.815ns
    Time borrowed from endpoint:      8.660ns
    Time given to startpoint:         8.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 r  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 r  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 f  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 f  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 r  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 f  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.968     6.886    EX_to_MEM_0/en_from_mem
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.105     6.991 r  EX_to_MEM_0/state_reg[0]_i_1/O
                         net (fo=1, routed)           2.160     9.151    MEM_CONTROLL_0/except_type_o_reg[11][0]
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.748    -0.505    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.084    -0.421 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.574     0.153    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
                         clock pessimism              0.338     0.491    
                         time borrowed                8.660     9.151    
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[3]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.847ns  (logic 1.325ns (12.216%)  route 9.522ns (87.784%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.021ns
    Computed max time borrow:         24.979ns
    Time borrowed from endpoint:      8.649ns
    Time given to startpoint:         8.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.619     6.537    EX_to_MEM_0/en_from_mem
    SLICE_X13Y70         LUT5 (Prop_lut5_I1_O)        0.105     6.642 r  EX_to_MEM_0/addr_o_reg[3]_i_1/O
                         net (fo=1, routed)           3.660    10.301    MEM_CONTROLL_0/pc_o_reg[31]_0[3]
    SLICE_X5Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X5Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[3]/G
                         clock pessimism              0.338     1.652    
                         time borrowed                8.649    10.301    
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 1.325ns (12.250%)  route 9.491ns (87.750%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.018ns
    Computed max time borrow:         24.982ns
    Time borrowed from endpoint:      8.621ns
    Time given to startpoint:         8.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          1.166     7.083    EX_to_MEM_0/en_from_mem
    SLICE_X10Y77         LUT5 (Prop_lut5_I1_O)        0.105     7.188 r  EX_to_MEM_0/addr_o_reg[25]_i_1/O
                         net (fo=1, routed)           3.082    10.271    MEM_CONTROLL_0/pc_o_reg[31]_0[25]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.330     1.312    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
                         clock pessimism              0.338     1.649    
                         time borrowed                8.621    10.271    
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[19]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 1.325ns (12.322%)  route 9.428ns (87.678%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         24.962ns
    Time borrowed from endpoint:      8.555ns
    Time given to startpoint:         8.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.610     6.527    EX_to_MEM_0/en_from_mem
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.105     6.632 r  EX_to_MEM_0/addr_o_reg[19]_i_1/O
                         net (fo=1, routed)           3.575    10.208    MEM_CONTROLL_0/pc_o_reg[31]_0[19]
    SLICE_X7Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X7Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/G
                         clock pessimism              0.338     1.652    
                         time borrowed                8.555    10.208    
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[20]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.638ns  (logic 1.325ns (12.455%)  route 9.313ns (87.545%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         24.962ns
    Time borrowed from endpoint:      8.443ns
    Time given to startpoint:         8.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.648     6.566    EX_to_MEM_0/en_from_mem
    SLICE_X10Y74         LUT5 (Prop_lut5_I1_O)        0.105     6.671 r  EX_to_MEM_0/addr_o_reg[20]_i_1/O
                         net (fo=1, routed)           3.422    10.092    MEM_CONTROLL_0/pc_o_reg[31]_0[20]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.330     1.312    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[20]/G
                         clock pessimism              0.338     1.649    
                         time borrowed                8.443    10.092    
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[18]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.634ns  (logic 1.325ns (12.460%)  route 9.309ns (87.540%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         24.962ns
    Time borrowed from endpoint:      8.436ns
    Time given to startpoint:         8.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.606     6.523    EX_to_MEM_0/en_from_mem
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.105     6.628 r  EX_to_MEM_0/addr_o_reg[18]_i_1/O
                         net (fo=1, routed)           3.460    10.089    MEM_CONTROLL_0/pc_o_reg[31]_0[18]
    SLICE_X4Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X4Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[18]/G
                         clock pessimism              0.338     1.652    
                         time borrowed                8.436    10.089    
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[26]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.325ns (12.587%)  route 9.202ns (87.413%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              25.000ns
    Library setup time:              -0.021ns
    Computed max time borrow:         24.979ns
    Time borrowed from endpoint:      8.396ns
    Time given to startpoint:         8.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.370    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X40Y70         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.348    -0.197 r  MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q
                         net (fo=13, routed)          0.949     0.752    MEM_to_WB_0/wb_cp0_reg_write_addr_from_wb[4]
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.242     0.994 r  MEM_to_WB_0/status_o[1]_i_10/O
                         net (fo=4, routed)           0.470     1.464    MEM_to_WB_0/status_o[1]_i_10_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.105     1.569 f  MEM_to_WB_0/status_o[1]_i_20/O
                         net (fo=1, routed)           0.458     2.027    MEM_to_WB_0/status_o[1]_i_20_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.132 f  MEM_to_WB_0/status_o[1]_i_15/O
                         net (fo=1, routed)           0.600     2.732    MEM_to_WB_0/status_o[1]_i_15_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.837 r  MEM_to_WB_0/status_o[1]_i_9/O
                         net (fo=1, routed)           0.566     3.403    MEM_to_WB_0/status_o[1]_i_9_n_11
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.508 r  MEM_to_WB_0/status_o[1]_i_5/O
                         net (fo=6, routed)           1.037     4.545    EX_to_MEM_0/wb_cp0_reg_data_o_reg[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.650 f  EX_to_MEM_0/mem_pause_o_reg_i_5/O
                         net (fo=1, routed)           1.162     5.812    EX_to_MEM_0/mem_pause_o_reg_i_5_n_11
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.105     5.917 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=45, routed)          0.684     6.601    EX_to_MEM_0/en_from_mem
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.105     6.706 r  EX_to_MEM_0/addr_o_reg[26]_i_1/O
                         net (fo=1, routed)           3.275     9.981    MEM_CONTROLL_0/pc_o_reg[31]_0[26]
    SLICE_X9Y71          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.266     1.248    MEM_CONTROLL_0/E[0]
    SLICE_X9Y71          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/G
                         clock pessimism              0.338     1.585    
                         time borrowed                8.396     9.981    
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.046ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        4.537ns  (logic 0.161ns (3.548%)  route 4.376ns (96.452%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        5.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.963ns = ( 21.037 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        2.743    25.490    EX_to_MEM_0/clk_out1
    SLICE_X6Y68          LUT3 (Prop_lut3_I1_O)        0.084    25.574 r  EX_to_MEM_0/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.574    MEM_CONTROLL_0/except_type_o_reg[11][1]
    SLICE_X6Y68          LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 f  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           1.325    26.472    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X6Y68          LDCE                                         f  MEM_CONTROLL_0/state_reg[1]/G
                         clock pessimism             -0.253    26.219    
                         clock uncertainty            0.130    26.349    
    SLICE_X6Y68          LDCE (Hold_ldce_G_D)         0.271    26.620    MEM_CONTROLL_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -26.620    
                         arrival time                          25.574    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.071ns (3.465%)  route 1.978ns (96.535%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.064ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.316     0.205    EX_to_MEM_0/clk_out1
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.250 f  EX_to_MEM_0/data_o_reg[21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.250    MEM_CONTROLL_0/funct_o_reg[0]_1[21]
    SLICE_X2Y51          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.155    -0.465    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.056    -0.409 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.473     0.064    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X2Y51          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[21]/G
                         clock pessimism              0.565     0.629    
                         clock uncertainty            0.130     0.759    
    SLICE_X2Y51          LDCE (Hold_ldce_G_D)         0.121     0.880    MEM_CONTROLL_0/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.623ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[2]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.071ns (3.649%)  route 1.874ns (96.351%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.047ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.212     0.101    EX_to_MEM_0/clk_out1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.146 f  EX_to_MEM_0/data_o_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.146    MEM_CONTROLL_0/funct_o_reg[0]_1[2]
    SLICE_X2Y61          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.155    -0.465    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.056    -0.409 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.362    -0.047    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X2Y61          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[2]/G
                         clock pessimism              0.565     0.518    
                         clock uncertainty            0.130     0.648    
    SLICE_X2Y61          LDCE (Hold_ldce_G_D)         0.121     0.769    MEM_CONTROLL_0/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                 -0.623    

Slack (VIOLATED) :        -0.617ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[18]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.071ns (3.567%)  route 1.919ns (96.433%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.257     0.146    EX_to_MEM_0/clk_out1
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.045     0.191 f  EX_to_MEM_0/data_o_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000     0.191    MEM_CONTROLL_0/funct_o_reg[0]_1[18]
    SLICE_X2Y52          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.155    -0.465    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.056    -0.409 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.401    -0.007    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X2Y52          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[18]/G
                         clock pessimism              0.565     0.557    
                         clock uncertainty            0.130     0.687    
    SLICE_X2Y52          LDCE (Hold_ldce_G_D)         0.121     0.808    MEM_CONTROLL_0/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[11]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.241ns  (logic 0.071ns (2.191%)  route 3.170ns (97.809%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 25.623 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.108    24.997    EX_to_MEM_0/clk_out1
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.045    25.042 r  EX_to_MEM_0/addr_o_reg[11]_i_1/O
                         net (fo=1, routed)           1.399    26.442    MEM_CONTROLL_0/pc_o_reg[31]_0[11]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.856    25.623    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/G
                         clock pessimism              0.565    26.188    
                         clock uncertainty            0.130    26.317    
    SLICE_X7Y74          LDCE (Hold_ldce_G_D)         0.070    26.387    MEM_CONTROLL_0/addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                        -26.387    
                         arrival time                          26.442    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.071ns (2.207%)  route 3.146ns (97.793%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.200     0.090    EX_to_MEM_0/clk_out1
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.045     0.135 f  EX_to_MEM_0/addr_o_reg[0]_i_1/O
                         net (fo=1, routed)           1.283     1.418    MEM_CONTROLL_0/pc_o_reg[31]_0[0]
    SLICE_X9Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    -0.618    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    -0.562 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    -0.262    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.233 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.832     0.599    MEM_CONTROLL_0/E[0]
    SLICE_X9Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[0]/G
                         clock pessimism              0.565     1.164    
                         clock uncertainty            0.130     1.293    
    SLICE_X9Y71          LDCE (Hold_ldce_G_D)         0.070     1.363    MEM_CONTROLL_0/addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.071ns (2.183%)  route 3.181ns (97.817%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        2.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.088    -0.023    EX_to_MEM_0/clk_out1
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.022 f  EX_to_MEM_0/addr_o_reg[9]_i_1/O
                         net (fo=1, routed)           1.430     1.453    MEM_CONTROLL_0/pc_o_reg[31]_0[9]
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    -0.618    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    -0.562 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    -0.262    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.233 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.860     0.627    MEM_CONTROLL_0/E[0]
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[9]/G
                         clock pessimism              0.565     1.192    
                         clock uncertainty            0.130     1.321    
    SLICE_X7Y71          LDCE (Hold_ldce_G_D)         0.072     1.393    MEM_CONTROLL_0/addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.249ns  (logic 0.071ns (2.185%)  route 3.178ns (97.815%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 25.635 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.241    25.130    EX_to_MEM_0/clk_out1
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.045    25.175 r  EX_to_MEM_0/sel_o_reg[0]_i_1/O
                         net (fo=1, routed)           1.274    26.450    MEM_CONTROLL_0/en_o_reg_0[0]
    SLICE_X2Y66          LDCE                                         r  MEM_CONTROLL_0/sel_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.868    25.635    MEM_CONTROLL_0/E[0]
    SLICE_X2Y66          LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[0]/G
                         clock pessimism              0.565    26.200    
                         clock uncertainty            0.130    26.329    
    SLICE_X2Y66          LDCE (Hold_ldce_G_D)         0.059    26.388    MEM_CONTROLL_0/sel_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -26.388    
                         arrival time                          26.450    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[24]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.256ns  (logic 0.071ns (2.180%)  route 3.185ns (97.820%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.254    25.143    EX_to_MEM_0/clk_out1
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.045    25.188 r  EX_to_MEM_0/addr_o_reg[24]_i_1/O
                         net (fo=1, routed)           1.269    26.457    MEM_CONTROLL_0/pc_o_reg[31]_0[24]
    SLICE_X7Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X7Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[24]/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X7Y72          LDCE (Hold_ldce_G_D)         0.070    26.390    MEM_CONTROLL_0/addr_o_reg[24]
  -------------------------------------------------------------------
                         required time                        -26.390    
                         arrival time                          26.457    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[5]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.489ns  (logic 0.071ns (2.853%)  route 2.418ns (97.147%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns = ( 24.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        0.723    24.612    EX_to_MEM_0/clk_out1
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.045    24.657 r  EX_to_MEM_0/data_o_reg[5]_i_1__0/O
                         net (fo=1, routed)           1.032    25.689    MEM_CONTROLL_0/funct_o_reg[0]_1[5]
    SLICE_X3Y65          LDCE                                         r  MEM_CONTROLL_0/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.155    24.535    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.056    24.591 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.266    24.858    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X3Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[5]/G
                         clock pessimism              0.565    25.423    
                         clock uncertainty            0.130    25.552    
    SLICE_X3Y65          LDCE (Hold_ldce_G_D)         0.070    25.622    MEM_CONTROLL_0/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                        -25.622    
                         arrival time                          25.689    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y16   CLOCK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y1    n_1_2346_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y2    n_3_3431_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y3    n_4_3463_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X35Y73     CP0_REG_0/cause_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X37Y71     CP0_REG_0/cause_o_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y73     CP0_REG_0/cause_o_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X31Y75     CP0_REG_0/cause_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X37Y75     CP0_REG_0/cause_o_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y53      REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y53      REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y55      REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       85.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             85.270ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.484ns (9.820%)  route 4.445ns (90.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 95.758 - 90.422 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.379     6.345 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           1.022     7.367    MEM_CONTROLL_0/write_state
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423    10.895    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335    95.758    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/C
                         clock pessimism              0.609    96.368    
                         clock uncertainty           -0.035    96.333    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168    96.165    SERIAL_CONTROLL_0/TxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         96.165    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 85.270    

Slack (MET) :             87.223ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.589ns (18.679%)  route 2.564ns (81.321%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 95.754 - 90.422 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.439     5.968    SERIAL_TRANSMITTER/CLK
    SLICE_X3Y75          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.379     6.347 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/Q
                         net (fo=9, routed)           1.149     7.496    SERIAL_TRANSMITTER/TxD_state[2]
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.105     7.601 r  SERIAL_TRANSMITTER//i___0/O
                         net (fo=23, routed)          1.415     9.016    SERIAL_TRANSMITTER//i___0_n_11
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.105     9.121 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=1, routed)           0.000     9.121    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_11
    SLICE_X5Y73          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.331    95.754    SERIAL_TRANSMITTER/CLK
    SLICE_X5Y73          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/C
                         clock pessimism              0.593    96.348    
                         clock uncertainty           -0.035    96.313    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)        0.032    96.345    SERIAL_TRANSMITTER/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         96.345    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                 87.223    

Slack (MET) :             87.431ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.768ns (28.015%)  route 1.973ns (71.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 95.756 - 90.422 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445     5.974    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X1Y79          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379     6.353 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.996     7.349    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X4Y78          LUT4 (Prop_lut4_I2_O)        0.121     7.470 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.507     7.978    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X5Y78          LUT6 (Prop_lut6_I3_O)        0.268     8.246 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.470     8.715    SERIAL_RECEIVER/tickgen_n_13
    SLICE_X5Y78          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525    94.347    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.424 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.333    95.756    SERIAL_RECEIVER/CLK
    SLICE_X5Y78          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                         clock pessimism              0.593    96.350    
                         clock uncertainty           -0.035    96.315    
    SLICE_X5Y78          FDRE (Setup_fdre_C_CE)      -0.168    96.147    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         96.147    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 87.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.375%)  route 0.061ns (22.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.701ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     2.344    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X2Y75          FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     2.508 r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/Q
                         net (fo=4, routed)           0.061     2.569    SERIAL_TRANSMITTER/BitTick
    SLICE_X3Y75          LUT5 (Prop_lut5_I1_O)        0.045     2.614 r  SERIAL_TRANSMITTER//FSM_sequential_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.614    SERIAL_TRANSMITTER//FSM_sequential_TxD_state[0]_i_1_n_11
    SLICE_X3Y75          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     3.058    SERIAL_TRANSMITTER/CLK
    SLICE_X3Y75          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                         clock pessimism             -0.701     2.357    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.092     2.449    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     2.348    SERIAL_RECEIVER/CLK
    SLICE_X2Y79          FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     2.512 r  SERIAL_RECEIVER/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.081     2.593    SERIAL_RECEIVER/tickgen/RxD_sync_reg[0]
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.045     2.638 r  SERIAL_RECEIVER/tickgen/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     2.638    SERIAL_RECEIVER/tickgen_n_16
    SLICE_X3Y79          FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     3.063    SERIAL_RECEIVER/CLK
    SLICE_X3Y79          FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[1]/C
                         clock pessimism             -0.702     2.361    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.091     2.452    SERIAL_RECEIVER/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     2.344    SERIAL_TRANSMITTER/CLK
    SLICE_X3Y74          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     2.485 r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/Q
                         net (fo=1, routed)           0.139     2.624    SERIAL_TRANSMITTER/TxD_shift_reg_n_11_[7]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.045     2.669 r  SERIAL_TRANSMITTER/TxD_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     2.669    SERIAL_TRANSMITTER/TxD_shift[6]_i_1_n_11
    SLICE_X5Y73          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     3.056    SERIAL_TRANSMITTER/CLK
    SLICE_X5Y73          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/C
                         clock pessimism             -0.678     2.378    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092     2.470    SERIAL_TRANSMITTER/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.818%)  route 0.110ns (37.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     2.345    SERIAL_TRANSMITTER/CLK
    SLICE_X3Y73          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     2.486 r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/Q
                         net (fo=1, routed)           0.110     2.596    SERIAL_TRANSMITTER/TxD_shift_reg_n_11_[1]
    SLICE_X3Y73          LUT4 (Prop_lut4_I3_O)        0.045     2.641 r  SERIAL_TRANSMITTER/TxD_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     2.641    SERIAL_TRANSMITTER/TxD_shift[0]_i_1_n_11
    SLICE_X3Y73          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     3.059    SERIAL_TRANSMITTER/CLK
    SLICE_X3Y73          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/C
                         clock pessimism             -0.714     2.345    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.092     2.437    SERIAL_TRANSMITTER/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.639%)  route 0.112ns (44.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     2.343    SERIAL_RECEIVER/CLK
    SLICE_X5Y74          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     2.484 r  SERIAL_RECEIVER/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.112     2.596    SERIAL_RECEIVER/RxD_data[3]
    SLICE_X5Y74          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     3.055    SERIAL_RECEIVER/CLK
    SLICE_X5Y74          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism             -0.712     2.343    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.047     2.390    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.980%)  route 0.129ns (41.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     2.346    SERIAL_RECEIVER/CLK
    SLICE_X5Y78          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     2.487 r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/Q
                         net (fo=7, routed)           0.129     2.616    SERIAL_RECEIVER/tickgen/out[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.045     2.661 r  SERIAL_RECEIVER/tickgen/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.661    SERIAL_RECEIVER/tickgen_n_20
    SLICE_X4Y78          FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     3.059    SERIAL_RECEIVER/CLK
    SLICE_X4Y78          FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
                         clock pessimism             -0.700     2.359    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.092     2.451    SERIAL_RECEIVER/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.156%)  route 0.127ns (49.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     2.343    SERIAL_RECEIVER/CLK
    SLICE_X5Y74          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.128     2.471 r  SERIAL_RECEIVER/RxD_data_reg[5]/Q
                         net (fo=2, routed)           0.127     2.598    SERIAL_CONTROLL_0/RxD_data_reg[7][5]
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     3.056    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
                         clock pessimism             -0.699     2.357    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.025     2.382    SERIAL_CONTROLL_0/data_from_serial_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.265ns (80.128%)  route 0.066ns (19.872%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     2.347    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X1Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     2.488 r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/Q
                         net (fo=2, routed)           0.066     2.554    SERIAL_RECEIVER/tickgen/Acc[9]
    SLICE_X1Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.678 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.678    SERIAL_RECEIVER/tickgen/p_1_in[10]
    SLICE_X1Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     3.062    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X1Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/C
                         clock pessimism             -0.715     2.347    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     2.452    SERIAL_RECEIVER/tickgen/Acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.265ns (80.128%)  route 0.066ns (19.872%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     2.347    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X1Y77          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     2.488 r  SERIAL_RECEIVER/tickgen/Acc_reg[5]/Q
                         net (fo=2, routed)           0.066     2.554    SERIAL_RECEIVER/tickgen/Acc[5]
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.678 r  SERIAL_RECEIVER/tickgen/Acc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.678    SERIAL_RECEIVER/tickgen/p_1_in[6]
    SLICE_X1Y77          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.061    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X1Y77          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[6]/C
                         clock pessimism             -0.714     2.347    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105     2.452    SERIAL_RECEIVER/tickgen/Acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.268ns (80.306%)  route 0.066ns (19.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.427     1.729    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     2.347    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X1Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     2.488 r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/Q
                         net (fo=2, routed)           0.066     2.554    SERIAL_RECEIVER/tickgen/Acc[11]
    SLICE_X1Y78          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.681 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.681    SERIAL_RECEIVER/tickgen/p_1_in[12]
    SLICE_X1Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.680     2.171    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.200 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     3.062    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X1Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.715     2.347    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     2.452    SERIAL_RECEIVER/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_uart }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y0  clk_uart_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/TxD_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/TxD_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y78    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y78    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y78    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y78    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y71    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y70    SERIAL_CONTROLL_0/TxD_data_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_uart

Setup :           20  Failing Endpoints,  Worst Slack      -10.205ns,  Total Violation     -189.406ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.358ns,  Total Violation       -0.627ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        10.481ns  (logic 0.797ns (7.604%)  route 9.684ns (92.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 37530.461 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.834 37536.691    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105 37536.797 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.423 37540.219    SERIAL_CONTROLL_0/E[0]
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 37530.465    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y70          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/C
                         clock pessimism              0.000 37530.465    
                         clock uncertainty           -0.295 37530.172    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.168 37530.004    SERIAL_CONTROLL_0/TxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                      37530.000    
                         arrival time                       -37540.207    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -9.331ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        9.602ns  (logic 0.902ns (9.393%)  route 8.700ns (90.607%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 37530.457 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.701 37536.559    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.105 37536.664 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.811 37538.473    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.105 37538.578 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.762 37539.340    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.331 37530.461    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
                         clock pessimism              0.000 37530.461    
                         clock uncertainty           -0.295 37530.168    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.168 37530.000    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]
  -------------------------------------------------------------------
                         required time                      37529.996    
                         arrival time                       -37539.328    
  -------------------------------------------------------------------
                         slack                                 -9.331    

Slack (VIOLATED) :        -9.331ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.124ns  (clk_uart rise@37525.125ns - clk_out1_clk_wiz_0 fall@37525.004ns)
  Data Path Delay:        9.602ns  (logic 0.902ns (9.393%)  route 8.700ns (90.607%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 37530.457 - 37525.125 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 37527.027 - 37525.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  37525.004 37525.004 f  
    D18                                               0.000 37525.004 f  clk (IN)
                         net (fo=0)                   0.000 37525.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 37526.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 37527.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 37521.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 37523.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 37523.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.714 37524.809    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.105 37524.914 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.602 37525.516    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 37525.598 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.436 37527.035    MEM_CONTROLL_0/E[0]
    SLICE_X7Y74          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.700 37529.734    
    SLICE_X7Y74                                       0.000 37529.734 r  MEM_CONTROLL_0/addr_o_reg[25]/D
    SLICE_X7Y74          LDCE (DToQ_ldce_D_Q)         0.377 37530.113 r  MEM_CONTROLL_0/addr_o_reg[25]/Q
                         net (fo=2, routed)           1.223 37531.336    MEM_CONTROLL_0/addr_from_mem_controll[25]
    SLICE_X6Y74          LUT4 (Prop_lut4_I1_O)        0.105 37531.441 f  MEM_CONTROLL_0/TxD_start0_i_7/O
                         net (fo=1, routed)           1.272 37532.715    MEM_CONTROLL_0/TxD_start0_i_7_n_11
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.105 37532.820 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           1.933 37534.754    MEM_CONTROLL_0/TxD_start0_i_3_n_11
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.105 37534.859 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           1.701 37536.559    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.105 37536.664 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.811 37538.473    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.105 37538.578 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.762 37539.340    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  37525.125 37525.125 r  
    C18                                               0.000 37525.125 r  clk_uart (IN)
                         net (fo=0)                   0.000 37525.125    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 37526.523 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.525 37529.051    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 37529.129 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.331 37530.461    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/C
                         clock pessimism              0.000 37530.461    
                         clock uncertainty           -0.295 37530.168    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.168 37530.000    SERIAL_CONTROLL_0/data_from_serial_o_reg[1]
  -------------------------------------------------------------------
                         required time                      37529.996    
                         arrival time                       -37539.328    
  -------------------------------------------------------------------
                         slack                                 -9.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.358ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/write_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.456ns (9.480%)  route 4.354ns (90.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X4Y72          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          LDCE (EnToQ_ldce_G_Q)        0.372     1.687 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          4.354     6.041    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X7Y73          LUT6 (Prop_lut6_I4_O)        0.084     6.125 r  MEM_CONTROLL_0/write_state_i_1/O
                         net (fo=1, routed)           0.000     6.125    SERIAL_CONTROLL_0/write_state_reg_0
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y73          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.295     6.260    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.222     6.482    SERIAL_CONTROLL_0/write_state_reg
  -------------------------------------------------------------------
                         required time                         -6.482    
                         arrival time                           6.125    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[31]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.540ns (10.983%)  route 4.376ns (89.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X5Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          LDCE (EnToQ_ldce_G_Q)        0.372     1.687 r  MEM_CONTROLL_0/addr_o_reg[31]/Q
                         net (fo=3, routed)           2.051     3.738    MEM_CONTROLL_0/addr_from_mem_controll[31]
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.084     3.822 f  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.325     6.147    SERIAL_CONTROLL_0/pc_o_reg[22]
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.084     6.231 r  SERIAL_CONTROLL_0/TxD_start0/O
                         net (fo=1, routed)           0.000     6.231    SERIAL_CONTROLL_0/TxD_start0_n_11
    SLICE_X5Y71          FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.440     5.969    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y71          FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C
                         clock pessimism              0.000     5.969    
                         clock uncertainty            0.295     6.263    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.222     6.485    SERIAL_CONTROLL_0/TxD_start_reg
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.231    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.459ns (8.877%)  route 4.712ns (91.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X4Y72          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          LDCE (EnToQ_ldce_G_Q)        0.372     1.687 f  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          4.712     6.398    SERIAL_CONTROLL_0/we_from_mem_controll
    SLICE_X5Y71          LUT5 (Prop_lut5_I3_O)        0.087     6.485 r  SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.485    SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1_n_11
    SLICE_X5Y71          FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.440     5.969    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y71          FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
                         clock pessimism              0.000     5.969    
                         clock uncertainty            0.295     6.263    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.237     6.500    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.500    
                         arrival time                           6.485    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.586ns (10.835%)  route 4.823ns (89.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          LDCE (EnToQ_ldce_G_Q)        0.418     1.733 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          2.549     4.282    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     4.366 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.274     6.639    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     6.723 r  SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.723    SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1_n_11
    SLICE_X5Y71          FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.440     5.969    SERIAL_CONTROLL_0/CLK
    SLICE_X5Y71          FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
                         clock pessimism              0.000     5.969    
                         clock uncertainty            0.295     6.263    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.220     6.483    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.483    
                         arrival time                           6.723    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.586ns (10.907%)  route 4.787ns (89.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          LDCE (EnToQ_ldce_G_Q)        0.418     1.733 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          2.549     4.282    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     4.366 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.581     5.946    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.084     6.030 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.657     6.687    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.295     6.260    
    SLICE_X4Y73          FDRE (Hold_fdre_C_CE)       -0.040     6.220    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.586ns (10.907%)  route 4.787ns (89.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          LDCE (EnToQ_ldce_G_Q)        0.418     1.733 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          2.549     4.282    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     4.366 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.581     5.946    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.084     6.030 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.657     6.687    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.295     6.260    
    SLICE_X4Y73          FDRE (Hold_fdre_C_CE)       -0.040     6.220    SERIAL_CONTROLL_0/data_from_serial_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.586ns (10.907%)  route 4.787ns (89.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          LDCE (EnToQ_ldce_G_Q)        0.418     1.733 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          2.549     4.282    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     4.366 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.581     5.946    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.084     6.030 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.657     6.687    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.295     6.260    
    SLICE_X4Y73          FDRE (Hold_fdre_C_CE)       -0.040     6.220    SERIAL_CONTROLL_0/data_from_serial_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.586ns (10.907%)  route 4.787ns (89.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          LDCE (EnToQ_ldce_G_Q)        0.418     1.733 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          2.549     4.282    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     4.366 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.581     5.946    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.084     6.030 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.657     6.687    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.295     6.260    
    SLICE_X4Y73          FDRE (Hold_fdre_C_CE)       -0.040     6.220    SERIAL_CONTROLL_0/data_from_serial_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.586ns (10.907%)  route 4.787ns (89.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          LDCE (EnToQ_ldce_G_Q)        0.418     1.733 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          2.549     4.282    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     4.366 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.581     5.946    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.084     6.030 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.657     6.687    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.295     6.260    
    SLICE_X4Y73          FDRE (Hold_fdre_C_CE)       -0.040     6.220    SERIAL_CONTROLL_0/data_from_serial_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.586ns (10.907%)  route 4.787ns (89.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    -0.713    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    -0.629 r  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    -0.095    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -0.018 r  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333     1.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y72          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          LDCE (EnToQ_ldce_G_Q)        0.418     1.733 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          2.549     4.282    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.084     4.366 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          1.581     5.946    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.084     6.030 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.657     6.687    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.982     4.448    clk_uart_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.529 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.437     5.966    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y73          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.295     6.260    
    SLICE_X4Y73          FDRE (Hold_fdre_C_CE)       -0.040     6.220    SERIAL_CONTROLL_0/data_from_serial_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[12]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[12]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X7Y71          LDCE (Recov_ldce_G_CLR)     -0.331    51.192    MEM_CONTROLL_0/addr_o_reg[12]
  -------------------------------------------------------------------
                         required time                         51.192    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 16.982    

Slack (MET) :             16.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[13]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[13]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X7Y71          LDCE (Recov_ldce_G_CLR)     -0.331    51.192    MEM_CONTROLL_0/addr_o_reg[13]
  -------------------------------------------------------------------
                         required time                         51.192    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 16.982    

Slack (MET) :             16.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[14]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X7Y71          LDCE (Recov_ldce_G_CLR)     -0.331    51.192    MEM_CONTROLL_0/addr_o_reg[14]
  -------------------------------------------------------------------
                         required time                         51.192    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 16.982    

Slack (MET) :             16.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[9]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X7Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[9]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X7Y71          LDCE (Recov_ldce_G_CLR)     -0.331    51.192    MEM_CONTROLL_0/addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                         51.192    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 16.982    

Slack (MET) :             17.055ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[4]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[4]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X6Y71          LDCE (Recov_ldce_G_CLR)     -0.258    51.265    MEM_CONTROLL_0/addr_o_reg[4]
  -------------------------------------------------------------------
                         required time                         51.265    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 17.055    

Slack (MET) :             17.055ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[5]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X6Y71          LDCE (Recov_ldce_G_CLR)     -0.258    51.265    MEM_CONTROLL_0/addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                         51.265    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 17.055    

Slack (MET) :             17.055ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[6]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[6]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X6Y71          LDCE (Recov_ldce_G_CLR)     -0.258    51.265    MEM_CONTROLL_0/addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                         51.265    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 17.055    

Slack (MET) :             17.055ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[8]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.253ns  (logic 0.649ns (10.379%)  route 5.604ns (89.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 51.315 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.463    34.210    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.333    51.315    MEM_CONTROLL_0/E[0]
    SLICE_X6Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[8]/G
                         clock pessimism              0.338    51.652    
                         clock uncertainty           -0.130    51.523    
    SLICE_X6Y71          LDCE (Recov_ldce_G_CLR)     -0.258    51.265    MEM_CONTROLL_0/addr_o_reg[8]
  -------------------------------------------------------------------
                         required time                         51.265    
                         arrival time                         -34.210    
  -------------------------------------------------------------------
                         slack                                 17.055    

Slack (MET) :             17.467ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[0]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.849ns  (logic 0.649ns (11.096%)  route 5.200ns (88.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 51.323 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          3.058    33.806    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X2Y66          LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.341    51.323    MEM_CONTROLL_0/E[0]
    SLICE_X2Y66          LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[0]/G
                         clock pessimism              0.338    51.660    
                         clock uncertainty           -0.130    51.531    
    SLICE_X2Y66          LDCE (Recov_ldce_G_CLR)     -0.258    51.273    MEM_CONTROLL_0/sel_o_reg[0]
  -------------------------------------------------------------------
                         required time                         51.273    
                         arrival time                         -33.806    
  -------------------------------------------------------------------
                         slack                                 17.467    

Slack (MET) :             17.669ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[0]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.499ns  (logic 0.649ns (11.803%)  route 4.850ns (88.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 51.248 - 50.000 ) 
    Source Clock Delay      (SCD):    0.821ns = ( 25.821 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.957    25.042    MEM_CONTROLL_0/clk_out1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.105    25.147 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.674    25.821    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X41Y70         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.136    27.957    
    SLICE_X41Y70                                      0.000    27.957 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X41Y70         LDCE (DToQ_ldce_D_Q)         0.544    28.501 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.141    30.642    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.105    30.747 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.708    33.455    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X9Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.540    49.287    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.084    49.371 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.534    49.905    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    49.982 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          1.266    51.248    MEM_CONTROLL_0/E[0]
    SLICE_X9Y71          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[0]/G
                         clock pessimism              0.338    51.585    
                         clock uncertainty           -0.130    51.456    
    SLICE_X9Y71          LDCE (Recov_ldce_G_CLR)     -0.331    51.125    MEM_CONTROLL_0/addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         51.125    
                         arrival time                         -33.455    
  -------------------------------------------------------------------
                         slack                                 17.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[28]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.094ns  (logic 0.071ns (2.295%)  route 3.023ns (97.705%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns = ( 25.596 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.040    26.295    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X8Y73          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.829    25.596    MEM_CONTROLL_0/E[0]
    SLICE_X8Y73          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[28]/G
                         clock pessimism              0.565    26.161    
                         clock uncertainty            0.130    26.290    
    SLICE_X8Y73          LDCE (Remov_ldce_G_CLR)     -0.067    26.223    MEM_CONTROLL_0/addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                        -26.223    
                         arrival time                          26.295    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[4]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.071ns (2.841%)  route 2.428ns (97.159%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        0.906    -0.205    MEM_CONTROLL_0/clk_out1
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.045    -0.160 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__0/O
                         net (fo=32, routed)          0.859     0.699    MEM_CONTROLL_0/data_o_reg[31]_i_3__0_n_11
    SLICE_X2Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.155    -0.465    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.056    -0.409 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.266    -0.142    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X2Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[4]/G
                         clock pessimism              0.565     0.423    
                         clock uncertainty            0.130     0.552    
    SLICE_X2Y65          LDCE (Remov_ldce_G_CLR)     -0.067     0.485    MEM_CONTROLL_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[5]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.071ns (2.841%)  route 2.428ns (97.159%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        0.906    -0.205    MEM_CONTROLL_0/clk_out1
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.045    -0.160 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__0/O
                         net (fo=32, routed)          0.859     0.699    MEM_CONTROLL_0/data_o_reg[31]_i_3__0_n_11
    SLICE_X3Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.155    -0.465    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.056    -0.409 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.266    -0.142    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X3Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[5]/G
                         clock pessimism              0.565     0.423    
                         clock uncertainty            0.130     0.552    
    SLICE_X3Y65          LDCE (Remov_ldce_G_CLR)     -0.092     0.460    MEM_CONTROLL_0/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[27]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.278ns  (logic 0.071ns (2.166%)  route 3.207ns (97.834%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.224    26.478    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[27]/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X5Y72          LDCE (Remov_ldce_G_CLR)     -0.092    26.228    MEM_CONTROLL_0/addr_o_reg[27]
  -------------------------------------------------------------------
                         required time                        -26.228    
                         arrival time                          26.478    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[31]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.278ns  (logic 0.071ns (2.166%)  route 3.207ns (97.834%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.224    26.478    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X5Y72          LDCE (Remov_ldce_G_CLR)     -0.092    26.228    MEM_CONTROLL_0/addr_o_reg[31]
  -------------------------------------------------------------------
                         required time                        -26.228    
                         arrival time                          26.478    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[3]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.278ns  (logic 0.071ns (2.166%)  route 3.207ns (97.834%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.224    26.478    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X5Y72          LDCE (Remov_ldce_G_CLR)     -0.092    26.228    MEM_CONTROLL_0/addr_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -26.228    
                         arrival time                          26.478    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/ce_o_reg/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.278ns  (logic 0.071ns (2.166%)  route 3.207ns (97.834%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.224    26.478    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/ce_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X5Y72          LDCE                                         f  MEM_CONTROLL_0/ce_o_reg/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X5Y72          LDCE (Remov_ldce_G_CLR)     -0.092    26.228    MEM_CONTROLL_0/ce_o_reg
  -------------------------------------------------------------------
                         required time                        -26.228    
                         arrival time                          26.478    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[17]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.281ns  (logic 0.071ns (2.164%)  route 3.210ns (97.836%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.228    26.482    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X4Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X4Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[17]/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X4Y72          LDCE (Remov_ldce_G_CLR)     -0.092    26.228    MEM_CONTROLL_0/addr_o_reg[17]
  -------------------------------------------------------------------
                         required time                        -26.228    
                         arrival time                          26.482    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[18]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.281ns  (logic 0.071ns (2.164%)  route 3.210ns (97.836%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.228    26.482    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X4Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X4Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[18]/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X4Y72          LDCE (Remov_ldce_G_CLR)     -0.092    26.228    MEM_CONTROLL_0/addr_o_reg[18]
  -------------------------------------------------------------------
                         required time                        -26.228    
                         arrival time                          26.482    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[1]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.281ns  (logic 0.071ns (2.164%)  route 3.210ns (97.836%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 25.626 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 23.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.320    25.209    MEM_CONTROLL_0/clk_out1
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.045    25.254 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.228    26.482    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X4Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1066, routed)        1.002    24.382    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.056    24.438 f  MEM_CONTROLL_0/n_1_2346_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300    24.738    n_1_2346_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    24.767 f  n_1_2346_BUFG_inst/O
                         net (fo=38, routed)          0.859    25.626    MEM_CONTROLL_0/E[0]
    SLICE_X4Y72          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/G
                         clock pessimism              0.565    26.191    
                         clock uncertainty            0.130    26.320    
    SLICE_X4Y72          LDCE (Remov_ldce_G_CLR)     -0.092    26.228    MEM_CONTROLL_0/addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                        -26.228    
                         arrival time                          26.482    
  -------------------------------------------------------------------
                         slack                                  0.254    





