TITLE   "LVS Rule File for FreePDK45"

LAYOUT PRIMARY "UART"
LAYOUT PATH "../../pnr/output/UART.gds"
LAYOUT SYSTEM GDSII 

SOURCE PRIMARY "UART"
SOURCE PATH "./spice/UART.sp"
SOURCE SYSTEM SPICE 

MASK SVDB DIRECTORY svdb QUERY

ERC RESULTS DATABASE "erc.rep" ASCII
ERC SUMMARY REPORT "erc_sum.rep"
LVS REPORT lvs.rep
LVS REPORT OPTION N
LVS REPORT MAXIMUM 1000
MASK RESULTS DATABASE maskdb

LVS POWER NAME VDD
LVS GROUND NAME VSS GROUND
LVS REDUCE PARALLEL MOS yes
LVS REDUCE SERIES MOS yes
LVS REDUCE SEMI SERIES MOS yes
LVS FILTER UNUSED MOS no
LVS RECOGNIZE GATES all
LVS COMPONENT TYPE PROPERTY element
LVS COMPONENT SUBTYPE PROPERTY model
LVS IGNORE PORTS no


precision 10000
resolution 250

TEXT LAYER metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
PORT LAYER TEXT  metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10

// TEXT DEPTH PRIMARY
// TEXT LAYER m1text m2text m3text m4text m5text m6text m7text m8text m9text m10text
// PORT LAYER TEXT  m1text m2text m3text m4text m5text m6text m7text m8text m9text m10text
// ATTACH m1text  metal1
// ATTACH m2text  metal2
// ATTACH m3text  metal3
// ATTACH m4text  metal4
// ATTACH m5text  metal5
// ATTACH m6text  metal6
// ATTACH m7text  metal7
// ATTACH m8text  metal8
// ATTACH m9text  metal9
// ATTACH m10text metal10

include /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/runset/calibre/layer.inc

connect metal2  metal1 by via1
connect metal3  metal2 by via2
connect metal4  metal3 by via3
connect metal5  metal4 by via4
connect metal6  metal5 by via5
connect metal7  metal6 by via6
connect metal8  metal7 by via7
connect metal9  metal8 by via8
connect metal10 metal9 by via9

pdif = active and pimplant 
ndif = active and nimplant

ngate1 = poly and ndif
pgate1 = poly and pdif

ngate_dev1 = ngate1 not interact vth
ngate_dev2 = ngate_dev1 not interact vtg 
ngate = ngate_dev2 not interact thkox

pgate_dev1 = pgate1 not interact vth
pgate_dev2 = pgate_dev1 not interact vtg 
pgate = pgate_dev2 not interact thkox

hvtngate_dev1 = ngate1 not interact vtg
hvtngate_dev2 = hvtngate_dev1 not interact thkox
hvtngate = hvtngate_dev2 interact vth

hvtpgate_dev1 = pgate1 not interact vtg
hvtpgate_dev2 = hvtpgate_dev1 not interact thkox
hvtpgate = hvtpgate_dev2 interact vth

vtgngate_dev1 = ngate1 not interact vth
vtgngate_dev2 = vtgngate_dev1 not interact thkox
vtgngate = vtgngate_dev2 interact vtg

vtgpgate_dev1 = pgate1 not interact vth
vtgpgate_dev2 = vtgpgate_dev1 not interact thkox
vtgpgate = vtgpgate_dev2 interact vtg

thkoxngate_dev1 = ngate1 not interact vth
thkoxngate_dev2 = ngate_dev1 not interact vtg
thkoxngate = thkoxngate_dev2 interact thkox

thkoxpgate_dev1 = pgate1 not interact vth
thkoxpgate_dev2 = pgate_dev1 not interact vtg
thkoxpgate = thkoxpgate_dev2 interact thkox

nsrcdrn = ndif not ngate1
psrcdrn = pdif not pgate1

pcont = psrcdrn and pwell

ntapcont = active not interact pimplant
ptapcont = active not interact nimplant 

bulk = extent
nsub = (bulk not pwell) and nwell
ncont = nsrcdrn and nsub

connect metal1 poly psrcdrn nsrcdrn by contact mask
connect psrcdrn pwell by pcont mask
connect nsrcdrn nsub by ncont mask

ncont1= ntapcont and nsub
pcont1= ptapcont and pwell
connect metal1 ncont1 by contact mask
connect metal1 pcont1 by contact mask
connect ncont1 nsub
connect pcont1 pwell

device mp (PMOS_VTL) pgate poly psrcdrn psrcdrn nsub [0]
device mn (NMOS_VTL) ngate poly nsrcdrn nsrcdrn pwell [0]

device mp (PMOS_VTH) hvtpgate poly psrcdrn psrcdrn nsub [0]
device mn (NMOS_VTH) hvtngate poly nsrcdrn nsrcdrn pwell [0]

device mp (PMOS_VTG) vtgpgate poly psrcdrn psrcdrn nsub [0]
device mn (NMOS_VTG) vtgngate poly nsrcdrn nsrcdrn pwell [0]

device mp (PMOS_THKOX) thkoxpgate poly psrcdrn psrcdrn nsub [0]
device mn (NMOS_THKOX) thkoxngate poly nsrcdrn nsrcdrn pwell [1]

VARIABLE trace_delta 4e-9

DMACRO FET_TRACE device_type device_name {
TRACE PROPERTY device_type(device_name) l l trace_delta ABSOLUTE
TRACE PROPERTY device_type(device_name) w w trace_delta ABSOLUTE
}

CMACRO FET_TRACE MN NMOS_VTL 
CMACRO FET_TRACE MP PMOS_VTL

CMACRO FET_TRACE MN NMOS_VTH
CMACRO FET_TRACE MP PMOS_VTH

CMACRO FET_TRACE MN NMOS_VTG
CMACRO FET_TRACE MP PMOS_VTG

CMACRO FET_TRACE MN NMOS_THKOX
CMACRO FET_TRACE MP PMOS_THKOX
