# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1113 \
    name acc_stream_0_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_0_V_V \
    op interface \
    ports { acc_stream_0_V_V_dout { I 30 vector } acc_stream_0_V_V_empty_n { I 1 bit } acc_stream_0_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1114 \
    name acc_stream_1_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_1_V_V \
    op interface \
    ports { acc_stream_1_V_V_dout { I 30 vector } acc_stream_1_V_V_empty_n { I 1 bit } acc_stream_1_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1115 \
    name acc_stream_2_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_2_V_V \
    op interface \
    ports { acc_stream_2_V_V_dout { I 30 vector } acc_stream_2_V_V_empty_n { I 1 bit } acc_stream_2_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1116 \
    name acc_stream_3_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_3_V_V \
    op interface \
    ports { acc_stream_3_V_V_dout { I 30 vector } acc_stream_3_V_V_empty_n { I 1 bit } acc_stream_3_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1117 \
    name acc_stream_4_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_4_V_V \
    op interface \
    ports { acc_stream_4_V_V_dout { I 30 vector } acc_stream_4_V_V_empty_n { I 1 bit } acc_stream_4_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1118 \
    name acc_stream_5_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_5_V_V \
    op interface \
    ports { acc_stream_5_V_V_dout { I 30 vector } acc_stream_5_V_V_empty_n { I 1 bit } acc_stream_5_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1119 \
    name acc_stream_6_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_6_V_V \
    op interface \
    ports { acc_stream_6_V_V_dout { I 30 vector } acc_stream_6_V_V_empty_n { I 1 bit } acc_stream_6_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1120 \
    name acc_stream_7_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_7_V_V \
    op interface \
    ports { acc_stream_7_V_V_dout { I 30 vector } acc_stream_7_V_V_empty_n { I 1 bit } acc_stream_7_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1121 \
    name acc_stream_8_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_8_V_V \
    op interface \
    ports { acc_stream_8_V_V_dout { I 30 vector } acc_stream_8_V_V_empty_n { I 1 bit } acc_stream_8_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1122 \
    name acc_stream_9_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_9_V_V \
    op interface \
    ports { acc_stream_9_V_V_dout { I 30 vector } acc_stream_9_V_V_empty_n { I 1 bit } acc_stream_9_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1123 \
    name acc_stream_10_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_10_V_V \
    op interface \
    ports { acc_stream_10_V_V_dout { I 30 vector } acc_stream_10_V_V_empty_n { I 1 bit } acc_stream_10_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1124 \
    name acc_stream_11_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_11_V_V \
    op interface \
    ports { acc_stream_11_V_V_dout { I 30 vector } acc_stream_11_V_V_empty_n { I 1 bit } acc_stream_11_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1125 \
    name acc_stream_12_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_12_V_V \
    op interface \
    ports { acc_stream_12_V_V_dout { I 30 vector } acc_stream_12_V_V_empty_n { I 1 bit } acc_stream_12_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1126 \
    name acc_stream_13_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_13_V_V \
    op interface \
    ports { acc_stream_13_V_V_dout { I 30 vector } acc_stream_13_V_V_empty_n { I 1 bit } acc_stream_13_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1127 \
    name acc_stream_14_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_14_V_V \
    op interface \
    ports { acc_stream_14_V_V_dout { I 30 vector } acc_stream_14_V_V_empty_n { I 1 bit } acc_stream_14_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1128 \
    name acc_stream_15_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_15_V_V \
    op interface \
    ports { acc_stream_15_V_V_dout { I 30 vector } acc_stream_15_V_V_empty_n { I 1 bit } acc_stream_15_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1129 \
    name acc_stream_16_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_16_V_V \
    op interface \
    ports { acc_stream_16_V_V_dout { I 30 vector } acc_stream_16_V_V_empty_n { I 1 bit } acc_stream_16_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1130 \
    name acc_stream_17_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_17_V_V \
    op interface \
    ports { acc_stream_17_V_V_dout { I 30 vector } acc_stream_17_V_V_empty_n { I 1 bit } acc_stream_17_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1131 \
    name acc_stream_18_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_18_V_V \
    op interface \
    ports { acc_stream_18_V_V_dout { I 30 vector } acc_stream_18_V_V_empty_n { I 1 bit } acc_stream_18_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1132 \
    name acc_stream_19_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_19_V_V \
    op interface \
    ports { acc_stream_19_V_V_dout { I 30 vector } acc_stream_19_V_V_empty_n { I 1 bit } acc_stream_19_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1133 \
    name acc_stream_20_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_20_V_V \
    op interface \
    ports { acc_stream_20_V_V_dout { I 30 vector } acc_stream_20_V_V_empty_n { I 1 bit } acc_stream_20_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1134 \
    name acc_stream_21_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_21_V_V \
    op interface \
    ports { acc_stream_21_V_V_dout { I 30 vector } acc_stream_21_V_V_empty_n { I 1 bit } acc_stream_21_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1135 \
    name acc_stream_22_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_22_V_V \
    op interface \
    ports { acc_stream_22_V_V_dout { I 30 vector } acc_stream_22_V_V_empty_n { I 1 bit } acc_stream_22_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1136 \
    name acc_stream_23_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_23_V_V \
    op interface \
    ports { acc_stream_23_V_V_dout { I 30 vector } acc_stream_23_V_V_empty_n { I 1 bit } acc_stream_23_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1137 \
    name acc_stream_24_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_stream_24_V_V \
    op interface \
    ports { acc_stream_24_V_V_dout { I 30 vector } acc_stream_24_V_V_empty_n { I 1 bit } acc_stream_24_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1138 \
    name out_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V \
    op interface \
    ports { out_V_V_din { O 30 vector } out_V_V_full_n { I 1 bit } out_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


