Analysis & Synthesis report for Data_Extraction_System
Fri Mar 08 21:10:34 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |FIFObuffer|state
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |FIFObuffer
 16. Parameter Settings for Inferred Entity Instance: altsyncram:datArray_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 08 21:10:34 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Data_Extraction_System                      ;
; Top-level Entity Name              ; FIFObuffer                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 68                                          ;
;     Total combinational functions  ; 51                                          ;
;     Dedicated logic registers      ; 36                                          ;
; Total registers                    ; 36                                          ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 144                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Option                                                                     ; Setting            ; Default Value          ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Device                                                                     ; EP4CE22F17C6       ;                        ;
; Top-level entity name                                                      ; FIFObuffer         ; Data_Extraction_System ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V              ;
; Use smart compilation                                                      ; Off                ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                                ; Off                ; Off                    ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                    ;
; Preserve fewer node names                                                  ; On                 ; On                     ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto               ; Auto                   ;
; Safe State Machine                                                         ; Off                ; Off                    ;
; Extract Verilog State Machines                                             ; On                 ; On                     ;
; Extract VHDL State Machines                                                ; On                 ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                     ;
; Parallel Synthesis                                                         ; On                 ; On                     ;
; DSP Block Balancing                                                        ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                 ; On                     ;
; Power-Up Don't Care                                                        ; On                 ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                    ;
; Remove Duplicate Registers                                                 ; On                 ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                    ;
; Optimization Technique                                                     ; Balanced           ; Balanced               ;
; Carry Chain Length                                                         ; 70                 ; 70                     ;
; Auto Carry Chains                                                          ; On                 ; On                     ;
; Auto Open-Drain Pins                                                       ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                    ;
; Auto ROM Replacement                                                       ; On                 ; On                     ;
; Auto RAM Replacement                                                       ; On                 ; On                     ;
; Auto DSP Block Replacement                                                 ; On                 ; On                     ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                 ; On                     ;
; Strict RAM Replacement                                                     ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                    ;
; Auto Resource Sharing                                                      ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                 ; On                     ;
; Report Parameter Settings                                                  ; On                 ; On                     ;
; Report Source Assignments                                                  ; On                 ; On                     ;
; Report Connectivity Checks                                                 ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                      ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation     ;
; HDL message level                                                          ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                    ;
; Clock MUX Protection                                                       ; On                 ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                    ;
; Block Design Naming                                                        ; Auto               ; Auto                   ;
; SDC constraint protection                                                  ; Off                ; Off                    ;
; Synthesis Effort                                                           ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                     ;
+----------------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; FIFObuffer.vhd                   ; yes             ; User VHDL File               ; C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_ccc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/db/altsyncram_ccc1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 68        ;
;                                             ;           ;
; Total combinational functions               ; 51        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 18        ;
;     -- 3 input functions                    ; 24        ;
;     -- <=2 input functions                  ; 9         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 51        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 36        ;
;     -- Dedicated logic registers            ; 36        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
; Total memory bits                           ; 144       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 48        ;
; Total fan-out                               ; 421       ;
; Average fan-out                             ; 2.46      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; |FIFObuffer                            ; 51 (51)             ; 36 (36)                   ; 144         ; 0            ; 0       ; 0         ; 36   ; 0            ; |FIFObuffer                                                          ; FIFObuffer      ; work         ;
;    |altsyncram:datArray_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIFObuffer|altsyncram:datArray_rtl_0                                ; altsyncram      ; work         ;
;       |altsyncram_ccc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIFObuffer|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated ; altsyncram_ccc1 ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                        ;
+---------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12           ; 12           ; 12           ; 12           ; 144  ; None ;
+---------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |FIFObuffer|state                   ;
+-------------+------------+-------------+------------+
; Name        ; state.SEND ; state.STORE ; state.IDLE ;
+-------------+------------+-------------+------------+
; state.IDLE  ; 0          ; 0           ; 0          ;
; state.STORE ; 0          ; 1           ; 1          ;
; state.SEND  ; 1          ; 0           ; 1          ;
+-------------+------------+-------------+------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; empty$latch                                        ; empty               ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+---------------------------+----------------+
; Register Name             ; RAM Name       ;
+---------------------------+----------------+
; datArray_rtl_0_bypass[0]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[1]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[2]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[3]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[4]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[5]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[6]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[7]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[8]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[9]  ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[10] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[11] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[12] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[13] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[14] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[15] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[16] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[17] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[18] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[19] ; datArray_rtl_0 ;
; datArray_rtl_0_bypass[20] ; datArray_rtl_0 ;
+---------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FIFObuffer|FS[0]          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FIFObuffer|NS[0]          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FIFObuffer|state          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |FIFObuffer|Selector28     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FIFObuffer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; Array_Size     ; 12    ; Signed Integer                                    ;
; dw             ; 16    ; Signed Integer                                    ;
; noIMU          ; 000   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:datArray_rtl_0 ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 12                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 12                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 12                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 12                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ccc1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                      ;
+-------------------------------------------+---------------------------+
; Name                                      ; Value                     ;
+-------------------------------------------+---------------------------+
; Number of entity instances                ; 1                         ;
; Entity Instance                           ; altsyncram:datArray_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                 ;
;     -- WIDTH_A                            ; 12                        ;
;     -- NUMWORDS_A                         ; 12                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED              ;
;     -- WIDTH_B                            ; 12                        ;
;     -- NUMWORDS_B                         ; 12                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ;
+-------------------------------------------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 36                          ;
;     ENA               ; 8                           ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 52                          ;
;     normal            ; 52                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 18                          ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Mar 08 21:10:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Extraction_System -c Data_Extraction_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file data_extraction_system.vhd
    Info (12022): Found design unit 1: Data_Extraction_System3-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.vhd Line: 48
    Info (12023): Found entity 1: Data_Extraction_System3 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.vhd Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file data_extraction_system.bdf
    Info (12023): Found entity 1: Data_Extraction_System
Info (12021): Found 2 design units, including 1 entities, in source file data_extraction_controller.vhd
    Info (12022): Found design unit 1: Data_Extraction_Controller-Data_Extraction_Controller File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd Line: 30
    Info (12023): Found entity 1: Data_Extraction_Controller File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file addressblock.vhd
    Info (12022): Found design unit 1: addressBlock-addressBlock File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd Line: 33
    Info (12023): Found entity 1: addressBlock File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file genpulse.vhd
    Info (12022): Found design unit 1: genPulse-genPulse File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd Line: 22
    Info (12023): Found entity 1: genPulse File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file spi_master1.vhd
    Info (12022): Found design unit 1: spi_master1-spi_master1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd Line: 28
    Info (12023): Found entity 1: spi_master1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file xdomain_s2f.vhd
    Info (12022): Found design unit 1: xDomain_s2f-xDomain_s2f File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd Line: 23
    Info (12023): Found entity 1: xDomain_s2f File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fifobuffer.vhd
    Info (12022): Found design unit 1: FIFObuffer-FIFObuffer File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 28
    Info (12023): Found entity 1: FIFObuffer File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file accesscontrol.vhd
    Info (12022): Found design unit 1: accessControl-accessControl File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd Line: 32
    Info (12023): Found entity 1: accessControl File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider.vhd
    Info (12022): Found design unit 1: CLK_DIVIDER-CLK_DIVIDER_V1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd Line: 26
    Info (12023): Found entity 1: CLK_DIVIDER File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file des_test.bdf
    Info (12023): Found entity 1: DES_TEST
Info (12021): Found 2 design units, including 1 entities, in source file tst.vhd
    Info (12022): Found design unit 1: tst-tst File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd Line: 22
    Info (12023): Found entity 1: tst File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file desrx.vhd
    Info (12022): Found design unit 1: DESrx-DESrx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd Line: 27
    Info (12023): Found entity 1: DESrx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file destx.vhd
    Info (12022): Found design unit 1: DEStx-DEStx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd Line: 25
    Info (12023): Found entity 1: DEStx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file readmpu.bdf
    Info (12023): Found entity 1: ReadMPU
Info (12021): Found 2 design units, including 1 entities, in source file readmpu1.vhd
    Info (12022): Found design unit 1: ReadMPU1-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd Line: 35
    Info (12023): Found entity 1: ReadMPU1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file pulser.vhd
    Info (12022): Found design unit 1: pulser-pulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd Line: 21
    Info (12023): Found entity 1: pulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file readmpu2.vhd
    Info (12022): Found design unit 1: ReadMPU2-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd Line: 32
    Info (12023): Found entity 1: ReadMPU2 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file senddata.bdf
    Info (12023): Found entity 1: SendData
Info (12021): Found 2 design units, including 1 entities, in source file senddata1.vhd
    Info (12022): Found design unit 1: SendData1-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd Line: 32
    Info (12023): Found entity 1: SendData1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file spipulse.bdf
    Info (12023): Found entity 1: SPIpulse
Info (12021): Found 2 design units, including 1 entities, in source file spipulser.vhd
    Info (12022): Found design unit 1: SPIpulser-SPIpulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulser.vhd Line: 21
    Info (12023): Found entity 1: SPIpulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulser.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file spipulse1.vhd
    Info (12022): Found design unit 1: SPIpulse1-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulse1.vhd Line: 36
    Info (12023): Found entity 1: SPIpulse1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulse1.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file genval.vhd
    Info (12022): Found design unit 1: genVal-genVal File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genVal.vhd Line: 20
    Info (12023): Found entity 1: genVal File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genVal.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file systemtest.bdf
    Info (12023): Found entity 1: SystemTest
Info (12021): Found 2 design units, including 1 entities, in source file systemtestx.vhd
    Info (12022): Found design unit 1: SystemTestx-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SystemTestx.vhd Line: 34
    Info (12023): Found entity 1: SystemTestx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SystemTestx.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file delayonce.vhd
    Info (12022): Found design unit 1: delayOnce-delayOnce File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/delayOnce.vhd Line: 20
    Info (12023): Found entity 1: delayOnce File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/delayOnce.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file imu_extraction_block.bdf
    Info (12023): Found entity 1: IMU_Extraction_Block
Info (12021): Found 2 design units, including 1 entities, in source file imu_config_block.vhd
    Info (12022): Found design unit 1: IMU_Config_Block-IMU_Config_Block File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Config_Block.vhd Line: 40
    Info (12023): Found entity 1: IMU_Config_Block File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Config_Block.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file config_imu.bdf
    Info (12023): Found entity 1: CONFIG_IMU
Info (12021): Found 2 design units, including 1 entities, in source file config_control.vhd
    Info (12022): Found design unit 1: CONFIG_CONTROL-CONFIG_CONTROL File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CONFIG_CONTROL.vhd Line: 24
    Info (12023): Found entity 1: CONFIG_CONTROL File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CONFIG_CONTROL.vhd Line: 8
Info (12127): Elaborating entity "FIFObuffer" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(119): signal "NS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 119
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(121): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 121
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(124): signal "datArray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 124
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(124): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 124
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(126): signal "NS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 126
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(128): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 128
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(131): signal "datArray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 131
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(131): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 131
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(133): signal "NS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 133
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(135): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 135
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(138): signal "datArray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 138
Warning (10492): VHDL Process Statement warning at FIFObuffer.vhd(138): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 138
Warning (10631): VHDL Process Statement warning at FIFObuffer.vhd(115): inferring latch(es) for signal or variable "empty", which holds its previous value in one or more paths through the process File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 115
Info (10041): Inferred latch for "empty" at FIFObuffer.vhd(115) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 115
Warning (276020): Inferred RAM node "datArray_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datArray_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 12
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 12
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "altsyncram:datArray_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:datArray_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "12"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ccc1.tdf
    Info (12023): Found entity 1: altsyncram_ccc1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/db/altsyncram_ccc1.tdf Line: 28
Warning (13012): Latch empty$latch has unsafe behavior File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal NS[0] File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 39
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dataOut[10]" is stuck at GND File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 22
    Warning (13410): Pin "dataOut[13]" is stuck at GND File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 22
    Warning (13410): Pin "dataOut[14]" is stuck at GND File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 22
    Warning (13410): Pin "dataOut[15]" is stuck at GND File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dataIn[8]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
    Warning (15610): No output dependent on input pin "dataIn[9]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
    Warning (15610): No output dependent on input pin "dataIn[10]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
    Warning (15610): No output dependent on input pin "dataIn[11]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
    Warning (15610): No output dependent on input pin "dataIn[12]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
    Warning (15610): No output dependent on input pin "dataIn[13]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
    Warning (15610): No output dependent on input pin "dataIn[14]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
    Warning (15610): No output dependent on input pin "dataIn[15]" File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 20
Info (21057): Implemented 123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 75 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Fri Mar 08 21:10:34 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


