

================================================================
== Vitis HLS Report for 'fir_n11_strm'
================================================================
* Date:           Sat Sep 30 01:45:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        axi_stream_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112  |fir_n11_strm_Pipeline_XFER_LOOP  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      42|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    33|     916|    1005|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|      36|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    33|     952|    1082|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|  154|  180|    0|
    |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112  |fir_n11_strm_Pipeline_XFER_LOOP  |        0|  33|  762|  825|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|  33|  916| 1005|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ret_V_fu_171_p2                                                |         +|   0|  0|  40|          33|           2|
    |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112_pstrmOutput_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                          |          |   0|  0|  42|          34|           3|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  26|          5|    1|          5|
    |pstrmInput_TREADY_int_regslice  |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  35|          7|    2|          7|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_187                                              |  31|   0|   31|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  36|   0|   36|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|         array|
|s_axi_control_AWADDR   |   in|    7|       s_axi|               control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|         array|
|s_axi_control_ARADDR   |   in|    7|       s_axi|               control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          fir_n11_strm|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          fir_n11_strm|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          fir_n11_strm|  return value|
|pstrmInput_TDATA       |   in|   32|        axis|   pstrmInput_V_data_V|       pointer|
|pstrmInput_TVALID      |   in|    1|        axis|   pstrmInput_V_dest_V|       pointer|
|pstrmInput_TREADY      |  out|    1|        axis|   pstrmInput_V_dest_V|       pointer|
|pstrmInput_TDEST       |   in|    1|        axis|   pstrmInput_V_dest_V|       pointer|
|pstrmInput_TKEEP       |   in|    4|        axis|   pstrmInput_V_keep_V|       pointer|
|pstrmInput_TSTRB       |   in|    4|        axis|   pstrmInput_V_strb_V|       pointer|
|pstrmInput_TUSER       |   in|    1|        axis|   pstrmInput_V_user_V|       pointer|
|pstrmInput_TLAST       |   in|    1|        axis|   pstrmInput_V_last_V|       pointer|
|pstrmInput_TID         |   in|    1|        axis|     pstrmInput_V_id_V|       pointer|
|pstrmOutput_TDATA      |  out|   32|        axis|  pstrmOutput_V_data_V|       pointer|
|pstrmOutput_TVALID     |  out|    1|        axis|  pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TREADY     |   in|    1|        axis|  pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TDEST      |  out|    1|        axis|  pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TKEEP      |  out|    4|        axis|  pstrmOutput_V_keep_V|       pointer|
|pstrmOutput_TSTRB      |  out|    4|        axis|  pstrmOutput_V_strb_V|       pointer|
|pstrmOutput_TUSER      |  out|    1|        axis|  pstrmOutput_V_user_V|       pointer|
|pstrmOutput_TLAST      |  out|    1|        axis|  pstrmOutput_V_last_V|       pointer|
|pstrmOutput_TID        |  out|    1|        axis|    pstrmOutput_V_id_V|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%regXferLeng_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %regXferLeng" [hls_FIRN11Stream/FIR.cpp:4]   --->   Operation 5 'read' 'regXferLeng_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i32 %regXferLeng_read"   --->   Operation 6 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.01ns)   --->   "%ret_V = add i33 %zext_ln1541, i33 3"   --->   Operation 7 'add' 'ret_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i33.i32.i32, i33 %ret_V, i32 2, i32 32" [hls_FIRN11Stream/FIR.cpp:20]   --->   Operation 8 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.99ns)   --->   "%call_ln20 = call void @fir_n11_strm_Pipeline_XFER_LOOP, i32 %an32Coef, i31 %tmp, i32 %pstrmInput_V_data_V, i4 %pstrmInput_V_keep_V, i4 %pstrmInput_V_strb_V, i1 %pstrmInput_V_user_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_dest_V, i32 %pstrmOutput_V_data_V, i4 %pstrmOutput_V_keep_V, i4 %pstrmOutput_V_strb_V, i1 %pstrmOutput_V_user_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_dest_V, i32 %an32ShiftReg_9, i32 %an32ShiftReg_8, i32 %an32ShiftReg_7, i32 %an32ShiftReg_6, i32 %an32ShiftReg_5, i32 %an32ShiftReg_4, i32 %an32ShiftReg_3, i32 %an32ShiftReg_2, i32 %an32ShiftReg_1, i32 %an32ShiftReg_0" [hls_FIRN11Stream/FIR.cpp:20]   --->   Operation 10 'call' 'call_ln20' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 11 [1/2] (6.29ns)   --->   "%call_ln20 = call void @fir_n11_strm_Pipeline_XFER_LOOP, i32 %an32Coef, i31 %tmp, i32 %pstrmInput_V_data_V, i4 %pstrmInput_V_keep_V, i4 %pstrmInput_V_strb_V, i1 %pstrmInput_V_user_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_dest_V, i32 %pstrmOutput_V_data_V, i4 %pstrmOutput_V_keep_V, i4 %pstrmOutput_V_strb_V, i1 %pstrmOutput_V_user_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_dest_V, i32 %an32ShiftReg_9, i32 %an32ShiftReg_8, i32 %an32ShiftReg_7, i32 %an32ShiftReg_6, i32 %an32ShiftReg_5, i32 %an32ShiftReg_4, i32 %an32ShiftReg_3, i32 %an32ShiftReg_2, i32 %an32ShiftReg_1, i32 %an32ShiftReg_0" [hls_FIRN11Stream/FIR.cpp:20]   --->   Operation 11 'call' 'call_ln20' <Predicate = true> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [hls_FIRN11Stream/FIR.cpp:4]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pstrmInput_V_data_V, i4 %pstrmInput_V_keep_V, i4 %pstrmInput_V_strb_V, i1 %pstrmInput_V_user_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pstrmInput_V_data_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pstrmInput_V_keep_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pstrmInput_V_strb_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmInput_V_user_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmInput_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmInput_V_id_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmInput_V_dest_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pstrmOutput_V_data_V, i4 %pstrmOutput_V_keep_V, i4 %pstrmOutput_V_strb_V, i1 %pstrmOutput_V_user_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pstrmOutput_V_data_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pstrmOutput_V_keep_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pstrmOutput_V_strb_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmOutput_V_user_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmOutput_V_last_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmOutput_V_id_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pstrmOutput_V_dest_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_9, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %an32Coef, i64 666, i64 207, i64 1"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %an32Coef"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regXferLeng"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regXferLeng, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regXferLeng, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [hls_FIRN11Stream/FIR.cpp:43]   --->   Operation 37 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pstrmInput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ an32Coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ regXferLeng]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
regXferLeng_read  (read         ) [ 00000]
zext_ln1541       (zext         ) [ 00000]
ret_V             (add          ) [ 00000]
tmp               (partselect   ) [ 00110]
empty             (wait         ) [ 00000]
call_ln20         (call         ) [ 00000]
spectopmodule_ln4 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
ret_ln43          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pstrmInput_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pstrmInput_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pstrmInput_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pstrmInput_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pstrmInput_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pstrmInput_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pstrmInput_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pstrmOutput_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pstrmOutput_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pstrmOutput_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pstrmOutput_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pstrmOutput_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pstrmOutput_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pstrmOutput_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="an32Coef">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regXferLeng">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regXferLeng"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_n11_strm_Pipeline_XFER_LOOP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="regXferLeng_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regXferLeng_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="31" slack="1"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="4" slack="0"/>
<pin id="118" dir="0" index="5" bw="4" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="0" index="8" bw="1" slack="0"/>
<pin id="122" dir="0" index="9" bw="1" slack="0"/>
<pin id="123" dir="0" index="10" bw="32" slack="0"/>
<pin id="124" dir="0" index="11" bw="4" slack="0"/>
<pin id="125" dir="0" index="12" bw="4" slack="0"/>
<pin id="126" dir="0" index="13" bw="1" slack="0"/>
<pin id="127" dir="0" index="14" bw="1" slack="0"/>
<pin id="128" dir="0" index="15" bw="1" slack="0"/>
<pin id="129" dir="0" index="16" bw="1" slack="0"/>
<pin id="130" dir="0" index="17" bw="32" slack="0"/>
<pin id="131" dir="0" index="18" bw="32" slack="0"/>
<pin id="132" dir="0" index="19" bw="32" slack="0"/>
<pin id="133" dir="0" index="20" bw="32" slack="0"/>
<pin id="134" dir="0" index="21" bw="32" slack="0"/>
<pin id="135" dir="0" index="22" bw="32" slack="0"/>
<pin id="136" dir="0" index="23" bw="32" slack="0"/>
<pin id="137" dir="0" index="24" bw="32" slack="0"/>
<pin id="138" dir="0" index="25" bw="32" slack="0"/>
<pin id="139" dir="0" index="26" bw="32" slack="0"/>
<pin id="140" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln1541_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ret_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="0" index="1" bw="33" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="0" index="3" bw="7" slack="0"/>
<pin id="182" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="1"/>
<pin id="189" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="112" pin=12"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="112" pin=14"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="112" pin=15"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="112" pin=16"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="112" pin=17"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="112" pin=18"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="112" pin=19"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="112" pin=20"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="112" pin=21"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="112" pin=22"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="112" pin=23"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="112" pin=24"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="112" pin=25"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="112" pin=26"/></net>

<net id="170"><net_src comp="106" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pstrmOutput_V_data_V | {2 3 }
	Port: pstrmOutput_V_keep_V | {2 3 }
	Port: pstrmOutput_V_strb_V | {2 3 }
	Port: pstrmOutput_V_user_V | {2 3 }
	Port: pstrmOutput_V_last_V | {2 3 }
	Port: pstrmOutput_V_id_V | {2 3 }
	Port: pstrmOutput_V_dest_V | {2 3 }
	Port: an32ShiftReg_9 | {2 3 }
	Port: an32ShiftReg_8 | {2 3 }
	Port: an32ShiftReg_7 | {2 3 }
	Port: an32ShiftReg_6 | {2 3 }
	Port: an32ShiftReg_5 | {2 3 }
	Port: an32ShiftReg_4 | {2 3 }
	Port: an32ShiftReg_3 | {2 3 }
	Port: an32ShiftReg_2 | {2 3 }
	Port: an32ShiftReg_1 | {2 3 }
	Port: an32ShiftReg_0 | {2 3 }
 - Input state : 
	Port: fir_n11_strm : pstrmInput_V_data_V | {2 3 }
	Port: fir_n11_strm : pstrmInput_V_keep_V | {2 3 }
	Port: fir_n11_strm : pstrmInput_V_strb_V | {2 3 }
	Port: fir_n11_strm : pstrmInput_V_user_V | {2 3 }
	Port: fir_n11_strm : pstrmInput_V_last_V | {2 3 }
	Port: fir_n11_strm : pstrmInput_V_id_V | {2 3 }
	Port: fir_n11_strm : pstrmInput_V_dest_V | {2 3 }
	Port: fir_n11_strm : an32Coef | {2 3 }
	Port: fir_n11_strm : regXferLeng | {1 }
	Port: fir_n11_strm : an32ShiftReg_9 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_8 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_7 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_6 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_5 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_4 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_3 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_2 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_1 | {2 3 }
	Port: fir_n11_strm : an32ShiftReg_0 | {2 3 }
  - Chain level:
	State 1
		ret_V : 1
		tmp : 2
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112 |    33   |  0.7937 |   471   |   722   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |                ret_V_fu_171                |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   read   |        regXferLeng_read_read_fu_106        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   zext   |             zext_ln1541_fu_167             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|partselect|                 tmp_fu_177                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    33   |  0.7937 |   471   |   761   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|tmp_reg_187|   31   |
+-----------+--------+
|   Total   |   31   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    0   |   471  |   761  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   31   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    0   |   502  |   761  |
+-----------+--------+--------+--------+--------+
