{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752675896021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752675896022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 19:54:55 2025 " "Processing started: Wed Jul 16 19:54:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752675896022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752675896022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Day19 -c Day19 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Day19 -c Day19" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752675896022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752675896379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752675896379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/100days/day12/mux2_1.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga/18.1/100days/day12/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../Day12/mux2_1.v" "" { Text "C:/intelFPGA/18.1/100Days/Day12/mux2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752675903615 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_tb " "Found entity 2: mux2_1_tb" {  } { { "../Day12/mux2_1.v" "" { Text "C:/intelFPGA/18.1/100Days/Day12/mux2_1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752675903615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752675903615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_1using2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5_1using2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5_1using2_1 " "Found entity 1: Mux5_1using2_1" {  } { { "Mux5_1using2_1.v" "" { Text "C:/intelFPGA/18.1/100Days/Day19/Mux5_1using2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752675903617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752675903617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux5_1using2_1 " "Elaborating entity \"Mux5_1using2_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752675903643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:M1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:M1\"" {  } { { "Mux5_1using2_1.v" "M1" { Text "C:/intelFPGA/18.1/100Days/Day19/Mux5_1using2_1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752675903655 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s M4 " "Port \"s\" does not exist in macrofunction \"M4\"" {  } { { "Mux5_1using2_1.v" "M4" { Text "C:/intelFPGA/18.1/100Days/Day19/Mux5_1using2_1.v" 10 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752675903666 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s M3 " "Port \"s\" does not exist in macrofunction \"M3\"" {  } { { "Mux5_1using2_1.v" "M3" { Text "C:/intelFPGA/18.1/100Days/Day19/Mux5_1using2_1.v" 9 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752675903666 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s M2 " "Port \"s\" does not exist in macrofunction \"M2\"" {  } { { "Mux5_1using2_1.v" "M2" { Text "C:/intelFPGA/18.1/100Days/Day19/Mux5_1using2_1.v" 8 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752675903666 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s M1 " "Port \"s\" does not exist in macrofunction \"M1\"" {  } { { "Mux5_1using2_1.v" "M1" { Text "C:/intelFPGA/18.1/100Days/Day19/Mux5_1using2_1.v" 7 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752675903666 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752675903670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752675903710 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 16 19:55:03 2025 " "Processing ended: Wed Jul 16 19:55:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752675903710 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752675903710 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752675903710 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752675903710 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752675904359 ""}
