// Seed: 3450569746
module module_0 (
    output wand id_0,
    input uwire id_1,
    output wand id_2
    , id_9,
    input uwire id_3,
    input tri id_4
    , id_10,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7
);
  wire id_11;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output uwire id_2
    , id_38,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri id_8,
    input wire id_9,
    output tri id_10,
    output tri0 id_11,
    output wand id_12,
    input logic id_13,
    input tri0 id_14,
    input tri1 id_15,
    output uwire id_16,
    input logic id_17,
    output wire id_18
    , id_39,
    input uwire id_19,
    output uwire id_20,
    output wor id_21,
    output tri0 id_22,
    input wor id_23,
    input uwire id_24,
    output tri1 id_25
    , id_40,
    output wor id_26,
    input supply0 id_27,
    input wand id_28,
    output tri0 id_29,
    input wor id_30,
    input tri0 id_31,
    input uwire id_32,
    input tri id_33,
    output tri0 id_34,
    input wand id_35,
    inout wire id_36
);
  assign id_22 = 1;
  always @(negedge id_3 or posedge {((1)), 1}) {id_17, 1} <= id_13;
  assign id_36 = 1;
  assign id_18 = 1'b0;
  assign id_12 = 1;
  module_0(
      id_34, id_14, id_21, id_35, id_4, id_19, id_1, id_4
  );
endmodule
