

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Fri Jan 26 21:45:31 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3202|  3202|  3202|  3202|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  3200|  3200|         3|          2|          1|  1600|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    721|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    186|    -|
|Register         |        -|      -|     118|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     250|   1385|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32nmb6_U133  |cnn_fcmp_32ns_32nmb6  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32nmb6_U134  |cnn_fcmp_32ns_32nmb6  |        0|      0|  66|  239|    0|
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                      |                      |        0|      0| 132|  478|    0|
    +---------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_455_p2     |     *    |      0|  0|  13|           4|           4|
    |mul_ln28_fu_346_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln12_fu_438_p2       |     +    |      0|  0|  15|           1|           6|
    |add_ln28_1_fu_392_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln28_2_fu_461_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln28_3_fu_474_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln28_4_fu_413_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln28_5_fu_427_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln28_6_fu_535_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln28_7_fu_548_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln28_fu_378_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln35_1_fu_865_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln35_2_fu_879_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_672_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln9_fu_226_p2        |     +    |      0|  0|  13|          11|           1|
    |c_fu_650_p2              |     +    |      0|  0|  12|           1|           3|
    |f_fu_232_p2              |     +    |      0|  0|  15|           1|           7|
    |r_fu_298_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln28_1_fu_630_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_636_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_749_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_755_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_841_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_847_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_292_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_520_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_238_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln15_fu_286_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln28_10_fu_805_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_811_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_823_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_829_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_508_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_594_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_600_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_612_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_618_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_713_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_719_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_731_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_737_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_502_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_220_p2       |   icmp   |      0|  0|  13|          11|          10|
    |or_ln12_fu_304_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln25_1_fu_352_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln25_fu_214_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln26_fu_403_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln28_1_fu_606_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_624_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_725_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_743_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_817_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_835_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_514_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln12_1_fu_326_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln12_2_fu_334_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln12_3_fu_358_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln12_4_fu_444_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln12_fu_310_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln28_1_fu_642_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_761_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_244_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln28_5_fu_252_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln28_6_fu_264_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_7_fu_272_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_fu_526_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_280_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 721|         415|         353|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_188_p4               |   9|          2|    3|          6|
    |ap_phi_mux_f_0_phi_fu_155_p4               |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten23_phi_fu_144_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_166_p4    |   9|          2|    6|         12|
    |ap_phi_mux_r_0_phi_fu_177_p4               |   9|          2|    3|          6|
    |c_0_reg_184                                |   9|          2|    3|          6|
    |conv_2_out_address0                        |  15|          3|   13|         39|
    |conv_2_out_address1                        |  15|          3|   13|         39|
    |f_0_reg_151                                |   9|          2|    7|         14|
    |grp_fu_195_p1                              |  15|          3|   32|         96|
    |grp_fu_201_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_140                   |   9|          2|   11|         22|
    |indvar_flatten_reg_162                     |   9|          2|    6|         12|
    |r_0_reg_173                                |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 186|         39|  152|        397|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln9_reg_894           |  11|   0|   11|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_184               |   3|   0|    3|          0|
    |c_reg_971                 |   3|   0|    3|          0|
    |f_0_reg_151               |   7|   0|    7|          0|
    |icmp_ln9_reg_890          |   1|   0|    1|          0|
    |indvar_flatten23_reg_140  |  11|   0|   11|          0|
    |indvar_flatten_reg_162    |   6|   0|    6|          0|
    |r_0_reg_173               |   3|   0|    3|          0|
    |select_ln12_1_reg_917     |   3|   0|    3|          0|
    |select_ln12_3_reg_924     |   3|   0|    4|          1|
    |select_ln12_4_reg_949     |   6|   0|    6|          0|
    |select_ln12_reg_911       |   3|   0|    3|          0|
    |select_ln28_1_reg_964     |  32|   0|   32|          0|
    |select_ln28_5_reg_899     |   7|   0|    7|          0|
    |zext_ln28_1_reg_905       |   7|   0|   14|          7|
    |zext_ln28_4_reg_929       |   3|   0|    8|          5|
    |zext_ln28_7_reg_939       |   3|   0|    8|          5|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 118|   0|  136|         18|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|max_pool_out_address0  | out |   11|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_2_out_address0    | out |   13|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce0         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q0          |  in |   32|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_address1    | out |   13|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce1         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q1          |  in |   32|  ap_memory |  conv_2_out  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

