# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../de1-projekt-6.srcs/sources_1/new/char_7seg.vhd" \
"../../../../de1-projekt-6.srcs/sources_1/new/clock_enable.vhd" \
"../../../../de1-projekt-6.srcs/sources_1/new/cnt_up_down.vhd" \
"../../../../de1-projekt-6.srcs/sources_1/new/driver_7seg_8digits.vhd" \
"../../../../de1-projekt-6.srcs/sim_1/new/tb_driver_7seg_8digits.vhd" \

# Do not sort compile order
nosort
