# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_project.srcs/sources_1/new/ALU.vhd" \
"../../../../Final_project.srcs/sim_1/new/Final_project_TB.vhd" \

# Do not sort compile order
nosort
