{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657063875687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657063875688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  5 20:31:15 2022 " "Processing started: Tue Jul  5 20:31:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657063875688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657063875688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_pong -c top_pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_pong -c top_pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657063875688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657063875893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657063875894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_pong.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_pong.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_pong " "Found entity 1: top_pong" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657063886672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657063886672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_score.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_score " "Found entity 1: simple_score" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657063886685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657063886685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_480p.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_480p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_480p " "Found entity 1: simple_480p" {  } { { "simple_480p.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_480p.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657063886687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657063886687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_pong " "Elaborating entity \"top_pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657063886753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(109) " "Verilog HDL assignment warning at top_pong.sv(109): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886757 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(113) " "Verilog HDL assignment warning at top_pong.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886758 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(115) " "Verilog HDL assignment warning at top_pong.sv(115): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886758 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(121) " "Verilog HDL assignment warning at top_pong.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886758 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(129) " "Verilog HDL assignment warning at top_pong.sv(129): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886759 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(133) " "Verilog HDL assignment warning at top_pong.sv(133): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886759 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(136) " "Verilog HDL assignment warning at top_pong.sv(136): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886759 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(142) " "Verilog HDL assignment warning at top_pong.sv(142): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886759 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(158) " "Verilog HDL assignment warning at top_pong.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886760 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(159) " "Verilog HDL assignment warning at top_pong.sv(159): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886760 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(163) " "Verilog HDL assignment warning at top_pong.sv(163): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886760 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(164) " "Verilog HDL assignment warning at top_pong.sv(164): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886760 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(173) " "Verilog HDL assignment warning at top_pong.sv(173): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886760 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_pong.sv(174) " "Verilog HDL assignment warning at top_pong.sv(174): truncated value with size 32 to match size of target (4)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886760 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_pong.sv(180) " "Verilog HDL assignment warning at top_pong.sv(180): truncated value with size 32 to match size of target (4)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886761 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_pong.sv(195) " "Verilog HDL assignment warning at top_pong.sv(195): truncated value with size 32 to match size of target (4)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886761 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(197) " "Verilog HDL assignment warning at top_pong.sv(197): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886761 "|top_pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_pong.sv(198) " "Verilog HDL assignment warning at top_pong.sv(198): truncated value with size 32 to match size of target (10)" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886761 "|top_pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_480p simple_480p:display_inst " "Elaborating entity \"simple_480p\" for hierarchy \"simple_480p:display_inst\"" {  } { { "top_pong.sv" "display_inst" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657063886794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_480p.sv(36) " "Verilog HDL assignment warning at simple_480p.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "simple_480p.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_480p.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886795 "|top_pong|simple_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_480p.sv(38) " "Verilog HDL assignment warning at simple_480p.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "simple_480p.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_480p.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886795 "|top_pong|simple_480p:display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_score simple_score:simple_score_inst " "Elaborating entity \"simple_score\" for hierarchy \"simple_score:simple_score_inst\"" {  } { { "top_pong.sv" "simple_score_inst" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657063886801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_score.sv(36) " "Verilog HDL assignment warning at simple_score.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886802 "|top_pong|simple_score:simple_score_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_score.sv(37) " "Verilog HDL assignment warning at simple_score.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886802 "|top_pong|simple_score:simple_score_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_score.sv(51) " "Verilog HDL assignment warning at simple_score.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886803 "|top_pong|simple_score:simple_score_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_score.sv(52) " "Verilog HDL assignment warning at simple_score.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657063886804 "|top_pong|simple_score:simple_score_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chars.waddr_a 0 simple_score.sv(18) " "Net \"chars.waddr_a\" at simple_score.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657063886805 "|top_pong|simple_score:simple_score_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chars.data_a 0 simple_score.sv(18) " "Net \"chars.data_a\" at simple_score.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657063886805 "|top_pong|simple_score:simple_score_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chars.we_a 0 simple_score.sv(18) " "Net \"chars.we_a\" at simple_score.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "simple_score.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657063886805 "|top_pong|simple_score:simple_score_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_score:simple_score_inst\|chars " "RAM logic \"simple_score:simple_score_inst\|chars\" is uninferred due to inappropriate RAM size" {  } { { "simple_score.sv" "chars" { Text "/home/gabriel/Desktop/quartus-pong/simple_score.sv" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1657063887191 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1657063887191 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "top_pong.ram0_simple_score_7c7cd03a.hdl.mif " "Width of data items in \"top_pong.ram0_simple_score_7c7cd03a.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/gabriel/Desktop/quartus-pong/db/top_pong.ram0_simple_score_7c7cd03a.hdl.mif" "" { Text "/home/gabriel/Desktop/quartus-pong/db/top_pong.ram0_simple_score_7c7cd03a.hdl.mif" 10 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1657063887192 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 10 /home/gabriel/Desktop/quartus-pong/db/top_pong.ram0_simple_score_7c7cd03a.hdl.mif " "Memory depth (256) in the design file differs from memory depth (10) in the Memory Initialization File \"/home/gabriel/Desktop/quartus-pong/db/top_pong.ram0_simple_score_7c7cd03a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1657063887193 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add13\"" {  } { { "top_pong.sv" "Add13" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 188 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1657063887463 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1657063887463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add13 " "Elaborated megafunction instantiation \"lpm_add_sub:Add13\"" {  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657063887539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add13 " "Instantiated megafunction \"lpm_add_sub:Add13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657063887539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657063887539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657063887539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657063887539 ""}  } { { "top_pong.sv" "" { Text "/home/gabriel/Desktop/quartus-pong/top_pong.sv" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657063887539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lvi " "Found entity 1: add_sub_lvi" {  } { { "db/add_sub_lvi.tdf" "" { Text "/home/gabriel/Desktop/quartus-pong/db/add_sub_lvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657063887591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657063887591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657063888334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657063889280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657063889280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "725 " "Implemented 725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657063889371 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657063889371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "675 " "Implemented 675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657063889371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657063889371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657063889383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  5 20:31:29 2022 " "Processing ended: Tue Jul  5 20:31:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657063889383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657063889383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657063889383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657063889383 ""}
