// Seed: 3552039682
module module_0;
  assign id_1 = 1;
  assign module_2.id_6 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  wire id_1;
endmodule
module module_2 (
    output tri0 id_0,
    output tri id_1,
    output uwire id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9
);
  assign id_2 = 1;
  wire id_11;
  xor primCall (id_0, id_11, id_12, id_13, id_3, id_4, id_5, id_7, id_8, id_9);
  supply1 id_12;
  wire id_13;
  module_0 modCall_1 ();
  wire id_14;
  always id_1 = id_9;
  tri  id_15 = 1;
  wire id_16;
  assign id_12 = id_15;
endmodule
