Giuseppe Di Guglielmo , Luigi Di Guglielmo , Franco Fummi , Graziano Pravadelli, Efficient Generation of Stimuli for Functional Verification by Backjumping Across Extended FSMs, Journal of Electronic Testing: Theory and Applications, v.27 n.2, p.137-162, April     2011
Wei-Wen Xu, Automatic generation of symbolic model for parameterized synchronous systems, Journal of Computer Science and Technology, v.19 n.6, p.812-819, November 2004
Bijan Alizadeh , Mohammad Mirzaei , Masahiro Fujita, Coverage driven high-level test generation using a polynomial model of sequential circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.5, p.737-748, May 2010
Bijan Alizadeh , Masahiro Fujita, Guided gate-level ATPG for sequential circuits using a high-level test generation approach, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Franco Fummi , Cristina Marconcini , Graziano Pravadelli, An EFSM-based approach for functional ATPG, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
Alexei Lisitsa , Andrei P. Nemytykh, A note on specialization of interpreters, Proceedings of the Second international conference on Computer Science: theory and applications, p.237-248, September 03-07, 2007, Ekaterinburg, Russia
Heon-Mo Koo , Prabhat Mishra, Specification-based compaction of directed tests for functional validation of pipelined processors, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
Mathew Graves , Mohammad Zulkernine, Bridging the gap: software specification meets intrusion detector, Proceedings of the 2006 International Conference on Privacy, Security and Trust: Bridge the Gap Between PST Technologies and Business Services, October 30-November 01, 2006, Markham, Ontario, Canada
Y. Yang , A. Mannani , P. Gohari, Implementation of supervisory control using extended finite-state machines, International Journal of Systems Science, v.39 n.12, p.1115-1125, December 2008
Alexei Lisitsa, Reachability as derivability, finite countermodels and verification, Proceedings of the 8th international conference on Automated technology for verification and analysis, September 21-24, 2010, Singapore
Tun Li , Yang Guo , Si-Kun Li, Assertion-based automated functional vectors generation using constraint logic programming, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
Chung-Yang Huang , Kwang-Ting Cheng, Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques, Proceedings of the 37th Annual Design Automation Conference, p.118-123, June 05-09, 2000, Los Angeles, California, USA
Fulvio CORNO , Paolo PRINETTO , Matteo SONZA REORDA, Testability analysis and ATPG on behavioral RT-level VHDL, Proceedings of the 1997 IEEE International Test Conference, p.753, November 01-06, 1997
E. M. Rudnick , R. Vietti , A. Ellis , F. Corno , P. Prinetto , M. Sonza Reorda, Fast sequential circuit test generation using high-level and gate-level techniques, Proceedings of the conference on Design, automation and test in Europe, p.570-576, February 23-26, 1998, Le Palais des Congrés de Paris, France
Fabrizio Ferrandi , Franco Fummi , Donatella Sciuto, Implicit test generation for behavioral VHDL models, Proceedings of the 1998 IEEE International Test Conference, p.587, October 18-22, 1998
Fabrizio Ferrandi , Franco Fummi , Luca Gerli , Donatella Sciuto, Symbolic functional vector generation for VHDL specifications, Proceedings of the conference on Design, automation and test in Europe, p.93-es, January 1999, Munich, Germany
Jian Shen , Jacob A. Abraham, Verification of Processor Microarchitectures, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.189, April 26-30, 1999
Nicola Bombieri , Franco Fummi , Graziano Pravadelli, Abstraction of RTL IPs into embedded software, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Francesco Bruschi , Fabrizio Ferrandi , Donatella Sciuto, A framework for the functional verification of systemC models, International Journal of Parallel Programming, v.33 n.6, p.667-695, December 2005
Tao Feng , Li-C Wang , Kwang-Ting (Tim) Cheng , Chih-Chang (Andy) Lin, Using 2-domain partitioned OBDD data structure in an enhanced symbolic simulator, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.4, p.627-650, October 2005
Neil Y. Yen , Qun Jin , Joseph C. Tsai , James J. Park, Intelligent state machine for social ad hoc data management and reuse, Multimedia Tools and Applications, v.74 n.10, p.3521-3541, May       2015
Nicola Bombieri , Franco Fummi , Sara Vinco, A Methodology to Recover RTL IP Functionality for Automatic Generation of SW Applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.3, p.1-26, June 2015
Daniel Lorenz , Kim Grüttner , Nicola Bombieri , Valerio Guarnieri , Sara Bocchio, From RTL IP to functional system-level models with extra-functional properties, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland
Mariusz A. Fecko , M. Ümit Uyar , Ali Y. Duale , Paul D. Amer, A technique to generate feasible tests for communications systems with multiple timers, IEEE/ACM Transactions on Networking (TON), v.11 n.5, p.796-809, October 2003
Wolfgang Grieskamp , Yuri Gurevich , Wolfram Schulte , Margus Veanes, Generating finite state machines from abstract state machines, ACM SIGSOFT Software Engineering Notes, v.27 n.4, July 2002
Nicola Bombieri , Giuseppe Di Guglielmo , Michele Ferrari , Franco Fummi , Graziano Pravadelli , Francesco Stefanni , Alessandro Venturelli, HIFsuite: tools for HDL code conversion and manipulation, EURASIP Journal on Embedded Systems, 2010, p.1-20, January 2010
Silvia Chiusano , Fulvio Corno , Paolo Prinetto, RT-level TPG Exploiting High-Level Synthesis Information, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.341, April 26-30, 1999
Zhihong Zeng , Kesava R. Talupuru , Maciej Ciesielski, Functional test generation based on word-level SAT, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.8, p.488-511, August 2005
Kosuke Oshima , Takeshi Matsumoto , Masahiro Fujita, Hardware implementation of BLTL property checkers for acceleration of statistical model checking, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Giuseppe Di Guglielmo , Franco Fummi , Cristina Marconcini , Graziano Pravadelli, EFSM Manipulation to Increase High-Level ATPG Effectiveness, Proceedings of the 7th International Symposium on Quality Electronic Design, p.57-62, March 27-29, 2006
Eduardas Bareiša , Vacius Jusas , Kęstutis Motiejūnas , Rimantas Šeinauskas, The Realization-Independent Testing Based on the Black Box Fault Models, Informatica, v.16 n.1, p.19-36, January 2005
Ali Y. Duale , M. Ümit Uyar, A Method Enabling Feasible Conformance Test Sequence Generation for EFSM Models, IEEE Transactions on Computers, v.53 n.5, p.614-627, May 2004
Nicola Bombieri , Nicola Deganello , Franco Fummi, Integrating RTL IPs into TLM designs through automatic transactor generation, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Nicola Bombieri , Franco Fummi , Valerio Guarnieri, FAST: An RTL Fault Simulation Framework based on RTL-to-TLM Abstraction, Journal of Electronic Testing: Theory and Applications, v.28 n.4, p.495-510, August    2012
Fulvio Corno , Matteo Sonza Reorda , Giovanni Squillero, RT-Level ITC'99 Benchmarks and First ATPG Results, IEEE Design & Test, v.17 n.3, p.44-53, July 2000
M. A. Fecko , M. í. Uyar , P. D. Amer , A. S. Sethi , T. Dzik , R. Menell , M. Mcmahon, A success story of formal description techniques: Estelle specification and test generation for MIL-STD 188-220, Computer Communications, v.23 n.12, p.1196-1213, July, 2000
Giorgio Delzanno, Constraint-Based Verification of Parameterized Cache Coherence Protocols, Formal Methods in System Design, v.23 n.3, p.257-301, November 2003
Alessandro Fin , Franco Fummi, A VHDL error simulator for functional test generation, Proceedings of the conference on Design, automation and test in Europe, p.390-395, March 27-30, 2000, Paris, France
N. Bombieri , F. Fummi , G. Pravadelli, A methodology for abstracting RTL designs into TL descriptions, Proceedings of the Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings., p.103-112, July 27-30, 2006
Fabrizio Ferrandi , Franco Fummi , Donatella Sciuto, Test Generation and Testability Alternatives Exploration of Critical Algorithms for Embedded Applications, IEEE Transactions on Computers, v.51 n.2, p.200-215, February 2002
Giuseppe Di Guglielmo , Luigi Di Guglielmo , Andreas Foltinek , Masahiro Fujita , Franco Fummi , Cristina Marconcini , Graziano Pravadelli, On the integration of model-driven design and dynamic assertion-based verification for embedded software, Journal of Systems and Software, v.86 n.8, p.2013-2033, August, 2013
Nicola Bombieri , Franco Fummi , Graziano Pravadelli , Sara Vinco, Correct-by-construction generation of device drivers based on RTL testbenches, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Kwang-Ting Cheng, Gate-level test generation for sequential circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.4, p.405-442, Oct. 1996
Jian Shen , Jacob A. Abraham, An RTL Abstraction Technique for Processor MicroarchitectureValidation and Test Generation, Journal of Electronic Testing: Theory and Applications, v.16 n.1-2, p.67-81, Feb/April 2000
Wolfgang Müller , Wolfgang Rosenstiel , Jürgen Ruf, References, SystemC: methodologies and applications, Kluwer Academic Publishers, Norwell, MA, 2003
Youngsul Shin , Yunja Choi , Woo Jin Lee, Integration testing through reusing representative unit test cases for high-confidence medical software, Computers in Biology and Medicine, v.43 n.5, p.434-443, June, 2013
Abdul Salam Kalaji , Robert Mark Hierons , Stephen Swift, An integrated search-based approach for automatic testing from extended finite state machine (EFSM) models, Information and Software Technology, v.53 n.12, p.1297-1318, December, 2011
Prabhat Mishra , Nikil Dutt, Processor Description Languages, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
