#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b17310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1aed6b0 .functor NOT 1, L_0x1b43590, C4<0>, C4<0>, C4<0>;
L_0x1b43370 .functor XOR 2, L_0x1b43210, L_0x1b432d0, C4<00>, C4<00>;
L_0x1b43480 .functor XOR 2, L_0x1b43370, L_0x1b433e0, C4<00>, C4<00>;
v0x1b3fc70_0 .net *"_ivl_10", 1 0, L_0x1b433e0;  1 drivers
v0x1b3fd70_0 .net *"_ivl_12", 1 0, L_0x1b43480;  1 drivers
v0x1b3fe50_0 .net *"_ivl_2", 1 0, L_0x1b43150;  1 drivers
v0x1b3ff10_0 .net *"_ivl_4", 1 0, L_0x1b43210;  1 drivers
v0x1b3fff0_0 .net *"_ivl_6", 1 0, L_0x1b432d0;  1 drivers
v0x1b40120_0 .net *"_ivl_8", 1 0, L_0x1b43370;  1 drivers
v0x1b40200_0 .net "a", 0 0, v0x1b3db70_0;  1 drivers
v0x1b402a0_0 .net "b", 0 0, v0x1b3dc10_0;  1 drivers
v0x1b40340_0 .net "c", 0 0, v0x1b3dcb0_0;  1 drivers
v0x1b403e0_0 .var "clk", 0 0;
v0x1b40480_0 .net "d", 0 0, v0x1b3ddf0_0;  1 drivers
v0x1b40520_0 .net "out_pos_dut", 0 0, L_0x1b42fc0;  1 drivers
v0x1b405c0_0 .net "out_pos_ref", 0 0, L_0x1b41c00;  1 drivers
v0x1b40660_0 .net "out_sop_dut", 0 0, L_0x1b42470;  1 drivers
v0x1b40700_0 .net "out_sop_ref", 0 0, L_0x1b18820;  1 drivers
v0x1b407a0_0 .var/2u "stats1", 223 0;
v0x1b40840_0 .var/2u "strobe", 0 0;
v0x1b409f0_0 .net "tb_match", 0 0, L_0x1b43590;  1 drivers
v0x1b40ac0_0 .net "tb_mismatch", 0 0, L_0x1aed6b0;  1 drivers
v0x1b40b60_0 .net "wavedrom_enable", 0 0, v0x1b3e0c0_0;  1 drivers
v0x1b40c30_0 .net "wavedrom_title", 511 0, v0x1b3e160_0;  1 drivers
L_0x1b43150 .concat [ 1 1 0 0], L_0x1b41c00, L_0x1b18820;
L_0x1b43210 .concat [ 1 1 0 0], L_0x1b41c00, L_0x1b18820;
L_0x1b432d0 .concat [ 1 1 0 0], L_0x1b42fc0, L_0x1b42470;
L_0x1b433e0 .concat [ 1 1 0 0], L_0x1b41c00, L_0x1b18820;
L_0x1b43590 .cmp/eeq 2, L_0x1b43150, L_0x1b43480;
S_0x1aea3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ae6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1aeda90 .functor AND 1, v0x1b3dcb0_0, v0x1b3ddf0_0, C4<1>, C4<1>;
L_0x1aede70 .functor NOT 1, v0x1b3db70_0, C4<0>, C4<0>, C4<0>;
L_0x1aee250 .functor NOT 1, v0x1b3dc10_0, C4<0>, C4<0>, C4<0>;
L_0x1aee4d0 .functor AND 1, L_0x1aede70, L_0x1aee250, C4<1>, C4<1>;
L_0x1b051b0 .functor AND 1, L_0x1aee4d0, v0x1b3dcb0_0, C4<1>, C4<1>;
L_0x1b18820 .functor OR 1, L_0x1aeda90, L_0x1b051b0, C4<0>, C4<0>;
L_0x1b41080 .functor NOT 1, v0x1b3dc10_0, C4<0>, C4<0>, C4<0>;
L_0x1b410f0 .functor OR 1, L_0x1b41080, v0x1b3ddf0_0, C4<0>, C4<0>;
L_0x1b41200 .functor AND 1, v0x1b3dcb0_0, L_0x1b410f0, C4<1>, C4<1>;
L_0x1b412c0 .functor NOT 1, v0x1b3db70_0, C4<0>, C4<0>, C4<0>;
L_0x1b41390 .functor OR 1, L_0x1b412c0, v0x1b3dc10_0, C4<0>, C4<0>;
L_0x1b41400 .functor AND 1, L_0x1b41200, L_0x1b41390, C4<1>, C4<1>;
L_0x1b41580 .functor NOT 1, v0x1b3dc10_0, C4<0>, C4<0>, C4<0>;
L_0x1b415f0 .functor OR 1, L_0x1b41580, v0x1b3ddf0_0, C4<0>, C4<0>;
L_0x1b41510 .functor AND 1, v0x1b3dcb0_0, L_0x1b415f0, C4<1>, C4<1>;
L_0x1b41780 .functor NOT 1, v0x1b3db70_0, C4<0>, C4<0>, C4<0>;
L_0x1b41880 .functor OR 1, L_0x1b41780, v0x1b3ddf0_0, C4<0>, C4<0>;
L_0x1b41940 .functor AND 1, L_0x1b41510, L_0x1b41880, C4<1>, C4<1>;
L_0x1b41af0 .functor XNOR 1, L_0x1b41400, L_0x1b41940, C4<0>, C4<0>;
v0x1aecfe0_0 .net *"_ivl_0", 0 0, L_0x1aeda90;  1 drivers
v0x1aed3e0_0 .net *"_ivl_12", 0 0, L_0x1b41080;  1 drivers
v0x1aed7c0_0 .net *"_ivl_14", 0 0, L_0x1b410f0;  1 drivers
v0x1aedba0_0 .net *"_ivl_16", 0 0, L_0x1b41200;  1 drivers
v0x1aedf80_0 .net *"_ivl_18", 0 0, L_0x1b412c0;  1 drivers
v0x1aee360_0 .net *"_ivl_2", 0 0, L_0x1aede70;  1 drivers
v0x1aee5e0_0 .net *"_ivl_20", 0 0, L_0x1b41390;  1 drivers
v0x1b3c0e0_0 .net *"_ivl_24", 0 0, L_0x1b41580;  1 drivers
v0x1b3c1c0_0 .net *"_ivl_26", 0 0, L_0x1b415f0;  1 drivers
v0x1b3c2a0_0 .net *"_ivl_28", 0 0, L_0x1b41510;  1 drivers
v0x1b3c380_0 .net *"_ivl_30", 0 0, L_0x1b41780;  1 drivers
v0x1b3c460_0 .net *"_ivl_32", 0 0, L_0x1b41880;  1 drivers
v0x1b3c540_0 .net *"_ivl_36", 0 0, L_0x1b41af0;  1 drivers
L_0x7f18c2f9d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b3c600_0 .net *"_ivl_38", 0 0, L_0x7f18c2f9d018;  1 drivers
v0x1b3c6e0_0 .net *"_ivl_4", 0 0, L_0x1aee250;  1 drivers
v0x1b3c7c0_0 .net *"_ivl_6", 0 0, L_0x1aee4d0;  1 drivers
v0x1b3c8a0_0 .net *"_ivl_8", 0 0, L_0x1b051b0;  1 drivers
v0x1b3c980_0 .net "a", 0 0, v0x1b3db70_0;  alias, 1 drivers
v0x1b3ca40_0 .net "b", 0 0, v0x1b3dc10_0;  alias, 1 drivers
v0x1b3cb00_0 .net "c", 0 0, v0x1b3dcb0_0;  alias, 1 drivers
v0x1b3cbc0_0 .net "d", 0 0, v0x1b3ddf0_0;  alias, 1 drivers
v0x1b3cc80_0 .net "out_pos", 0 0, L_0x1b41c00;  alias, 1 drivers
v0x1b3cd40_0 .net "out_sop", 0 0, L_0x1b18820;  alias, 1 drivers
v0x1b3ce00_0 .net "pos0", 0 0, L_0x1b41400;  1 drivers
v0x1b3cec0_0 .net "pos1", 0 0, L_0x1b41940;  1 drivers
L_0x1b41c00 .functor MUXZ 1, L_0x7f18c2f9d018, L_0x1b41400, L_0x1b41af0, C4<>;
S_0x1b3d040 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ae6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b3db70_0 .var "a", 0 0;
v0x1b3dc10_0 .var "b", 0 0;
v0x1b3dcb0_0 .var "c", 0 0;
v0x1b3dd50_0 .net "clk", 0 0, v0x1b403e0_0;  1 drivers
v0x1b3ddf0_0 .var "d", 0 0;
v0x1b3dee0_0 .var/2u "fail", 0 0;
v0x1b3df80_0 .var/2u "fail1", 0 0;
v0x1b3e020_0 .net "tb_match", 0 0, L_0x1b43590;  alias, 1 drivers
v0x1b3e0c0_0 .var "wavedrom_enable", 0 0;
v0x1b3e160_0 .var "wavedrom_title", 511 0;
E_0x1af8d40/0 .event negedge, v0x1b3dd50_0;
E_0x1af8d40/1 .event posedge, v0x1b3dd50_0;
E_0x1af8d40 .event/or E_0x1af8d40/0, E_0x1af8d40/1;
S_0x1b3d370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b3d040;
 .timescale -12 -12;
v0x1b3d5b0_0 .var/2s "i", 31 0;
E_0x1af8be0 .event posedge, v0x1b3dd50_0;
S_0x1b3d6b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b3d040;
 .timescale -12 -12;
v0x1b3d8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b3d990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b3d040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b3e340 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ae6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b41db0 .functor AND 1, v0x1b3dcb0_0, v0x1b3ddf0_0, C4<1>, C4<1>;
L_0x1b42060 .functor NOT 1, v0x1b3db70_0, C4<0>, C4<0>, C4<0>;
L_0x1b420f0 .functor NOT 1, v0x1b3dc10_0, C4<0>, C4<0>, C4<0>;
L_0x1b42270 .functor AND 1, L_0x1b42060, L_0x1b420f0, C4<1>, C4<1>;
L_0x1b423b0 .functor AND 1, L_0x1b42270, v0x1b3dcb0_0, C4<1>, C4<1>;
L_0x1b42470 .functor OR 1, L_0x1b41db0, L_0x1b423b0, C4<0>, C4<0>;
L_0x1b42610 .functor NOT 1, v0x1b3dc10_0, C4<0>, C4<0>, C4<0>;
L_0x1b42680 .functor OR 1, L_0x1b42610, v0x1b3ddf0_0, C4<0>, C4<0>;
L_0x1b42790 .functor AND 1, v0x1b3dcb0_0, L_0x1b42680, C4<1>, C4<1>;
L_0x1b42850 .functor NOT 1, v0x1b3db70_0, C4<0>, C4<0>, C4<0>;
L_0x1b42a30 .functor OR 1, L_0x1b42850, v0x1b3dc10_0, C4<0>, C4<0>;
L_0x1b42aa0 .functor AND 1, L_0x1b42790, L_0x1b42a30, C4<1>, C4<1>;
L_0x1b42c20 .functor NOT 1, v0x1b3db70_0, C4<0>, C4<0>, C4<0>;
L_0x1b42c90 .functor OR 1, L_0x1b42c20, v0x1b3ddf0_0, C4<0>, C4<0>;
L_0x1b42bb0 .functor AND 1, v0x1b3dcb0_0, L_0x1b42c90, C4<1>, C4<1>;
L_0x1b42e20 .functor XNOR 1, L_0x1b42aa0, L_0x1b42bb0, C4<0>, C4<0>;
v0x1b3e500_0 .net *"_ivl_0", 0 0, L_0x1b41db0;  1 drivers
v0x1b3e5e0_0 .net *"_ivl_12", 0 0, L_0x1b42610;  1 drivers
v0x1b3e6c0_0 .net *"_ivl_14", 0 0, L_0x1b42680;  1 drivers
v0x1b3e7b0_0 .net *"_ivl_16", 0 0, L_0x1b42790;  1 drivers
v0x1b3e890_0 .net *"_ivl_18", 0 0, L_0x1b42850;  1 drivers
v0x1b3e9c0_0 .net *"_ivl_2", 0 0, L_0x1b42060;  1 drivers
v0x1b3eaa0_0 .net *"_ivl_20", 0 0, L_0x1b42a30;  1 drivers
v0x1b3eb80_0 .net *"_ivl_24", 0 0, L_0x1b42c20;  1 drivers
v0x1b3ec60_0 .net *"_ivl_26", 0 0, L_0x1b42c90;  1 drivers
v0x1b3edd0_0 .net *"_ivl_30", 0 0, L_0x1b42e20;  1 drivers
L_0x7f18c2f9d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b3ee90_0 .net *"_ivl_32", 0 0, L_0x7f18c2f9d060;  1 drivers
v0x1b3ef70_0 .net *"_ivl_4", 0 0, L_0x1b420f0;  1 drivers
v0x1b3f050_0 .net *"_ivl_6", 0 0, L_0x1b42270;  1 drivers
v0x1b3f130_0 .net *"_ivl_8", 0 0, L_0x1b423b0;  1 drivers
v0x1b3f210_0 .net "a", 0 0, v0x1b3db70_0;  alias, 1 drivers
v0x1b3f2b0_0 .net "b", 0 0, v0x1b3dc10_0;  alias, 1 drivers
v0x1b3f3a0_0 .net "c", 0 0, v0x1b3dcb0_0;  alias, 1 drivers
v0x1b3f5a0_0 .net "d", 0 0, v0x1b3ddf0_0;  alias, 1 drivers
v0x1b3f690_0 .net "out_pos", 0 0, L_0x1b42fc0;  alias, 1 drivers
v0x1b3f750_0 .net "out_sop", 0 0, L_0x1b42470;  alias, 1 drivers
v0x1b3f810_0 .net "pos0", 0 0, L_0x1b42aa0;  1 drivers
v0x1b3f8d0_0 .net "pos1", 0 0, L_0x1b42bb0;  1 drivers
L_0x1b42fc0 .functor MUXZ 1, L_0x7f18c2f9d060, L_0x1b42aa0, L_0x1b42e20, C4<>;
S_0x1b3fa50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ae6320;
 .timescale -12 -12;
E_0x1ae29f0 .event anyedge, v0x1b40840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b40840_0;
    %nor/r;
    %assign/vec4 v0x1b40840_0, 0;
    %wait E_0x1ae29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b3d040;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3df80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b3d040;
T_4 ;
    %wait E_0x1af8d40;
    %load/vec4 v0x1b3e020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b3dee0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b3d040;
T_5 ;
    %wait E_0x1af8be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %wait E_0x1af8be0;
    %load/vec4 v0x1b3dee0_0;
    %store/vec4 v0x1b3df80_0, 0, 1;
    %fork t_1, S_0x1b3d370;
    %jmp t_0;
    .scope S_0x1b3d370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b3d5b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b3d5b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1af8be0;
    %load/vec4 v0x1b3d5b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3d5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b3d5b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b3d040;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af8d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3dc10_0, 0;
    %assign/vec4 v0x1b3db70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b3dee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b3df80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ae6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b403e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b40840_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ae6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b403e0_0;
    %inv;
    %store/vec4 v0x1b403e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ae6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b3dd50_0, v0x1b40ac0_0, v0x1b40200_0, v0x1b402a0_0, v0x1b40340_0, v0x1b40480_0, v0x1b40700_0, v0x1b40660_0, v0x1b405c0_0, v0x1b40520_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ae6320;
T_9 ;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ae6320;
T_10 ;
    %wait E_0x1af8d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b407a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b407a0_0, 4, 32;
    %load/vec4 v0x1b409f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b407a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b407a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b407a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b40700_0;
    %load/vec4 v0x1b40700_0;
    %load/vec4 v0x1b40660_0;
    %xor;
    %load/vec4 v0x1b40700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b407a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b407a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b405c0_0;
    %load/vec4 v0x1b405c0_0;
    %load/vec4 v0x1b40520_0;
    %xor;
    %load/vec4 v0x1b405c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b407a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b407a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b407a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/ece241_2013_q2/iter4/response0/top_module.sv";
