# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../risc-cpu.srcs/tests/new/register_8_test.vhd" \

# Do not sort compile order
nosort
