{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631043919712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631043919712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 13:45:19 2021 " "Processing started: Tue Sep 07 13:45:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631043919712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043919712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Informe_3 -c Informe_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Informe_3 -c Informe_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043919712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631043920383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631043920383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/ALU.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043932887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_adder " "Found entity 1: N_bit_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932887 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932887 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_adder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043932887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_N_bit_adder " "Found entity 1: tb_N_bit_adder" {  } { { "tb_N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/tb_N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043932887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/ALU_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043932887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_substractor.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_substractor " "Found entity 1: N_bit_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_substractor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932895 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_substractor " "Found entity 2: half_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_substractor.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932895 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_substractor " "Found entity 3: full_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_substractor.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631043932895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043932895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_adder ALU.sv(46) " "Verilog HDL Implicit Net warning at ALU.sv(46): created implicit net for \"carry_adder\"" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/ALU.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_substractor ALU.sv(47) " "Verilog HDL Implicit Net warning at ALU.sv(47): created implicit net for \"carry_substractor\"" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/ALU.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631043932935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_adder N_bit_adder:sumador " "Elaborating entity \"N_bit_adder\" for hierarchy \"N_bit_adder:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/ALU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder N_bit_adder:sumador\|half_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"half_adder\" for hierarchy \"N_bit_adder:sumador\|half_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "N_bit_adder.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder N_bit_adder:sumador\|full_adder:generate_N_bit_Adder\[1\].f " "Elaborating entity \"full_adder\" for hierarchy \"N_bit_adder:sumador\|full_adder:generate_N_bit_Adder\[1\].f\"" {  } { { "N_bit_adder.sv" "generate_N_bit_Adder\[1\].f" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_substractor N_bit_substractor:restador " "Elaborating entity \"N_bit_substractor\" for hierarchy \"N_bit_substractor:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/ALU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_substractor N_bit_substractor:restador\|half_substractor:generate_N_bit_substractor\[0\].f " "Elaborating entity \"half_substractor\" for hierarchy \"N_bit_substractor:restador\|half_substractor:generate_N_bit_substractor\[0\].f\"" {  } { { "N_bit_substractor.sv" "generate_N_bit_substractor\[0\].f" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_substractor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor N_bit_substractor:restador\|full_substractor:generate_N_bit_substractor\[1\].f " "Elaborating entity \"full_substractor\" for hierarchy \"N_bit_substractor:restador\|full_substractor:generate_N_bit_substractor\[1\].f\"" {  } { { "N_bit_substractor.sv" "generate_N_bit_substractor\[1\].f" { Text "C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/N_bit_substractor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043932943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631043933751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631043934239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631043934239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631043934311 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631043934311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631043934311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631043934311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631043934343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 13:45:34 2021 " "Processing ended: Tue Sep 07 13:45:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631043934343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631043934343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631043934343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631043934343 ""}
