-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_Compare_To_Zero.vhd
-- Created: 2024-06-30 19:38:39
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_Compare_To_Zero
-- Source Path: HDLTx/full_tx/payload_full/psdu_size_to_payload_len/Compare To Zero
-- Hierarchy Level: 3
-- Model version: 4.75
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_src_Compare_To_Zero IS
  PORT( u                                 :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        y                                 :   OUT   std_logic
        );
END full_tx_ip_src_Compare_To_Zero;


ARCHITECTURE rtl OF full_tx_ip_src_Compare_To_Zero IS

  -- Signals
  SIGNAL u_unsigned                       : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL Constant_out1                    : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL Compare_out1                     : std_logic;

BEGIN
  u_unsigned <= unsigned(u);

  Constant_out1 <= to_unsigned(16#000#, 12);

  
  Compare_out1 <= '1' WHEN u_unsigned = Constant_out1 ELSE
      '0';

  y <= Compare_out1;

END rtl;

