#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Tue Dec 22 11:03:42 2015
# Process ID: 5768
# Log file: E:/DigitalLogicHomework/ExtendHomeworkSMG/extendhomeworkSMG/planAhead_run_1/planAhead.log
# Journal file: E:/DigitalLogicHomework/ExtendHomeworkSMG/extendhomeworkSMG/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/DigitalLogicHomework/ExtendHomeworkSMG/extendhomeworkSMG/pa.fromHdl.tcl
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
set_property package_pin "" [get_ports [list  {seg[0]}]]
startgroup
set_property package_pin T17 [get_ports {seg[7]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
startgroup
set_property package_pin T10 [get_ports CLR]
endgroup
startgroup
set_property package_pin T9 [get_ports SS]
endgroup
save_design
