<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PWMgenerator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PWM_Generator_Verilog.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PWM_Generator_Verilog.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PWM_Generator_Verilog.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PWM_Generator_Verilog.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PWM_Generator_Verilog.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PWM_Generator_Verilog.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PWM_Generator_Verilog.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PWM_Generator_Verilog.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PWM_Generator_Verilog.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PWM_Generator_Verilog.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PWM_Generator_Verilog.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PWM_Generator_Verilog.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PWM_Generator_Verilog.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PWM_Generator_Verilog.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PWM_Generator_Verilog.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PWM_Generator_Verilog.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PWM_Generator_Verilog.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PWM_Generator_Verilog.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PWM_Generator_Verilog.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PWM_Generator_Verilog_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PWM_Generator_Verilog_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PWM_Generator_Verilog_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PWM_Generator_Verilog_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PWM_Generator_Verilog_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PWM_Generator_Verilog_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PWM_Generator_Verilog_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_Generator_Verilog_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_Generator_Verilog_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PWM_Generator_Verilog_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PWM_Generator_Verilog_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_Generator_Verilog_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PWM_Generator_Verilog_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PWM_Generator_Verilog_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PWM_Generator_Verilog_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PWM_Generator_Verilog_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_Generator_Verilog_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PWM_Generator_Verilog_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_PWM_Generator_Verilog_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_PWM_Generator_Verilog_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PWM_Generator_Verilog_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571216001" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1571216001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571216001" xil_pn:in_ck="1592789485279287487" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1571216001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.v"/>
      <outfile xil_pn:name="tb_PWM_Generator_Verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1571216001" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-34862689011219939" xil_pn:start_ts="1571216001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571216001" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4434898582149586875" xil_pn:start_ts="1571216001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571216001" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6984493634387843474" xil_pn:start_ts="1571216001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571216001" xil_pn:in_ck="1592789485279287487" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1571216001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.v"/>
      <outfile xil_pn:name="tb_PWM_Generator_Verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1571216005" xil_pn:in_ck="1592789485279287487" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9003061937828412489" xil_pn:start_ts="1571216001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_PWM_Generator_Verilog_beh.prj"/>
      <outfile xil_pn:name="tb_PWM_Generator_Verilog_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1571216005" xil_pn:in_ck="7598079568709676917" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1307220287296642060" xil_pn:start_ts="1571216005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_PWM_Generator_Verilog_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1567852655" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1567852655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567852655" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2148229656074509082" xil_pn:start_ts="1567852655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567852655" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6984493634387843474" xil_pn:start_ts="1567852655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567852655" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1567852655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567852655" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2216590260192748984" xil_pn:start_ts="1567852655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567852655" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1567852655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567852655" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8140226472986179272" xil_pn:start_ts="1567852655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571135861" xil_pn:in_ck="-6564083303620994859" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8307266972536716181" xil_pn:start_ts="1571135829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.lso"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.ngc"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.ngr"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.prj"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.stx"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.syr"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.xst"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_stx_beh.prj"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1567852687" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3675793285553422605" xil_pn:start_ts="1567852687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568783550" xil_pn:in_ck="9049982956042620343" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2997615829821006015" xil_pn:start_ts="1568783530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.bld"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.ngd"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1568783624" xil_pn:in_ck="9049982956042620344" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1568783550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.pcf"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_map.map"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_map.mrp"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_map.ncd"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_map.ngm"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_map.xrpt"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_summary.xml"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1568783693" xil_pn:in_ck="-9119286141909501743" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1568783624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.ncd"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.pad"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.par"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.ptwx"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.unroutes"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.xpi"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_pad.csv"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_pad.txt"/>
      <outfile xil_pn:name="PWM_Generator_Verilog_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1568783693" xil_pn:in_ck="9049982956042620212" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1568783665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.twr"/>
      <outfile xil_pn:name="PWM_Generator_Verilog.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
