# Testing add

#include "util.h"

TEST_BEGIN

INIT_XREG

# TESTNUM, OP, EXP, SRC1, SRC2
TEST_RR_OP(1, add, 0, 0, 0);
TEST_RR_OP(2, add, 3, 1, 2);
TEST_RR_OP(3, add, 0x0000FFFF, 0x0000FFFE, 0x1);
TEST_RR_OP(4, add, 0xFFFFFFFE, 0xFFFFFFFF, 0xFFFFFFFF);

TEST_RR_OP_SRC1_EQ_DEST(5, add, 0, 0, 0);
TEST_RR_OP_SRC1_EQ_DEST(6, add, 3, 1, 2);
TEST_RR_OP_SRC1_EQ_DEST(7, add, 0x0000FFFF, 0x0000FFFE, 0x1);
TEST_RR_OP_SRC1_EQ_DEST(8, add, 0xFFFFFFFE, 0xFFFFFFFF, 0xFFFFFFFF);

TEST_RR_OP_SRC2_EQ_DEST(9, add, 0, 0, 0);
TEST_RR_OP_SRC2_EQ_DEST(10, add, 3, 1, 2);
TEST_RR_OP_SRC2_EQ_DEST(11, add, 0x0000FFFF, 0x0000FFFE, 0x1);
TEST_RR_OP_SRC2_EQ_DEST(12, add, 0xFFFFFFFE, 0xFFFFFFFF, 0xFFFFFFFF);

TEST_RR_OP_ALL_EQ(13, add, 0, 0);
TEST_RR_OP_ALL_EQ(14, add, 2, 1);
TEST_RR_OP_ALL_EQ(15, add, 0x0001FFFE, 0x0000FFFF);
TEST_RR_OP_ALL_EQ(16, add, 0xFFFFFFFE, 0xFFFFFFFF);

TEST_RR_OP_SRC12_BYPASS(17, 0, 0, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(18, 1, 0, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(19, 2, 0, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(20, 0, 1, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(21, 1, 1, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(22, 2, 1, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(23, 0, 2, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(24, 1, 2, add, 25, 13, 12);
TEST_RR_OP_SRC12_BYPASS(25, 2, 2, add, 25, 13, 12);

TEST_RR_OP_SRC21_BYPASS(26, 0, 0, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(27, 1, 0, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(28, 2, 0, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(29, 0, 1, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(30, 1, 1, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(31, 2, 1, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(32, 0, 2, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(33, 1, 2, add, 25, 13, 12);
TEST_RR_OP_SRC21_BYPASS(34, 2, 2, add, 25, 13, 12);

TEST_RR_OP_DEST_BYPASS(35, 0, add, 25, 13, 12);
TEST_RR_OP_DEST_BYPASS(36, 1, add, 25, 13, 12);
TEST_RR_OP_DEST_BYPASS(37, 2, add, 25, 13, 12);
TEST_RR_OP_DEST_BYPASS(38, 3, add, 25, 13, 12);

TEST_RR_OP_ZERO_SRC1(39, add, 0, 0);
TEST_RR_OP_ZERO_SRC1(40, add, 1, 1);
TEST_RR_OP_ZERO_SRC1(41, add, 2, 2);
TEST_RR_OP_ZERO_SRC1(42, add, 0x00001FFF, 0x00001FFF);
TEST_RR_OP_ZERO_SRC1(43, add, 0xFFFF0000, 0xFFFF0000);
TEST_RR_OP_ZERO_SRC1(44, add, 0xFFFFFFFF, 0xFFFFFFFF);

TEST_RR_OP_ZERO_SRC2(45, add, 0, 0);
TEST_RR_OP_ZERO_SRC2(46, add, 1, 1);
TEST_RR_OP_ZERO_SRC2(47, add, 2, 2);
TEST_RR_OP_ZERO_SRC2(48, add, 0x00001FFF, 0x00001FFF);
TEST_RR_OP_ZERO_SRC2(49, add, 0xFFFF0000, 0xFFFF0000);
TEST_RR_OP_ZERO_SRC2(50, add, 0xFFFFFFFF, 0xFFFFFFFF);

TEST_RR_OP_ZERO_SRC12(51, add, 0);


TEST_PASS_FAIL

TEST_END

RVTEST_DATA_BEGIN
RVTEST_DATA_END