Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 25 20:14:17 2022
| Host         : DESKTOP-8794FKT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file servolar_kaydetme_timing_summary_routed.rpt -pb servolar_kaydetme_timing_summary_routed.pb -rpx servolar_kaydetme_timing_summary_routed.rpx -warn_on_violation
| Design       : servolar_kaydetme
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    24          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1184)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2400)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1184)
---------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: oynat (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[7] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: first/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: first/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: five/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: five/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: forth/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: forth/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: parmak1/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: parmak1/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: parmak2/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: parmak2/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: parmak3/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: parmak3/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: second/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: second/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: third/frequency_divider_map/temp_reg/Q (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: third/oynat_bakalim_map/clock_divider_map/temporal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2400)
---------------------------------------------------
 There are 2400 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.768        0.000                      0                  304        0.131        0.000                      0                  304        4.500        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.768        0.000                      0                  304        0.131        0.000                      0                  304        4.500        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 five/oynat_bakalim_map/clock_divider_map/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five/oynat_bakalim_map/clock_divider_map/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.027ns (24.151%)  route 3.225ns (75.849%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.555     5.076    five/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  five/oynat_bakalim_map/clock_divider_map/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  five/oynat_bakalim_map/clock_divider_map/counter_reg[20]/Q
                         net (fo=2, routed)           0.841     6.395    five/oynat_bakalim_map/clock_divider_map/counter[20]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.301     6.696 r  five/oynat_bakalim_map/clock_divider_map/counter[24]_i_4__3/O
                         net (fo=1, routed)           1.102     7.798    five/oynat_bakalim_map/clock_divider_map/counter[24]_i_4__3_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  five/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__3/O
                         net (fo=25, routed)          1.282     9.204    five/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__3_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.328 r  five/oynat_bakalim_map/clock_divider_map/counter[14]_i_1__3/O
                         net (fo=1, routed)           0.000     9.328    five/oynat_bakalim_map/clock_divider_map/counter_0[14]
    SLICE_X42Y50         FDCE                                         r  five/oynat_bakalim_map/clock_divider_map/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.438    14.779    five/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  five/oynat_bakalim_map/clock_divider_map/counter_reg[14]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)        0.081    15.097    five/oynat_bakalim_map/clock_divider_map/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 five/oynat_bakalim_map/clock_divider_map/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five/oynat_bakalim_map/clock_divider_map/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.055ns (24.647%)  route 3.225ns (75.353%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.555     5.076    five/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  five/oynat_bakalim_map/clock_divider_map/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  five/oynat_bakalim_map/clock_divider_map/counter_reg[20]/Q
                         net (fo=2, routed)           0.841     6.395    five/oynat_bakalim_map/clock_divider_map/counter[20]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.301     6.696 r  five/oynat_bakalim_map/clock_divider_map/counter[24]_i_4__3/O
                         net (fo=1, routed)           1.102     7.798    five/oynat_bakalim_map/clock_divider_map/counter[24]_i_4__3_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  five/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__3/O
                         net (fo=25, routed)          1.282     9.204    five/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__3_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.356 r  five/oynat_bakalim_map/clock_divider_map/counter[16]_i_1__3/O
                         net (fo=1, routed)           0.000     9.356    five/oynat_bakalim_map/clock_divider_map/counter_0[16]
    SLICE_X42Y50         FDCE                                         r  five/oynat_bakalim_map/clock_divider_map/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.438    14.779    five/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  five/oynat_bakalim_map/clock_divider_map/counter_reg[16]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)        0.118    15.134    five/oynat_bakalim_map/clock_divider_map/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            third/oynat_bakalim_map/clock_divider_map/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.193ns (28.506%)  route 2.992ns (71.494%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.565     5.086    third/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 f  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/Q
                         net (fo=2, routed)           1.031     6.537    third/oynat_bakalim_map/clock_divider_map/counter[23]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.324     6.861 r  third/oynat_bakalim_map/clock_divider_map/counter[24]_i_8__1/O
                         net (fo=1, routed)           0.810     7.670    third/oynat_bakalim_map/clock_divider_map/counter[24]_i_8__1_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.996 r  third/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__1/O
                         net (fo=25, routed)          1.151     9.147    third/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__1_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.271 r  third/oynat_bakalim_map/clock_divider_map/counter[21]_i_1__1/O
                         net (fo=1, routed)           0.000     9.271    third/oynat_bakalim_map/clock_divider_map/counter_0[21]
    SLICE_X37Y46         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.445    14.786    third/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[21]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.031    15.082    third/oynat_bakalim_map/clock_divider_map/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.221ns (28.982%)  route 2.992ns (71.018%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.565     5.086    third/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 f  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/Q
                         net (fo=2, routed)           1.031     6.537    third/oynat_bakalim_map/clock_divider_map/counter[23]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.324     6.861 r  third/oynat_bakalim_map/clock_divider_map/counter[24]_i_8__1/O
                         net (fo=1, routed)           0.810     7.670    third/oynat_bakalim_map/clock_divider_map/counter[24]_i_8__1_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.996 r  third/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__1/O
                         net (fo=25, routed)          1.151     9.147    third/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__1_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.152     9.299 r  third/oynat_bakalim_map/clock_divider_map/counter[23]_i_1__1/O
                         net (fo=1, routed)           0.000     9.299    third/oynat_bakalim_map/clock_divider_map/counter_0[23]
    SLICE_X37Y46         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.445    14.786    third/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    third/oynat_bakalim_map/clock_divider_map/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 forth/frequency_divider_map/int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forth/frequency_divider_map/int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.856ns (22.721%)  route 2.911ns (77.279%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.147    forth/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  forth/frequency_divider_map/int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  forth/frequency_divider_map/int_reg[2]/Q
                         net (fo=7, routed)           1.153     6.755    forth/frequency_divider_map/int[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.879 r  forth/frequency_divider_map/int[10]_i_4__2/O
                         net (fo=1, routed)           0.658     7.538    forth/frequency_divider_map/int[10]_i_4__2_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.124     7.662 r  forth/frequency_divider_map/int[10]_i_3__2/O
                         net (fo=11, routed)          0.765     8.427    forth/frequency_divider_map/int[10]_i_3__2_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.152     8.579 r  forth/frequency_divider_map/int[8]_i_1__2/O
                         net (fo=1, routed)           0.336     8.914    forth/frequency_divider_map/int_0[8]
    SLICE_X2Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.509    14.850    forth/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[8]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)       -0.253    14.834    forth/frequency_divider_map/int_reg[8]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first/oynat_bakalim_map/clock_divider_map/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.021ns (25.596%)  route 2.968ns (74.404%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.565     5.086    first/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/Q
                         net (fo=2, routed)           0.814     6.378    first/oynat_bakalim_map/clock_divider_map/counter[3]
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.295     6.673 r  first/oynat_bakalim_map/clock_divider_map/counter[24]_i_7/O
                         net (fo=1, routed)           1.040     7.712    first/oynat_bakalim_map/clock_divider_map/counter[24]_i_7_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.836 r  first/oynat_bakalim_map/clock_divider_map/counter[24]_i_2/O
                         net (fo=25, routed)          1.115     8.951    first/oynat_bakalim_map/clock_divider_map/counter[24]_i_2_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.075 r  first/oynat_bakalim_map/clock_divider_map/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.075    first/oynat_bakalim_map/clock_divider_map/counter_0[21]
    SLICE_X38Y51         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.436    14.777    first/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.077    14.998    first/oynat_bakalim_map/clock_divider_map/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            third/oynat_bakalim_map/clock_divider_map/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.193ns (29.495%)  route 2.852ns (70.505%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.565     5.086    third/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 f  third/oynat_bakalim_map/clock_divider_map/counter_reg[23]/Q
                         net (fo=2, routed)           1.031     6.537    third/oynat_bakalim_map/clock_divider_map/counter[23]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.324     6.861 r  third/oynat_bakalim_map/clock_divider_map/counter[24]_i_8__1/O
                         net (fo=1, routed)           0.810     7.670    third/oynat_bakalim_map/clock_divider_map/counter[24]_i_8__1_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.996 r  third/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__1/O
                         net (fo=25, routed)          1.011     9.007    third/oynat_bakalim_map/clock_divider_map/counter[24]_i_2__1_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.131 r  third/oynat_bakalim_map/clock_divider_map/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.000     9.131    third/oynat_bakalim_map/clock_divider_map/counter_0[18]
    SLICE_X37Y45         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.445    14.786    third/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  third/oynat_bakalim_map/clock_divider_map/counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.031    15.057    third/oynat_bakalim_map/clock_divider_map/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 parmak3/frequency_divider_map/int_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parmak3/frequency_divider_map/int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.991ns (26.733%)  route 2.716ns (73.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.555     5.076    parmak3/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X29Y31         FDCE                                         r  parmak3/frequency_divider_map/int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  parmak3/frequency_divider_map/int_reg[7]/Q
                         net (fo=6, routed)           0.798     6.294    parmak3/frequency_divider_map/int[7]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.296     6.590 r  parmak3/frequency_divider_map/int[10]_i_4__6/O
                         net (fo=1, routed)           0.578     7.168    parmak3/frequency_divider_map/int[10]_i_4__6_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I3_O)        0.124     7.292 r  parmak3/frequency_divider_map/int[10]_i_3__6/O
                         net (fo=11, routed)          0.834     8.126    parmak3/frequency_divider_map/int[10]_i_3__6_n_0
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.152     8.278 r  parmak3/frequency_divider_map/int[1]_i_1__6/O
                         net (fo=1, routed)           0.506     8.783    parmak3/frequency_divider_map/int_0[1]
    SLICE_X31Y32         FDCE                                         r  parmak3/frequency_divider_map/int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437    14.778    parmak3/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X31Y32         FDCE                                         r  parmak3/frequency_divider_map/int_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.291    14.712    parmak3/frequency_divider_map/int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first/oynat_bakalim_map/clock_divider_map/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.021ns (25.615%)  route 2.965ns (74.385%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.565     5.086    first/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/Q
                         net (fo=2, routed)           0.814     6.378    first/oynat_bakalim_map/clock_divider_map/counter[3]
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.295     6.673 r  first/oynat_bakalim_map/clock_divider_map/counter[24]_i_7/O
                         net (fo=1, routed)           1.040     7.712    first/oynat_bakalim_map/clock_divider_map/counter[24]_i_7_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.836 r  first/oynat_bakalim_map/clock_divider_map/counter[24]_i_2/O
                         net (fo=25, routed)          1.112     8.948    first/oynat_bakalim_map/clock_divider_map/counter[24]_i_2_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.072 r  first/oynat_bakalim_map/clock_divider_map/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.072    first/oynat_bakalim_map/clock_divider_map/counter_0[22]
    SLICE_X38Y51         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.436    14.777    first/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.081    15.002    first/oynat_bakalim_map/clock_divider_map/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first/oynat_bakalim_map/clock_divider_map/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.047ns (26.078%)  route 2.968ns (73.922%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.565     5.086    first/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  first/oynat_bakalim_map/clock_divider_map/counter_reg[3]/Q
                         net (fo=2, routed)           0.814     6.378    first/oynat_bakalim_map/clock_divider_map/counter[3]
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.295     6.673 r  first/oynat_bakalim_map/clock_divider_map/counter[24]_i_7/O
                         net (fo=1, routed)           1.040     7.712    first/oynat_bakalim_map/clock_divider_map/counter[24]_i_7_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.836 r  first/oynat_bakalim_map/clock_divider_map/counter[24]_i_2/O
                         net (fo=25, routed)          1.115     8.951    first/oynat_bakalim_map/clock_divider_map/counter[24]_i_2_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.150     9.101 r  first/oynat_bakalim_map/clock_divider_map/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.101    first/oynat_bakalim_map/clock_divider_map/counter_0[23]
    SLICE_X38Y51         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.436    14.777    first/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  first/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.118    15.039    first/oynat_bakalim_map/clock_divider_map/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 second/frequency_divider_map/int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second/frequency_divider_map/int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.183ns (35.860%)  route 0.327ns (64.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.562     1.445    second/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  second/frequency_divider_map/int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  second/frequency_divider_map/int_reg[0]/Q
                         net (fo=9, routed)           0.327     1.914    second/frequency_divider_map/int[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.042     1.956 r  second/frequency_divider_map/int[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.956    second/frequency_divider_map/int_0[3]
    SLICE_X29Y49         FDCE                                         r  second/frequency_divider_map/int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    second/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  second/frequency_divider_map/int_reg[3]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X29Y49         FDCE (Hold_fdce_C_D)         0.107     1.824    second/frequency_divider_map/int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 second/frequency_divider_map/int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second/frequency_divider_map/int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.235%)  route 0.327ns (63.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.562     1.445    second/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  second/frequency_divider_map/int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  second/frequency_divider_map/int_reg[0]/Q
                         net (fo=9, routed)           0.327     1.914    second/frequency_divider_map/int[0]
    SLICE_X29Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.959 r  second/frequency_divider_map/int[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.959    second/frequency_divider_map/int_0[2]
    SLICE_X29Y49         FDCE                                         r  second/frequency_divider_map/int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    second/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  second/frequency_divider_map/int_reg[2]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X29Y49         FDCE (Hold_fdce_C_D)         0.091     1.808    second/frequency_divider_map/int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 second/frequency_divider_map/int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second/frequency_divider_map/int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.094%)  route 0.329ns (63.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.562     1.445    second/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  second/frequency_divider_map/int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  second/frequency_divider_map/int_reg[0]/Q
                         net (fo=9, routed)           0.329     1.916    second/frequency_divider_map/int[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  second/frequency_divider_map/int[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.961    second/frequency_divider_map/int_0[4]
    SLICE_X29Y49         FDCE                                         r  second/frequency_divider_map/int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    second/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  second/frequency_divider_map/int_reg[4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X29Y49         FDCE (Hold_fdce_C_D)         0.092     1.809    second/frequency_divider_map/int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 third/frequency_divider_map/int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            third/frequency_divider_map/int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    third/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  third/frequency_divider_map/int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  third/frequency_divider_map/int_reg[6]/Q
                         net (fo=7, routed)           0.100     1.717    third/frequency_divider_map/int[6]
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  third/frequency_divider_map/int[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.762    third/frequency_divider_map/int_0[9]
    SLICE_X6Y45          FDCE                                         r  third/frequency_divider_map/int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.864     1.991    third/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  third/frequency_divider_map/int_reg[9]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.121     1.610    third/frequency_divider_map/int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 forth/frequency_divider_map/int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forth/frequency_divider_map/int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.189ns (62.895%)  route 0.112ns (37.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    forth/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  forth/frequency_divider_map/int_reg[0]/Q
                         net (fo=9, routed)           0.112     1.729    forth/frequency_divider_map/int[0]
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.048     1.777 r  forth/frequency_divider_map/int[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.777    forth/frequency_divider_map/int_0[1]
    SLICE_X2Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.991    forth/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.133     1.622    forth/frequency_divider_map/int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 forth/frequency_divider_map/int_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forth/frequency_divider_map/int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.038%)  route 0.085ns (28.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    forth/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  forth/frequency_divider_map/int_reg[8]/Q
                         net (fo=5, routed)           0.085     1.725    forth/frequency_divider_map/int[8]
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  forth/frequency_divider_map/int[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.770    forth/frequency_divider_map/int_0[9]
    SLICE_X3Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.991    forth/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  forth/frequency_divider_map/int_reg[9]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092     1.581    forth/frequency_divider_map/int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 parmak1/frequency_divider_map/int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parmak1/frequency_divider_map/int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.556     1.439    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  parmak1/frequency_divider_map/int_reg[3]/Q
                         net (fo=6, routed)           0.073     1.660    parmak1/frequency_divider_map/int[3]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.098     1.758 r  parmak1/frequency_divider_map/int[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.758    parmak1/frequency_divider_map/int_0[4]
    SLICE_X12Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.823     1.950    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[4]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121     1.560    parmak1/frequency_divider_map/int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 first/frequency_divider_map/int_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first/frequency_divider_map/int_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.564     1.447    first/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X13Y56         FDCE                                         r  first/frequency_divider_map/int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  first/frequency_divider_map/int_reg[9]/Q
                         net (fo=4, routed)           0.173     1.761    first/frequency_divider_map/int[9]
    SLICE_X12Y56         LUT4 (Prop_lut4_I1_O)        0.046     1.807 r  first/frequency_divider_map/int[10]_i_1/O
                         net (fo=1, routed)           0.000     1.807    first/frequency_divider_map/int_0[10]
    SLICE_X12Y56         FDCE                                         r  first/frequency_divider_map/int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.833     1.961    first/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  first/frequency_divider_map/int_reg[10]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y56         FDCE (Hold_fdce_C_D)         0.131     1.591    first/frequency_divider_map/int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 parmak2/frequency_divider_map/int_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parmak2/frequency_divider_map/int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.585     1.468    parmak2/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  parmak2/frequency_divider_map/int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  parmak2/frequency_divider_map/int_reg[7]/Q
                         net (fo=6, routed)           0.083     1.680    parmak2/frequency_divider_map/int[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.099     1.779 r  parmak2/frequency_divider_map/int[9]_i_1__5/O
                         net (fo=1, routed)           0.000     1.779    parmak2/frequency_divider_map/int_0[9]
    SLICE_X3Y28          FDCE                                         r  parmak2/frequency_divider_map/int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.854     1.981    parmak2/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  parmak2/frequency_divider_map/int_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    parmak2/frequency_divider_map/int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 first/frequency_divider_map/int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first/frequency_divider_map/int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.564     1.447    first/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  first/frequency_divider_map/int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  first/frequency_divider_map/int_reg[0]/Q
                         net (fo=9, routed)           0.117     1.728    first/frequency_divider_map/int[0]
    SLICE_X13Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  first/frequency_divider_map/int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    first/frequency_divider_map/int_0[1]
    SLICE_X13Y56         FDCE                                         r  first/frequency_divider_map/int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.833     1.961    first/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X13Y56         FDCE                                         r  first/frequency_divider_map/int_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y56         FDCE (Hold_fdce_C_D)         0.091     1.551    first/frequency_divider_map/int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y56   first/frequency_divider_map/int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y56   first/frequency_divider_map/int_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y56   first/frequency_divider_map/int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y57   first/frequency_divider_map/int_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y57   first/frequency_divider_map/int_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y57   first/frequency_divider_map/int_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y57   first/frequency_divider_map/int_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56   first/frequency_divider_map/int_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56   first/frequency_divider_map/int_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   first/frequency_divider_map/int_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   first/frequency_divider_map/int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56   first/frequency_divider_map/int_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   first/frequency_divider_map/int_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   first/frequency_divider_map/int_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   first/frequency_divider_map/int_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2408 Endpoints
Min Delay          2408 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[76]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.798ns  (logic 1.453ns (9.196%)  route 14.346ns (90.804%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       14.346    15.798    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y65         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[79]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.798ns  (logic 1.453ns (9.196%)  route 14.346ns (90.804%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       14.346    15.798    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y65         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[64]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.519ns  (logic 1.453ns (9.362%)  route 14.066ns (90.638%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       14.066    15.519    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y63         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[65]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.519ns  (logic 1.453ns (9.362%)  route 14.066ns (90.638%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       14.066    15.519    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y63         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[67]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.519ns  (logic 1.453ns (9.362%)  route 14.066ns (90.638%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       14.066    15.519    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y63         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.371ns  (logic 1.453ns (9.452%)  route 13.918ns (90.548%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       13.918    15.371    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y62         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.371ns  (logic 1.453ns (9.452%)  route 13.918ns (90.548%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       13.918    15.371    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y62         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.371ns  (logic 1.453ns (9.452%)  route 13.918ns (90.548%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       13.918    15.371    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y62         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.371ns  (logic 1.453ns (9.452%)  route 13.918ns (90.548%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       13.918    15.371    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X40Y62         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.080ns  (logic 1.453ns (9.634%)  route 13.627ns (90.366%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       13.627    15.080    second/oynat_bakalim_map/kaydetme1_map/AR[0]
    SLICE_X36Y62         FDCE                                         f  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[12]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]/Q
                         net (fo=23, routed)          0.110     0.251    parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]
    SLICE_X12Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.296 r  parmak1/oynat_bakalim_map/kaydetme1_map/index[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.296    parmak1/oynat_bakalim_map/kaydetme1_map/p_0_in[2]
    SLICE_X12Y13         FDCE                                         r  parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]/Q
                         net (fo=23, routed)          0.114     0.255    parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[1]
    SLICE_X12Y13         LUT4 (Prop_lut4_I1_O)        0.045     0.300 r  parmak1/oynat_bakalim_map/kaydetme1_map/index[3]_i_1__4/O
                         net (fo=1, routed)           0.000     0.300    parmak1/oynat_bakalim_map/kaydetme1_map/p_0_in[3]
    SLICE_X12Y13         FDCE                                         r  parmak1/oynat_bakalim_map/kaydetme1_map/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[78]/C
                            (rising edge-triggered cell FDCE)
  Destination:            five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[78]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE                         0.000     0.000 r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[78]/C
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[78]/Q
                         net (fo=2, routed)           0.117     0.258    five/oynat_bakalim_map/kaydetme1_map/out2[78]
    SLICE_X9Y29          LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur[78]_i_1__3/O
                         net (fo=1, routed)           0.000     0.303    five/oynat_bakalim_map/kaydetme1_map/kabul_olur[78]_i_1__3_n_0
    SLICE_X9Y29          FDCE                                         r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[78]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parmak2/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[66]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parmak2/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[66]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  parmak2/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[66]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  parmak2/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[66]/Q
                         net (fo=2, routed)           0.117     0.258    parmak2/oynat_bakalim_map/kaydetme1_map/out2[66]
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  parmak2/oynat_bakalim_map/kaydetme1_map/kabul_olur[66]_i_1__5/O
                         net (fo=1, routed)           0.000     0.303    parmak2/oynat_bakalim_map/kaydetme1_map/kabul_olur[66]_i_1__5_n_0
    SLICE_X7Y23          FDCE                                         r  parmak2/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[66]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[117]/C
                            (rising edge-triggered cell FDCE)
  Destination:            second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[117]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE                         0.000     0.000 r  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[117]/C
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[117]/Q
                         net (fo=2, routed)           0.117     0.258    second/oynat_bakalim_map/kaydetme1_map/out2[117]
    SLICE_X37Y63         LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  second/oynat_bakalim_map/kaydetme1_map/kabul_olur[117]_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    second/oynat_bakalim_map/kaydetme1_map/kabul_olur[117]_i_1__0_n_0
    SLICE_X37Y63         FDCE                                         r  second/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[117]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[114]/C
                            (rising edge-triggered cell FDCE)
  Destination:            third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[114]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE                         0.000     0.000 r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[114]/C
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[114]/Q
                         net (fo=2, routed)           0.117     0.258    third/oynat_bakalim_map/kaydetme1_map/out2[114]
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur[114]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    third/oynat_bakalim_map/kaydetme1_map/kabul_olur[114]_i_1__1_n_0
    SLICE_X5Y38          FDCE                                         r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[114]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[70]/C
                            (rising edge-triggered cell FDCE)
  Destination:            third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[70]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE                         0.000     0.000 r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[70]/C
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[70]/Q
                         net (fo=2, routed)           0.117     0.258    third/oynat_bakalim_map/kaydetme1_map/out2[70]
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur[70]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    third/oynat_bakalim_map/kaydetme1_map/kabul_olur[70]_i_1__1_n_0
    SLICE_X3Y35          FDCE                                         r  third/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[70]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 first/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[88]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[88]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE                         0.000     0.000 r  first/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[88]/C
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  first/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[88]/Q
                         net (fo=2, routed)           0.121     0.262    first/oynat_bakalim_map/kaydetme1_map/out2[88]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.307 r  first/oynat_bakalim_map/kaydetme1_map/kabul_olur[88]_i_1/O
                         net (fo=1, routed)           0.000     0.307    first/oynat_bakalim_map/kaydetme1_map/kabul_olur[88]_i_1_n_0
    SLICE_X11Y47         FDCE                                         r  first/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[88]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[64]/C
                            (rising edge-triggered cell FDCE)
  Destination:            five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE                         0.000     0.000 r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[64]/C
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[64]/Q
                         net (fo=2, routed)           0.121     0.262    five/oynat_bakalim_map/kaydetme1_map/out2[64]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.045     0.307 r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur[64]_i_1__3/O
                         net (fo=1, routed)           0.000     0.307    five/oynat_bakalim_map/kaydetme1_map/kabul_olur[64]_i_1__3_n_0
    SLICE_X9Y31          FDCE                                         r  five/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[64]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forth/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[76]/C
                            (rising edge-triggered cell FDCE)
  Destination:            forth/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[76]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE                         0.000     0.000 r  forth/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[76]/C
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  forth/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[76]/Q
                         net (fo=2, routed)           0.121     0.262    forth/oynat_bakalim_map/kaydetme1_map/out2[76]
    SLICE_X7Y50          LUT4 (Prop_lut4_I3_O)        0.045     0.307 r  forth/oynat_bakalim_map/kaydetme1_map/kabul_olur[76]_i_1__2/O
                         net (fo=1, routed)           0.000     0.307    forth/oynat_bakalim_map/kaydetme1_map/kabul_olur[76]_i_1__2_n_0
    SLICE_X7Y50          FDCE                                         r  forth/oynat_bakalim_map/kaydetme1_map/kabul_olur_reg[76]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           304 Endpoints
Min Delay           304 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.063ns  (logic 1.453ns (11.122%)  route 11.610ns (88.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.610    13.063    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y56         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y56         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[21]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.063ns  (logic 1.453ns (11.122%)  route 11.610ns (88.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.610    13.063    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y56         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y56         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[22]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.063ns  (logic 1.453ns (11.122%)  route 11.610ns (88.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.610    13.063    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y56         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y56         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[23]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.063ns  (logic 1.453ns (11.122%)  route 11.610ns (88.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.610    13.063    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y56         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y56         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[24]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.925ns  (logic 1.453ns (11.241%)  route 11.472ns (88.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.472    12.925    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y55         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[17]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.925ns  (logic 1.453ns (11.241%)  route 11.472ns (88.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.472    12.925    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y55         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[18]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.925ns  (logic 1.453ns (11.241%)  route 11.472ns (88.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.472    12.925    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y55         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[19]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.925ns  (logic 1.453ns (11.241%)  route 11.472ns (88.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.472    12.925    parmak1/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X41Y55         FDCE                                         f  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437     4.778    parmak1/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  parmak1/oynat_bakalim_map/clock_divider_map/counter_reg[20]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak2/oynat_bakalim_map/clock_divider_map/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.900ns  (logic 1.453ns (11.263%)  route 11.447ns (88.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.447    12.900    parmak2/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X33Y50         FDCE                                         f  parmak2/oynat_bakalim_map/clock_divider_map/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.436     4.777    parmak2/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  parmak2/oynat_bakalim_map/clock_divider_map/counter_reg[21]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak2/oynat_bakalim_map/clock_divider_map/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.900ns  (logic 1.453ns (11.263%)  route 11.447ns (88.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=1400, routed)       11.447    12.900    parmak2/oynat_bakalim_map/clock_divider_map/AR[0]
    SLICE_X33Y50         FDCE                                         f  parmak2/oynat_bakalim_map/clock_divider_map/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.436     4.777    parmak2/oynat_bakalim_map/clock_divider_map/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  parmak2/oynat_bakalim_map/clock_divider_map/counter_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/frequency_divider_map/temp_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.221ns (12.895%)  route 1.493ns (87.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        1.493     1.714    parmak1/frequency_divider_map/AR[0]
    SLICE_X12Y24         FDCE                                         f  parmak1/frequency_divider_map/temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.820     1.947    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y24         FDCE                                         r  parmak1/frequency_divider_map/temp_reg/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/frequency_divider_map/int_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.221ns (11.652%)  route 1.675ns (88.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        1.675     1.896    parmak1/frequency_divider_map/AR[0]
    SLICE_X12Y27         FDCE                                         f  parmak1/frequency_divider_map/int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.823     1.950    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[2]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/frequency_divider_map/int_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.221ns (11.652%)  route 1.675ns (88.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        1.675     1.896    parmak1/frequency_divider_map/AR[0]
    SLICE_X12Y27         FDCE                                         f  parmak1/frequency_divider_map/int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.823     1.950    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[3]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/frequency_divider_map/int_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.221ns (11.652%)  route 1.675ns (88.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        1.675     1.896    parmak1/frequency_divider_map/AR[0]
    SLICE_X12Y27         FDCE                                         f  parmak1/frequency_divider_map/int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.823     1.950    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[4]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/frequency_divider_map/int_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.221ns (10.801%)  route 1.825ns (89.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        1.825     2.046    parmak1/frequency_divider_map/AR[0]
    SLICE_X11Y27         FDCE                                         f  parmak1/frequency_divider_map/int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.823     1.950    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[1]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            parmak1/frequency_divider_map/int_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.221ns (10.801%)  route 1.825ns (89.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        1.825     2.046    parmak1/frequency_divider_map/AR[0]
    SLICE_X10Y27         FDCE                                         f  parmak1/frequency_divider_map/int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.823     1.950    parmak1/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  parmak1/frequency_divider_map/int_reg[5]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            five/frequency_divider_map/int_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.278ns  (logic 0.221ns (9.701%)  route 2.057ns (90.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        2.057     2.278    five/frequency_divider_map/AR[0]
    SLICE_X14Y38         FDCE                                         f  five/frequency_divider_map/int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    five/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  five/frequency_divider_map/int_reg[1]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            five/frequency_divider_map/int_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.278ns  (logic 0.221ns (9.701%)  route 2.057ns (90.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        2.057     2.278    five/frequency_divider_map/AR[0]
    SLICE_X14Y38         FDCE                                         f  five/frequency_divider_map/int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    five/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  five/frequency_divider_map/int_reg[4]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            five/frequency_divider_map/int_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.221ns (9.532%)  route 2.097ns (90.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        2.097     2.318    five/frequency_divider_map/AR[0]
    SLICE_X13Y38         FDCE                                         f  five/frequency_divider_map/int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    five/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  five/frequency_divider_map/int_reg[0]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            five/frequency_divider_map/int_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.221ns (9.532%)  route 2.097ns (90.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=1400, routed)        2.097     2.318    five/frequency_divider_map/AR[0]
    SLICE_X13Y38         FDCE                                         f  five/frequency_divider_map/int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    five/frequency_divider_map/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  five/frequency_divider_map/int_reg[10]/C





