****************************************
Report : qor
Design : cv32e40p_core
Version: O-2018.06-SP1
Date   : Tue Sep 30 04:19:15 2025
****************************************
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner default: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv_32.dlib:cv_32_pp.design'. (TIM-125)
Information: Design Average RC for design cv_32_pp  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.876765 ohm/cut, c = 0.112979 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.512636 ohm/um, via_r = 0.857495 ohm/cut, c = 0.096916 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 36631, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3522, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Scenario           'default'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                     67
Critical Path Length:             34.41
Critical Path Slack:             -29.79
Critical Path Clk Period:          5.00
Total Negative Slack:         -46765.51
No. of Violating Paths:            2300
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             73
Hierarchical Port Count:          11179
Leaf Cell Count:                  34501
Buf/Inv Cell Count:               12056
Buf Cell Count:                    3983
Inv Cell Count:                    8073
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         32243
Sequential Cell Count:             2258
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:           313167.05
Noncombinational Area:         73141.86
Buf/Inv Area:                  92262.30
Total Buffer Area:             47224.63
Total Inverter Area:           45037.67
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         386308.92
Cell Area (netlist and physical only):       386308.91
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             37404
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
