
Adaptive_Cruise_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000288c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  08002a24  08002a24  00012a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003228  08003228  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08003228  08003228  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003228  08003228  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003228  08003228  00013228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800322c  0800322c  0001322c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08003230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000088  080032b8  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  080032b8  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000053d9  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000010c7  00000000  00000000  000254d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004a0  00000000  00000000  000265a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000034b  00000000  00000000  00026a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000027be  00000000  00000000  00026d8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000648a  00000000  00000000  00029549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b1c7  00000000  00000000  0002f9d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000012cc  00000000  00000000  0003ab9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0003be68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000088 	.word	0x20000088
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08002a0c 	.word	0x08002a0c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000008c 	.word	0x2000008c
 80001d4:	08002a0c 	.word	0x08002a0c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <AACC_vSetSpeedLimit>:
static uint8_t gl_u8SpeedLimit = 0;
static uint8_t gl_u8LastSpeed = 0;
static uint8_t gl_u8MotorFlag = 0;

void AACC_vSetSpeedLimit(ST_DCM_cfg_t *dcmCfg ,uint8_t copy_u8SpeedLimit)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	460b      	mov	r3, r1
 80009be:	70fb      	strb	r3, [r7, #3]
	gl_u8SpeedLimit = copy_u8SpeedLimit; /* Setting the speed limit to be global */
 80009c0:	4a08      	ldr	r2, [pc, #32]	; (80009e4 <AACC_vSetSpeedLimit+0x30>)
 80009c2:	78fb      	ldrb	r3, [r7, #3]
 80009c4:	7013      	strb	r3, [r2, #0]
	HDCM_turnOn(dcmCfg); /* turn dc motor on to start moving the car */
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f000 fdf5 	bl	80015b6 <HDCM_turnOn>
	HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"ACC Speed Limit Is Setting \r\n");
 80009cc:	4906      	ldr	r1, [pc, #24]	; (80009e8 <AACC_vSetSpeedLimit+0x34>)
 80009ce:	4807      	ldr	r0, [pc, #28]	; (80009ec <AACC_vSetSpeedLimit+0x38>)
 80009d0:	f000 fe94 	bl	80016fc <HHC05_uddtTransmitString>
	gl_u8MotorFlag = 1;
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <AACC_vSetSpeedLimit+0x3c>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	701a      	strb	r2, [r3, #0]
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200000a4 	.word	0x200000a4
 80009e8:	08002a24 	.word	0x08002a24
 80009ec:	40011000 	.word	0x40011000
 80009f0:	200000a6 	.word	0x200000a6

080009f4 <AACC_vControlingCar>:

void AACC_vControlingCar(ST_DCM_cfg_t *dcmCfg ,uint32_t copy_u32CurrentDistance)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
	if((copy_u32CurrentDistance >= GREEN_RANGE) && (gl_u8LastSpeed < gl_u8SpeedLimit))
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	2b31      	cmp	r3, #49	; 0x31
 8000a02:	d934      	bls.n	8000a6e <AACC_vControlingCar+0x7a>
 8000a04:	4b4b      	ldr	r3, [pc, #300]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000a06:	781a      	ldrb	r2, [r3, #0]
 8000a08:	4b4b      	ldr	r3, [pc, #300]	; (8000b38 <AACC_vControlingCar+0x144>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d22e      	bcs.n	8000a6e <AACC_vControlingCar+0x7a>
	{
		if(gl_u8MotorFlag == 0)
 8000a10:	4b4a      	ldr	r3, [pc, #296]	; (8000b3c <AACC_vControlingCar+0x148>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d11f      	bne.n	8000a58 <AACC_vControlingCar+0x64>
		{
			gl_u8LastSpeed +=5;
 8000a18:	4b46      	ldr	r3, [pc, #280]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	3305      	adds	r3, #5
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	4b44      	ldr	r3, [pc, #272]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000a22:	701a      	strb	r2, [r3, #0]
			HDCM_controlSpeed(gl_u8LastSpeed); /* set the speed of NCC taken from driver */
 8000a24:	4b43      	ldr	r3, [pc, #268]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 fe03 	bl	8001634 <HDCM_controlSpeed>
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"ACC In Green Range \r\n");
 8000a2e:	4944      	ldr	r1, [pc, #272]	; (8000b40 <AACC_vControlingCar+0x14c>)
 8000a30:	4844      	ldr	r0, [pc, #272]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a32:	f000 fe63 	bl	80016fc <HHC05_uddtTransmitString>
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"ACC Current Speed Is : ");
 8000a36:	4944      	ldr	r1, [pc, #272]	; (8000b48 <AACC_vControlingCar+0x154>)
 8000a38:	4842      	ldr	r0, [pc, #264]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a3a:	f000 fe5f 	bl	80016fc <HHC05_uddtTransmitString>
			HHC05_uddtTransmitByte(MUART1_PERIPHERAL,(gl_u8LastSpeed + '0'));
 8000a3e:	4b3d      	ldr	r3, [pc, #244]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	3330      	adds	r3, #48	; 0x30
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	4619      	mov	r1, r3
 8000a48:	483e      	ldr	r0, [pc, #248]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a4a:	f000 fe45 	bl	80016d8 <HHC05_uddtTransmitByte>
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"\r\n");
 8000a4e:	493f      	ldr	r1, [pc, #252]	; (8000b4c <AACC_vControlingCar+0x158>)
 8000a50:	483c      	ldr	r0, [pc, #240]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a52:	f000 fe53 	bl	80016fc <HHC05_uddtTransmitString>
		if(gl_u8MotorFlag == 0)
 8000a56:	e068      	b.n	8000b2a <AACC_vControlingCar+0x136>
		}
		else if(gl_u8MotorFlag == 1)
 8000a58:	4b38      	ldr	r3, [pc, #224]	; (8000b3c <AACC_vControlingCar+0x148>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d164      	bne.n	8000b2a <AACC_vControlingCar+0x136>
		{
			HDCM_turnOn(dcmCfg);
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f000 fda8 	bl	80015b6 <HDCM_turnOn>
			gl_u8MotorFlag = 0;
 8000a66:	4b35      	ldr	r3, [pc, #212]	; (8000b3c <AACC_vControlingCar+0x148>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	701a      	strb	r2, [r3, #0]
		if(gl_u8MotorFlag == 0)
 8000a6c:	e05d      	b.n	8000b2a <AACC_vControlingCar+0x136>
			/* Do Nothing */
		}


	}
	else if((copy_u32CurrentDistance < GREEN_RANGE) && (copy_u32CurrentDistance >= BLUE_RANGE))
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	2b31      	cmp	r3, #49	; 0x31
 8000a72:	d821      	bhi.n	8000ab8 <AACC_vControlingCar+0xc4>
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	2b13      	cmp	r3, #19
 8000a78:	d91e      	bls.n	8000ab8 <AACC_vControlingCar+0xc4>
	{
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"ACC In Blue Range \r\n");
 8000a7a:	4935      	ldr	r1, [pc, #212]	; (8000b50 <AACC_vControlingCar+0x15c>)
 8000a7c:	4831      	ldr	r0, [pc, #196]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a7e:	f000 fe3d 	bl	80016fc <HHC05_uddtTransmitString>
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"No Change In Speed : ");
 8000a82:	4934      	ldr	r1, [pc, #208]	; (8000b54 <AACC_vControlingCar+0x160>)
 8000a84:	482f      	ldr	r0, [pc, #188]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a86:	f000 fe39 	bl	80016fc <HHC05_uddtTransmitString>
		HHC05_uddtTransmitByte(MUART1_PERIPHERAL,(gl_u8LastSpeed + '0'));
 8000a8a:	4b2a      	ldr	r3, [pc, #168]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	3330      	adds	r3, #48	; 0x30
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	4619      	mov	r1, r3
 8000a94:	482b      	ldr	r0, [pc, #172]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a96:	f000 fe1f 	bl	80016d8 <HHC05_uddtTransmitByte>
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"\r\n");
 8000a9a:	492c      	ldr	r1, [pc, #176]	; (8000b4c <AACC_vControlingCar+0x158>)
 8000a9c:	4829      	ldr	r0, [pc, #164]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000a9e:	f000 fe2d 	bl	80016fc <HHC05_uddtTransmitString>
		if(gl_u8MotorFlag == 1)
 8000aa2:	4b26      	ldr	r3, [pc, #152]	; (8000b3c <AACC_vControlingCar+0x148>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d140      	bne.n	8000b2c <AACC_vControlingCar+0x138>
		{
			HDCM_turnOn(dcmCfg);
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f000 fd83 	bl	80015b6 <HDCM_turnOn>
			gl_u8MotorFlag = 0;
 8000ab0:	4b22      	ldr	r3, [pc, #136]	; (8000b3c <AACC_vControlingCar+0x148>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
		if(gl_u8MotorFlag == 1)
 8000ab6:	e039      	b.n	8000b2c <AACC_vControlingCar+0x138>
		else
		{
			/* Do Nothing */;
		}
	}
	else if((copy_u32CurrentDistance < BLUE_RANGE) && (copy_u32CurrentDistance > RED_RANGE))
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	2b13      	cmp	r3, #19
 8000abc:	d830      	bhi.n	8000b20 <AACC_vControlingCar+0x12c>
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d02d      	beq.n	8000b20 <AACC_vControlingCar+0x12c>
	{
		if(gl_u8LastSpeed > 0)
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d01f      	beq.n	8000b0c <AACC_vControlingCar+0x118>
		{
			gl_u8LastSpeed -=10;
 8000acc:	4b19      	ldr	r3, [pc, #100]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	3b0a      	subs	r3, #10
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000ad6:	701a      	strb	r2, [r3, #0]
			HDCM_controlSpeed(gl_u8LastSpeed); /* set the speed of NCC taken from driver */
 8000ad8:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fda9 	bl	8001634 <HDCM_controlSpeed>
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"ACC In Red Range \r\n");
 8000ae2:	491d      	ldr	r1, [pc, #116]	; (8000b58 <AACC_vControlingCar+0x164>)
 8000ae4:	4817      	ldr	r0, [pc, #92]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000ae6:	f000 fe09 	bl	80016fc <HHC05_uddtTransmitString>
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"ACC Current Speed Is : ");
 8000aea:	4917      	ldr	r1, [pc, #92]	; (8000b48 <AACC_vControlingCar+0x154>)
 8000aec:	4815      	ldr	r0, [pc, #84]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000aee:	f000 fe05 	bl	80016fc <HHC05_uddtTransmitString>
			HHC05_uddtTransmitByte(MUART1_PERIPHERAL,(gl_u8LastSpeed + '0'));
 8000af2:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <AACC_vControlingCar+0x140>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	3330      	adds	r3, #48	; 0x30
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	4619      	mov	r1, r3
 8000afc:	4811      	ldr	r0, [pc, #68]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000afe:	f000 fdeb 	bl	80016d8 <HHC05_uddtTransmitByte>
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"\r\n");
 8000b02:	4912      	ldr	r1, [pc, #72]	; (8000b4c <AACC_vControlingCar+0x158>)
 8000b04:	480f      	ldr	r0, [pc, #60]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000b06:	f000 fdf9 	bl	80016fc <HHC05_uddtTransmitString>
		if(gl_u8LastSpeed > 0)
 8000b0a:	e00f      	b.n	8000b2c <AACC_vControlingCar+0x138>
		}
		else
		{
			HDCM_turnOff(dcmCfg);
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f000 fd31 	bl	8001574 <HDCM_turnOff>
			gl_u8MotorFlag = 1;
 8000b12:	4b0a      	ldr	r3, [pc, #40]	; (8000b3c <AACC_vControlingCar+0x148>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	701a      	strb	r2, [r3, #0]
			HDCM_controlSpeed(1);
 8000b18:	2001      	movs	r0, #1
 8000b1a:	f000 fd8b 	bl	8001634 <HDCM_controlSpeed>
		if(gl_u8LastSpeed > 0)
 8000b1e:	e005      	b.n	8000b2c <AACC_vControlingCar+0x138>
		}

	}
	else
	{
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Reach Speed Limit\r\n");
 8000b20:	490e      	ldr	r1, [pc, #56]	; (8000b5c <AACC_vControlingCar+0x168>)
 8000b22:	4808      	ldr	r0, [pc, #32]	; (8000b44 <AACC_vControlingCar+0x150>)
 8000b24:	f000 fdea 	bl	80016fc <HHC05_uddtTransmitString>

	}
}
 8000b28:	e000      	b.n	8000b2c <AACC_vControlingCar+0x138>
		if(gl_u8MotorFlag == 0)
 8000b2a:	bf00      	nop
}
 8000b2c:	bf00      	nop
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	200000a5 	.word	0x200000a5
 8000b38:	200000a4 	.word	0x200000a4
 8000b3c:	200000a6 	.word	0x200000a6
 8000b40:	08002a44 	.word	0x08002a44
 8000b44:	40011000 	.word	0x40011000
 8000b48:	08002a5c 	.word	0x08002a5c
 8000b4c:	08002a74 	.word	0x08002a74
 8000b50:	08002a78 	.word	0x08002a78
 8000b54:	08002a90 	.word	0x08002a90
 8000b58:	08002aa8 	.word	0x08002aa8
 8000b5c:	08002abc 	.word	0x08002abc

08000b60 <AACC_vStopAcc>:


void AACC_vStopAcc(ST_DCM_cfg_t *dcmCfg )
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
	if(dcmCfg != PTR_NULL)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d005      	beq.n	8000b7a <AACC_vStopAcc+0x1a>
	{
		HDCM_turnOff(dcmCfg);
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f000 fd00 	bl	8001574 <HDCM_turnOff>
		HDCM_controlSpeed(1);
 8000b74:	2001      	movs	r0, #1
 8000b76:	f000 fd5d 	bl	8001634 <HDCM_controlSpeed>
	}
	else
	{
		/* Do Nothing */
	}
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <AAEB_vIsReady>:
#include "../../../Inc/APPLICATION/Automatic_Emergency_Brake/aeb_interface.h"



void AAEB_vIsReady(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	/* transmit a massage for the driver with UART */
	HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Automatic Emergency Brake Is Ready \r\n");
 8000b88:	4902      	ldr	r1, [pc, #8]	; (8000b94 <AAEB_vIsReady+0x10>)
 8000b8a:	4803      	ldr	r0, [pc, #12]	; (8000b98 <AAEB_vIsReady+0x14>)
 8000b8c:	f000 fdb6 	bl	80016fc <HHC05_uddtTransmitString>
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	08002ad0 	.word	0x08002ad0
 8000b98:	40011000 	.word	0x40011000

08000b9c <ESP_Callback>:
 * @brief callback function will execute when UART2 receive any thing
 *
 */

void ESP_Callback(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	/* Receive read register of UART2 in gl_u8Uart2Buffer variable  */
	gl_u8Uart2Buffer = MUART2_PERIPHERAL->MUSART_DR;
 8000ba0:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <ESP_Callback+0x30>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <ESP_Callback+0x34>)
 8000ba8:	701a      	strb	r2, [r3, #0]
	/* check if the data equal to 'm' */
	if(gl_u8Uart2Buffer == 'm')
 8000baa:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <ESP_Callback+0x34>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b6d      	cmp	r3, #109	; 0x6d
 8000bb0:	d109      	bne.n	8000bc6 <ESP_Callback+0x2a>
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		MUSART_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Their is a new firmware on server\r\n");
 8000bb2:	4908      	ldr	r1, [pc, #32]	; (8000bd4 <ESP_Callback+0x38>)
 8000bb4:	4808      	ldr	r0, [pc, #32]	; (8000bd8 <ESP_Callback+0x3c>)
 8000bb6:	f001 fd18 	bl	80025ea <MUSART_uddtTransmitString>
		/* set gl_u8NewFirmwareFlag to indicate car system that a new firmware is available */
		gl_u8NewFirmwareFlag = 1;
 8000bba:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <ESP_Callback+0x40>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	701a      	strb	r2, [r3, #0]
		gl_u8Uart2Buffer = STR_NULL;
 8000bc0:	4b03      	ldr	r3, [pc, #12]	; (8000bd0 <ESP_Callback+0x34>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		/*Do Nothing */
	}
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40004400 	.word	0x40004400
 8000bd0:	200000b9 	.word	0x200000b9
 8000bd4:	08002af8 	.word	0x08002af8
 8000bd8:	40011000 	.word	0x40011000
 8000bdc:	200000b7 	.word	0x200000b7

08000be0 <HC05_Callback>:

void HC05_Callback(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	/* Receive read register of UART1 in gl_u8Uart1Buffer variable  */
	gl_u8Uart1Buffer = MUART1_PERIPHERAL->MUSART_DR;
 8000be4:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <HC05_Callback+0x2c>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <HC05_Callback+0x30>)
 8000bec:	701a      	strb	r2, [r3, #0]
	gl_uddtCarCondation = ABCM_uddtDetermineCarState(gl_u8Uart1Buffer);
 8000bee:	4b08      	ldr	r3, [pc, #32]	; (8000c10 <HC05_Callback+0x30>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 f99e 	bl	8000f34 <ABCM_uddtDetermineCarState>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4b05      	ldr	r3, [pc, #20]	; (8000c14 <HC05_Callback+0x34>)
 8000bfe:	701a      	strb	r2, [r3, #0]
	gl_u8Uart1Buffer = STR_NULL;
 8000c00:	4b03      	ldr	r3, [pc, #12]	; (8000c10 <HC05_Callback+0x30>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]

}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40011000 	.word	0x40011000
 8000c10:	200000b8 	.word	0x200000b8
 8000c14:	200000ad 	.word	0x200000ad

08000c18 <ABCM_vSysInit>:
 * @param  : void
 * @return : void
 */

void ABCM_vSysInit(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08c      	sub	sp, #48	; 0x30
 8000c1c:	af00      	add	r7, sp, #0
	/*############################ configure clock to all of the system #################################*/

	/* enable RCC of micro_controller  */
	MRCC_Init();
 8000c1e:	f001 f89f 	bl	8001d60 <MRCC_Init>
	/* enable clock to PORTA  */
	MRCC_enablePeripheral(MRCC_AHP1_BUS, MRCC_GPIOA_PERIPHERAL);
 8000c22:	2100      	movs	r1, #0
 8000c24:	2000      	movs	r0, #0
 8000c26:	f001 f8c1 	bl	8001dac <MRCC_enablePeripheral>
	/* enable clock to TIMER2 */
	MRCC_enablePeripheral(MRCC_APB1_BUS, MRCC_TIM2_PERIPHERAL);
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2002      	movs	r0, #2
 8000c2e:	f001 f8bd 	bl	8001dac <MRCC_enablePeripheral>
	/* enable clock to PORTB  */
	MRCC_enablePeripheral(MRCC_AHP1_BUS, MRCC_GPIOB_PERIPHERAL);
 8000c32:	2101      	movs	r1, #1
 8000c34:	2000      	movs	r0, #0
 8000c36:	f001 f8b9 	bl	8001dac <MRCC_enablePeripheral>
	/* enable clock to USART1 */
	MRCC_enablePeripheral(MRCC_APB2_BUS, MRCC_USART1_PERIPHERAL);
 8000c3a:	2104      	movs	r1, #4
 8000c3c:	2003      	movs	r0, #3
 8000c3e:	f001 f8b5 	bl	8001dac <MRCC_enablePeripheral>
	/* enable clock to USART2 */
	MRCC_enablePeripheral(MRCC_APB1_BUS, MRCC_USART2_PERIPHERAL);
 8000c42:	2111      	movs	r1, #17
 8000c44:	2002      	movs	r0, #2
 8000c46:	f001 f8b1 	bl	8001dac <MRCC_enablePeripheral>
	/* enable clock to TIMER3 */
	MRCC_enablePeripheral(MRCC_APB1_BUS, MRCC_TIM3_PERIPHERAL);
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	2002      	movs	r0, #2
 8000c4e:	f001 f8ad 	bl	8001dac <MRCC_enablePeripheral>
	/*will remove*/
	HLIDAR_controlSpeed(50);
 8000c52:	2032      	movs	r0, #50	; 0x32
 8000c54:	f001 faec 	bl	8002230 <HLIDAR_controlSpeed>

	/*################################################### Configure NVIC groups ##################################################*/

	/* set NVIC groups to 16 priority group & no sub priority   */
	MNVIC_SetInterruptGroup(GP_16_SP_00);
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f001 f85b 	bl	8001d14 <MNVIC_SetInterruptGroup>
	/* set UART1 receive interrupt to priority group one & without sub priority */
	MNVIC_SetInterruptPriority(37 , GP_16_SP_00 ,1,0);
 8000c5e:	2300      	movs	r3, #0
 8000c60:	2201      	movs	r2, #1
 8000c62:	2100      	movs	r1, #0
 8000c64:	2025      	movs	r0, #37	; 0x25
 8000c66:	f000 fff5 	bl	8001c54 <MNVIC_SetInterruptPriority>
	/*enable UART1 receive interrupt*/
	MNVIC_enableInterrupt(37);
 8000c6a:	2025      	movs	r0, #37	; 0x25
 8000c6c:	f000 ffc8 	bl	8001c00 <MNVIC_enableInterrupt>
	/* set UART2 receive interrupt to priority group two & without sub priority */
	MNVIC_SetInterruptPriority(38 , GP_16_SP_00 ,2,0);
 8000c70:	2300      	movs	r3, #0
 8000c72:	2202      	movs	r2, #2
 8000c74:	2100      	movs	r1, #0
 8000c76:	2026      	movs	r0, #38	; 0x26
 8000c78:	f000 ffec 	bl	8001c54 <MNVIC_SetInterruptPriority>
	/*enable UART2 receive interrupt*/
	MNVIC_enableInterrupt(38);
 8000c7c:	2026      	movs	r0, #38	; 0x26
 8000c7e:	f000 ffbf 	bl	8001c00 <MNVIC_enableInterrupt>

	/*###################################### Configure USART2 pins for EspMcu #################################################*/
	/*initialise ALT pinA2 for UART */
	ST_MGPIO_altPinCfg_t lo_altUartPinA2 = {MGPIOA_PERIPHERAL,MGPIO_PIN2,MGPIO_ALTFN_7,
 8000c82:	4a24      	ldr	r2, [pc, #144]	; (8000d14 <ABCM_vSysInit+0xfc>)
 8000c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c88:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			MGPIO_OUTPUT_RESISTOR_PUSH_PULL,MGPIO_OUTPUT_SPEED_MEDIUM,MGPIO_PULL_FLOATING};
	/*initialise ALT pinA3 for UART */
	ST_MGPIO_altPinCfg_t lo_altUartPinA3 = {MGPIOA_PERIPHERAL,MGPIO_PIN3,MGPIO_ALTFN_7,
 8000c8e:	4a22      	ldr	r2, [pc, #136]	; (8000d18 <ABCM_vSysInit+0x100>)
 8000c90:	f107 0318 	add.w	r3, r7, #24
 8000c94:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c96:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			MGPIO_OUTPUT_RESISTOR_PUSH_PULL,MGPIO_OUTPUT_SPEED_MEDIUM,MGPIO_PULL_FLOATING};
	/* set pin A2 to alternate
	 * set pin A2 to be push pull
	 * set pin A2 speed to medium
	 * set pin A2 alternate 7 */
	MGPIO_uddtInitAltPin(&lo_altUartPinA2);
 8000c9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 ff5b 	bl	8001b5a <MGPIO_uddtInitAltPin>
	/* set pin A3 to alternate
	 * set pin A3 to be push pull
	 * set pin A3 speed to medium
	 * set pin A3 alternate 7 */
	MGPIO_uddtInitAltPin(&lo_altUartPinA3);
 8000ca4:	f107 0318 	add.w	r3, r7, #24
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 ff56 	bl	8001b5a <MGPIO_uddtInitAltPin>

	/*initialise UART2 to use with EspMc */
	MUSART_uddtInit(MUART2_PERIPHERAL , &gl_uddtUartOfESP);
 8000cae:	491b      	ldr	r1, [pc, #108]	; (8000d1c <ABCM_vSysInit+0x104>)
 8000cb0:	481b      	ldr	r0, [pc, #108]	; (8000d20 <ABCM_vSysInit+0x108>)
 8000cb2:	f001 faf1 	bl	8002298 <MUSART_uddtInit>
	/*enable UART2 to use with EspMc */
	MUSART_uddtEnable(MUART2_PERIPHERAL);
 8000cb6:	481a      	ldr	r0, [pc, #104]	; (8000d20 <ABCM_vSysInit+0x108>)
 8000cb8:	f001 fc4e 	bl	8002558 <MUSART_uddtEnable>
	/*initialise interrupt of UART2 */
	MUSART_RxIntSetStatus(MUART2_PERIPHERAL , MUSART_ENABLE);
 8000cbc:	2101      	movs	r1, #1
 8000cbe:	4818      	ldr	r0, [pc, #96]	; (8000d20 <ABCM_vSysInit+0x108>)
 8000cc0:	f001 fd19 	bl	80026f6 <MUSART_RxIntSetStatus>
	/*set callback function of the receive interrupt with function  ESP_uartCallback*/
	MUSART2_uddtSetCallBack(ESP_Callback);
 8000cc4:	4817      	ldr	r0, [pc, #92]	; (8000d24 <ABCM_vSysInit+0x10c>)
 8000cc6:	f001 fd5b 	bl	8002780 <MUSART2_uddtSetCallBack>


	/*###################################### Configure HC05 GPIO pins #########################################################*/
	/*initialise ALT pinB6 for UART */
	ST_MGPIO_altPinCfg_t lo_altUartPinB6 = {MGPIOB_PERIPHERAL,MGPIO_PIN6,MGPIO_ALTFN_7,
 8000cca:	4a17      	ldr	r2, [pc, #92]	; (8000d28 <ABCM_vSysInit+0x110>)
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cd2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			MGPIO_OUTPUT_RESISTOR_PUSH_PULL,MGPIO_OUTPUT_SPEED_MEDIUM,MGPIO_PULL_FLOATING};
	/*initialise ALT pinB7 for UART */
	ST_MGPIO_altPinCfg_t lo_altUartPinB7 = {MGPIOB_PERIPHERAL,MGPIO_PIN7,MGPIO_ALTFN_7,
 8000cd6:	4a15      	ldr	r2, [pc, #84]	; (8000d2c <ABCM_vSysInit+0x114>)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cdc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			MGPIO_OUTPUT_RESISTOR_PUSH_PULL,MGPIO_OUTPUT_SPEED_MEDIUM,MGPIO_PULL_FLOATING};
	/* set pin b6 to alternate
	 * set pin b6 to be push pull
	 * set pin b6 speed to medium
	 * set pin b6 alternate 7 */
	MGPIO_uddtInitAltPin(&lo_altUartPinB6);
 8000ce0:	f107 030c 	add.w	r3, r7, #12
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f000 ff38 	bl	8001b5a <MGPIO_uddtInitAltPin>
	/* set pin b7 to alternate
	 * set pin b7 to be push pull
	 * set pin b7 speed to medium
	 * set pin b7 alternate 7 */
	MGPIO_uddtInitAltPin(&lo_altUartPinB7);
 8000cea:	463b      	mov	r3, r7
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 ff34 	bl	8001b5a <MGPIO_uddtInitAltPin>

	/* ##################################### Initialise interface module application ############################################*/

	/* initialise communication between car and driver*/
	AUDI_vInitInterface(MUART1_PERIPHERAL , &gl_uddtUartOfHC05 ,HC05_Callback);
 8000cf2:	4a0f      	ldr	r2, [pc, #60]	; (8000d30 <ABCM_vSysInit+0x118>)
 8000cf4:	490f      	ldr	r1, [pc, #60]	; (8000d34 <ABCM_vSysInit+0x11c>)
 8000cf6:	4810      	ldr	r0, [pc, #64]	; (8000d38 <ABCM_vSysInit+0x120>)
 8000cf8:	f000 fb3a 	bl	8001370 <AUDI_vInitInterface>

	/* ##################################### Initialise dc_motors of the car ####################################################*/

	/* initialise the 4 wheel of car to be ready to use */
	HDCM_init(&wheelControl);
 8000cfc:	480f      	ldr	r0, [pc, #60]	; (8000d3c <ABCM_vSysInit+0x124>)
 8000cfe:	f000 fbb1 	bl	8001464 <HDCM_init>
	/* turn dc_motors on to be ready */
	HDCM_turnOn(&wheelControl);
 8000d02:	480e      	ldr	r0, [pc, #56]	; (8000d3c <ABCM_vSysInit+0x124>)
 8000d04:	f000 fc57 	bl	80015b6 <HDCM_turnOn>

	/* Will Be Removed */
	ultra_init();
 8000d08:	f000 fd4e 	bl	80017a8 <ultra_init>
}
 8000d0c:	bf00      	nop
 8000d0e:	3730      	adds	r7, #48	; 0x30
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	08002b1c 	.word	0x08002b1c
 8000d18:	08002b28 	.word	0x08002b28
 8000d1c:	20000024 	.word	0x20000024
 8000d20:	40004400 	.word	0x40004400
 8000d24:	08000b9d 	.word	0x08000b9d
 8000d28:	08002b34 	.word	0x08002b34
 8000d2c:	08002b40 	.word	0x08002b40
 8000d30:	08000be1 	.word	0x08000be1
 8000d34:	20000010 	.word	0x20000010
 8000d38:	40011000 	.word	0x40011000
 8000d3c:	20000000 	.word	0x20000000

08000d40 <ABCM_vSysMangment>:
 * @param  : void
 * @return : void
 */

void ABCM_vSysMangment(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
	while(1)
	{
		// Send ultra_sonic pulse will removed
		send_pulse();
 8000d46:	f000 fd45 	bl	80017d4 <send_pulse>

		/* Measure distance will removed */
		gl_u32distance = measure_distance();
 8000d4a:	f000 fd59 	bl	8001800 <measure_distance>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	4a68      	ldr	r2, [pc, #416]	; (8000ef4 <ABCM_vSysMangment+0x1b4>)
 8000d52:	6013      	str	r3, [r2, #0]

		 /* Delay before next measurement */
		delay_us(10000); // 500ms delay
 8000d54:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d58:	f000 fd10 	bl	800177c <delay_us>
//		else{/*Do Nothing*/};



		/* switch to perform a action depend on the car state  */
		switch(gl_uddtCarCondation)
 8000d5c:	4b66      	ldr	r3, [pc, #408]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b09      	cmp	r3, #9
 8000d62:	d8f0      	bhi.n	8000d46 <ABCM_vSysMangment+0x6>
 8000d64:	a201      	add	r2, pc, #4	; (adr r2, 8000d6c <ABCM_vSysMangment+0x2c>)
 8000d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6a:	bf00      	nop
 8000d6c:	08000d95 	.word	0x08000d95
 8000d70:	08000da7 	.word	0x08000da7
 8000d74:	08000e41 	.word	0x08000e41
 8000d78:	08000dc9 	.word	0x08000dc9
 8000d7c:	08000e2d 	.word	0x08000e2d
 8000d80:	08000db5 	.word	0x08000db5
 8000d84:	08000e9f 	.word	0x08000e9f
 8000d88:	08000eb5 	.word	0x08000eb5
 8000d8c:	08000d47 	.word	0x08000d47
 8000d90:	08000ecb 	.word	0x08000ecb
		{
		case ABCM_CAR_STANDBY :
		{
			/* Show simple dash_board for car statues on UART */
			AUDI_vStandByDashboard(MUART1_PERIPHERAL);
 8000d94:	4859      	ldr	r0, [pc, #356]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000d96:	f000 fb03 	bl	80013a0 <AUDI_vStandByDashboard>
			/* Initialise AEB of the car */
			AAEB_vIsReady();
 8000d9a:	f7ff fef3 	bl	8000b84 <AAEB_vIsReady>
			/* assign car state as ABCM_CAR_IDLE */
			gl_uddtCarCondation = ABCM_CAR_IDLE;
 8000d9e:	4b56      	ldr	r3, [pc, #344]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000da0:	2208      	movs	r2, #8
 8000da2:	701a      	strb	r2, [r3, #0]
			/* break the switch */
			break;
 8000da4:	e0a4      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
		}
		case ABCM_CAR_ON :
		{
			/* Show simple dash_board for car options on UART */
			AUDI_vOnDashboard(MUART1_PERIPHERAL);
 8000da6:	4855      	ldr	r0, [pc, #340]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000da8:	f000 fb36 	bl	8001418 <AUDI_vOnDashboard>
			/* assign car state as ABCM_CAR_IDLE */
			gl_uddtCarCondation = ABCM_CAR_IDLE;
 8000dac:	4b52      	ldr	r3, [pc, #328]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000dae:	2208      	movs	r2, #8
 8000db0:	701a      	strb	r2, [r3, #0]
			/* break the switch */
			break;
 8000db2:	e09d      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
			break;
		}
		case ABCM_CAR_GET_FAULT :
		{
			/* send the action to function that determine the fault & what to do */
			gl_uddtCarCondation = ABCM_uddtFaultDetection(gl_uddtFaultCode);
 8000db4:	4b52      	ldr	r3, [pc, #328]	; (8000f00 <ABCM_vSysMangment+0x1c0>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 fa1d 	bl	80011f8 <ABCM_uddtFaultDetection>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4b4d      	ldr	r3, [pc, #308]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000dc4:	701a      	strb	r2, [r3, #0]
			/* break the switch */
			break;
 8000dc6:	e093      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
			/* local variable to store data sanded by UART */
			uint8_t lo_u8StrDriverSpeed[10];
			/* local variable will store driver wanted speed */
			uint8_t lo_u8IntSpeed;
			/* transmit a massage for the driver with UART */
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Set Acc Speed Limit \r\n");
 8000dc8:	494e      	ldr	r1, [pc, #312]	; (8000f04 <ABCM_vSysMangment+0x1c4>)
 8000dca:	484c      	ldr	r0, [pc, #304]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000dcc:	f000 fc96 	bl	80016fc <HHC05_uddtTransmitString>
			/* take the speed from driver with UART */
			HHC05_uddtReceiveStringAsynchBlocking(MUART1_PERIPHERAL , lo_u8StrDriverSpeed);
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4849      	ldr	r0, [pc, #292]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000dd8:	f000 fca0 	bl	800171c <HHC05_uddtReceiveStringAsynchBlocking>
			/* Convert the speed from string to integer  by ATOI function is a built in function in string library */
			lo_u8IntSpeed = atoi((char *)lo_u8StrDriverSpeed);
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	4618      	mov	r0, r3
 8000de2:	f001 fd42 	bl	800286a <atoi>
 8000de6:	4603      	mov	r3, r0
 8000de8:	75fb      	strb	r3, [r7, #23]
			/* clear all of the array to avoid any data corruption in
			 * next use by MEMSET function is a built in function */
			memset(lo_u8StrDriverSpeed, '\0', sizeof(lo_u8StrDriverSpeed));
 8000dea:	f107 030c 	add.w	r3, r7, #12
 8000dee:	220a      	movs	r2, #10
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f001 fdca 	bl	800298c <memset>
			/* Check validation of the speed in the range from 0 to 100 */
			if((lo_u8IntSpeed >= 1) && (lo_u8IntSpeed <= 100))
 8000df8:	7dfb      	ldrb	r3, [r7, #23]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d00f      	beq.n	8000e1e <ABCM_vSysMangment+0xde>
 8000dfe:	7dfb      	ldrb	r3, [r7, #23]
 8000e00:	2b64      	cmp	r3, #100	; 0x64
 8000e02:	d80c      	bhi.n	8000e1e <ABCM_vSysMangment+0xde>
			{
				/* call function that will control the ACC and pass to it the motors strut and wanted speed */
				AACC_vSetSpeedLimit(&wheelControl , lo_u8IntSpeed);
 8000e04:	7dfb      	ldrb	r3, [r7, #23]
 8000e06:	4619      	mov	r1, r3
 8000e08:	483f      	ldr	r0, [pc, #252]	; (8000f08 <ABCM_vSysMangment+0x1c8>)
 8000e0a:	f7ff fdd3 	bl	80009b4 <AACC_vSetSpeedLimit>
				/* transmit a massage for the driver with UART */
				HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"To Stop Acc In Any Time Press z \r\n");
 8000e0e:	493f      	ldr	r1, [pc, #252]	; (8000f0c <ABCM_vSysMangment+0x1cc>)
 8000e10:	483a      	ldr	r0, [pc, #232]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000e12:	f000 fc73 	bl	80016fc <HHC05_uddtTransmitString>
				/* assign car state as ABCM_CAR_ACC_ACTIVE */
				gl_uddtCarCondation = ABCM_CAR_ACC_ACTIVE;
 8000e16:	4b38      	ldr	r3, [pc, #224]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000e18:	2204      	movs	r2, #4
 8000e1a:	701a      	strb	r2, [r3, #0]
				gl_uddtFaultCode = ABCM_FAULT_SPEED_RANGE_INVALID;
				/* assign car state as ABCM_CAR_GET_FAULT */
				gl_uddtCarCondation = ABCM_CAR_GET_FAULT;
			}
			/* break the switch */
			break;
 8000e1c:	e068      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
				gl_uddtFaultCode = ABCM_FAULT_SPEED_RANGE_INVALID;
 8000e1e:	4b38      	ldr	r3, [pc, #224]	; (8000f00 <ABCM_vSysMangment+0x1c0>)
 8000e20:	2207      	movs	r2, #7
 8000e22:	701a      	strb	r2, [r3, #0]
				gl_uddtCarCondation = ABCM_CAR_GET_FAULT;
 8000e24:	4b34      	ldr	r3, [pc, #208]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000e26:	2205      	movs	r2, #5
 8000e28:	701a      	strb	r2, [r3, #0]
			break;
 8000e2a:	e061      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
		}
		case ABCM_CAR_ACC_ACTIVE :
		{
			/* call function that will control the ACC and pass to it the motors strut & LIDAR reading of distance */
			AACC_vControlingCar(&wheelControl , gl_u32distance);
 8000e2c:	4b31      	ldr	r3, [pc, #196]	; (8000ef4 <ABCM_vSysMangment+0x1b4>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4619      	mov	r1, r3
 8000e32:	4835      	ldr	r0, [pc, #212]	; (8000f08 <ABCM_vSysMangment+0x1c8>)
 8000e34:	f7ff fdde 	bl	80009f4 <AACC_vControlingCar>
			/* assign car state as ABCM_CAR_IDLE */
			gl_uddtCarCondation = ABCM_CAR_IDLE;
 8000e38:	4b2f      	ldr	r3, [pc, #188]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000e3a:	2208      	movs	r2, #8
 8000e3c:	701a      	strb	r2, [r3, #0]
			/* break the switch */
			break;
 8000e3e:	e057      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
			/* local variable to store data sanded by UART */
			uint8_t lo_u8StrDriverSpeed[10];
			/* local variable will store driver wanted speed */
			uint8_t lo_u8IntSpeed;
			/* transmit a massage for the driver with UART */
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Set Ncc Speed Limit \r\n");
 8000e40:	4933      	ldr	r1, [pc, #204]	; (8000f10 <ABCM_vSysMangment+0x1d0>)
 8000e42:	482e      	ldr	r0, [pc, #184]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000e44:	f000 fc5a 	bl	80016fc <HHC05_uddtTransmitString>
			/* take the speed from driver with UART */
			HHC05_uddtReceiveStringAsynchBlocking(MUART1_PERIPHERAL , lo_u8StrDriverSpeed);
 8000e48:	463b      	mov	r3, r7
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	482b      	ldr	r0, [pc, #172]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000e4e:	f000 fc65 	bl	800171c <HHC05_uddtReceiveStringAsynchBlocking>
			/* Convert the speed from string to integer  by ATOI function is a built in function in string library */
			lo_u8IntSpeed = atoi((char *)lo_u8StrDriverSpeed);
 8000e52:	463b      	mov	r3, r7
 8000e54:	4618      	mov	r0, r3
 8000e56:	f001 fd08 	bl	800286a <atoi>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	75bb      	strb	r3, [r7, #22]
			/* clear all of the array to avoid any data corruption in
			 * next use by MEMSET function is a built in function */
			memset(lo_u8StrDriverSpeed, '\0', sizeof(lo_u8StrDriverSpeed));
 8000e5e:	463b      	mov	r3, r7
 8000e60:	220a      	movs	r2, #10
 8000e62:	2100      	movs	r1, #0
 8000e64:	4618      	mov	r0, r3
 8000e66:	f001 fd91 	bl	800298c <memset>
			/* Check validation of the speed in the range from 0 to 100 */
			if((lo_u8IntSpeed >= 1) && (lo_u8IntSpeed <= 100))
 8000e6a:	7dbb      	ldrb	r3, [r7, #22]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d00f      	beq.n	8000e90 <ABCM_vSysMangment+0x150>
 8000e70:	7dbb      	ldrb	r3, [r7, #22]
 8000e72:	2b64      	cmp	r3, #100	; 0x64
 8000e74:	d80c      	bhi.n	8000e90 <ABCM_vSysMangment+0x150>
			{
				/* call function that will control the NCC and pass to it the motors strut and wanted speed */
				ANCC_vSetNccSpeed(&wheelControl , lo_u8IntSpeed);
 8000e76:	7dbb      	ldrb	r3, [r7, #22]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4823      	ldr	r0, [pc, #140]	; (8000f08 <ABCM_vSysMangment+0x1c8>)
 8000e7c:	f000 fa50 	bl	8001320 <ANCC_vSetNccSpeed>
				/* transmit a massage for the driver with UART */
				HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"To Stop Ncc In Any Time Press k \r\n");
 8000e80:	4924      	ldr	r1, [pc, #144]	; (8000f14 <ABCM_vSysMangment+0x1d4>)
 8000e82:	481e      	ldr	r0, [pc, #120]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000e84:	f000 fc3a 	bl	80016fc <HHC05_uddtTransmitString>
				/* assign car state as ABCM_CAR_RECVINIG */
				gl_uddtCarCondation = ABCM_CAR_IDLE;
 8000e88:	4b1b      	ldr	r3, [pc, #108]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000e8a:	2208      	movs	r2, #8
 8000e8c:	701a      	strb	r2, [r3, #0]
				gl_uddtFaultCode = ABCM_FAULT_SPEED_RANGE_INVALID;
				/* assign car state as ABCM_CAR_GET_FAULT */
				gl_uddtCarCondation = ABCM_CAR_GET_FAULT;
			}
			/* break the switch */
			break;
 8000e8e:	e02f      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
				gl_uddtFaultCode = ABCM_FAULT_SPEED_RANGE_INVALID;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <ABCM_vSysMangment+0x1c0>)
 8000e92:	2207      	movs	r2, #7
 8000e94:	701a      	strb	r2, [r3, #0]
				gl_uddtCarCondation = ABCM_CAR_GET_FAULT;
 8000e96:	4b18      	ldr	r3, [pc, #96]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000e98:	2205      	movs	r2, #5
 8000e9a:	701a      	strb	r2, [r3, #0]
			break;
 8000e9c:	e028      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
		}
		case ABCM_CAR_NCC_OFF :
		{
			/* call function that will stop the NCC and pass to it the motors strut */
			ANCC_vStopNcc(&wheelControl);
 8000e9e:	481a      	ldr	r0, [pc, #104]	; (8000f08 <ABCM_vSysMangment+0x1c8>)
 8000ea0:	f000 fa58 	bl	8001354 <ANCC_vStopNcc>
			/* transmit a massage for the driver with UART */
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Ncc Is Stopped \r\n");
 8000ea4:	491c      	ldr	r1, [pc, #112]	; (8000f18 <ABCM_vSysMangment+0x1d8>)
 8000ea6:	4815      	ldr	r0, [pc, #84]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000ea8:	f000 fc28 	bl	80016fc <HHC05_uddtTransmitString>
			/* assign car state as ABCM_CAR_ON */
			gl_uddtCarCondation = ABCM_CAR_ON;
 8000eac:	4b12      	ldr	r3, [pc, #72]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	701a      	strb	r2, [r3, #0]
			/* break the switch */
			break;
 8000eb2:	e01d      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
		}
		case ABCM_CAR_ACC_OFF :
		{
			/* call function that will stop the ACC and pass to it the motors strut */
			AACC_vStopAcc(&wheelControl);
 8000eb4:	4814      	ldr	r0, [pc, #80]	; (8000f08 <ABCM_vSysMangment+0x1c8>)
 8000eb6:	f7ff fe53 	bl	8000b60 <AACC_vStopAcc>
			/* transmit a massage for the driver with UART */
			HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Acc Is Stopped \r\n");
 8000eba:	4918      	ldr	r1, [pc, #96]	; (8000f1c <ABCM_vSysMangment+0x1dc>)
 8000ebc:	480f      	ldr	r0, [pc, #60]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000ebe:	f000 fc1d 	bl	80016fc <HHC05_uddtTransmitString>
			/* assign car state as ABCM_CAR_ON */
			gl_uddtCarCondation = ABCM_CAR_ON;
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <ABCM_vSysMangment+0x1b8>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	701a      	strb	r2, [r3, #0]
			/* break the switch */
			break;
 8000ec8:	e012      	b.n	8000ef0 <ABCM_vSysMangment+0x1b0>
		}
		case ABCM_UPDATE_FIRMWARE :
		{
			/* transmit a massage for the driver with UART with fault code & short description about it*/
			MUSART_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Car Will Stop For Update Firmware\r\n");
 8000eca:	4915      	ldr	r1, [pc, #84]	; (8000f20 <ABCM_vSysMangment+0x1e0>)
 8000ecc:	480b      	ldr	r0, [pc, #44]	; (8000efc <ABCM_vSysMangment+0x1bc>)
 8000ece:	f001 fb8c 	bl	80025ea <MUSART_uddtTransmitString>
			/* clear gl_u8NewFirmwareFlag */
			gl_u8NewFirmwareFlag = 0;
 8000ed2:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <ABCM_vSysMangment+0x1e4>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	701a      	strb	r2, [r3, #0]
			/* Set the pointer to the end of vector table (startup code of boot-loader) */
			MUSART_uddtTransmitString(MUART2_PERIPHERAL,(uint8_t *)'q');
 8000ed8:	2171      	movs	r1, #113	; 0x71
 8000eda:	4813      	ldr	r0, [pc, #76]	; (8000f28 <ABCM_vSysMangment+0x1e8>)
 8000edc:	f001 fb85 	bl	80025ea <MUSART_uddtTransmitString>
			AddressToCall = (BL_Call_t)0x08000004;
 8000ee0:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <ABCM_vSysMangment+0x1ec>)
 8000ee2:	4a13      	ldr	r2, [pc, #76]	; (8000f30 <ABCM_vSysMangment+0x1f0>)
 8000ee4:	601a      	str	r2, [r3, #0]
			AddressToCall();
 8000ee6:	4b11      	ldr	r3, [pc, #68]	; (8000f2c <ABCM_vSysMangment+0x1ec>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4798      	blx	r3
			/* break the switch */
			break;
 8000eec:	bf00      	nop
 8000eee:	e72a      	b.n	8000d46 <ABCM_vSysMangment+0x6>
		send_pulse();
 8000ef0:	e729      	b.n	8000d46 <ABCM_vSysMangment+0x6>
 8000ef2:	bf00      	nop
 8000ef4:	200000b0 	.word	0x200000b0
 8000ef8:	200000ad 	.word	0x200000ad
 8000efc:	40011000 	.word	0x40011000
 8000f00:	200000ac 	.word	0x200000ac
 8000f04:	08002b4c 	.word	0x08002b4c
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	08002b64 	.word	0x08002b64
 8000f10:	08002b88 	.word	0x08002b88
 8000f14:	08002ba0 	.word	0x08002ba0
 8000f18:	08002bc4 	.word	0x08002bc4
 8000f1c:	08002bd8 	.word	0x08002bd8
 8000f20:	08002bec 	.word	0x08002bec
 8000f24:	200000b7 	.word	0x200000b7
 8000f28:	40004400 	.word	0x40004400
 8000f2c:	200000a8 	.word	0x200000a8
 8000f30:	08000004 	.word	0x08000004

08000f34 <ABCM_uddtDetermineCarState>:
 * @param copy_u8Action
 * @return EN_ABCM_carStates_t
 */

EN_ABCM_carStates_t ABCM_uddtDetermineCarState(uint8_t copy_u8Action)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
	/* local variable store return of the function */
	EN_ABCM_carStates_t ret;

	/* switch to know what to return depend on the driver choice */
	switch(copy_u8Action)
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	3b61      	subs	r3, #97	; 0x61
 8000f42:	2b19      	cmp	r3, #25
 8000f44:	f200 8137 	bhi.w	80011b6 <ABCM_uddtDetermineCarState+0x282>
 8000f48:	a201      	add	r2, pc, #4	; (adr r2, 8000f50 <ABCM_uddtDetermineCarState+0x1c>)
 8000f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4e:	bf00      	nop
 8000f50:	08001035 	.word	0x08001035
 8000f54:	080011b7 	.word	0x080011b7
 8000f58:	080011b7 	.word	0x080011b7
 8000f5c:	080011b7 	.word	0x080011b7
 8000f60:	080011b7 	.word	0x080011b7
 8000f64:	080011b7 	.word	0x080011b7
 8000f68:	080011b7 	.word	0x080011b7
 8000f6c:	080011b7 	.word	0x080011b7
 8000f70:	080011b7 	.word	0x080011b7
 8000f74:	08001161 	.word	0x08001161
 8000f78:	080010d9 	.word	0x080010d9
 8000f7c:	080011b7 	.word	0x080011b7
 8000f80:	080011b7 	.word	0x080011b7
 8000f84:	08000fe3 	.word	0x08000fe3
 8000f88:	08000fb9 	.word	0x08000fb9
 8000f8c:	080011b7 	.word	0x080011b7
 8000f90:	080011b7 	.word	0x080011b7
 8000f94:	080011b7 	.word	0x080011b7
 8000f98:	08001087 	.word	0x08001087
 8000f9c:	080011b7 	.word	0x080011b7
 8000fa0:	080011b7 	.word	0x080011b7
 8000fa4:	080011b7 	.word	0x080011b7
 8000fa8:	080011b7 	.word	0x080011b7
 8000fac:	080011b7 	.word	0x080011b7
 8000fb0:	080011b7 	.word	0x080011b7
 8000fb4:	0800111d 	.word	0x0800111d
	{
	case 'o' :  /* choice o : mean to turn on car */
	{
		/* check if the car is off  */
		if(gl_u8CarIsOnFlag == 0)
 8000fb8:	4b8a      	ldr	r3, [pc, #552]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d105      	bne.n	8000fcc <ABCM_uddtDetermineCarState+0x98>
		{
			/* set the gl_u8CarIsOnFlag (global flag) to indicate all of the system that the car is on */
			gl_u8CarIsOnFlag = 1;
 8000fc0:	4b88      	ldr	r3, [pc, #544]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	701a      	strb	r2, [r3, #0]
			/* return to ABCM_CAR_ON state */
			ret = ABCM_CAR_ON;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	73fb      	strb	r3, [r7, #15]
			/* return to ABCM_CAR_GET_FAULT state */
			ret = ABCM_CAR_GET_FAULT;
		}
		else {/* DO Nothing */};
		/* break the switch */
		break;
 8000fca:	e0fa      	b.n	80011c2 <ABCM_uddtDetermineCarState+0x28e>
		else if(gl_u8CarIsOnFlag == 1)
 8000fcc:	4b85      	ldr	r3, [pc, #532]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	f040 80f6 	bne.w	80011c2 <ABCM_uddtDetermineCarState+0x28e>
			gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_ON;
 8000fd6:	4b84      	ldr	r3, [pc, #528]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	701a      	strb	r2, [r3, #0]
			ret = ABCM_CAR_GET_FAULT;
 8000fdc:	2305      	movs	r3, #5
 8000fde:	73fb      	strb	r3, [r7, #15]
		break;
 8000fe0:	e0ef      	b.n	80011c2 <ABCM_uddtDetermineCarState+0x28e>
	}
	case 'n' : 	/* choice n : mean to turn on NCC */
	{
		/* check if the NCC is off  */
		if(gl_u8NccIsOnFlag == 0)
 8000fe2:	4b82      	ldr	r3, [pc, #520]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d119      	bne.n	800101e <ABCM_uddtDetermineCarState+0xea>
		{
			/* check if the car is on */
			if(gl_u8CarIsOnFlag == 1 )
 8000fea:	4b7e      	ldr	r3, [pc, #504]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d10f      	bne.n	8001012 <ABCM_uddtDetermineCarState+0xde>
			{
				/* check if the ACC is off */
				if(gl_u8AccIsOnFlag == 0)
 8000ff2:	4b7f      	ldr	r3, [pc, #508]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d105      	bne.n	8001006 <ABCM_uddtDetermineCarState+0xd2>
				{
					/* set the gl_u8NccIsOnFlag (global flag) to indicate all of the system that the NCC is on */
					gl_u8NccIsOnFlag = 1;
 8000ffa:	4b7c      	ldr	r3, [pc, #496]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	701a      	strb	r2, [r3, #0]
					/* return to ABCM_CAR_NCC_ACTIVE state */
					ret = ABCM_CAR_NCC_ACTIVE;
 8001000:	2302      	movs	r3, #2
 8001002:	73fb      	strb	r3, [r7, #15]
			/* return to ABCM_CAR_GET_FAULT state */
			ret = ABCM_CAR_GET_FAULT;
		}
		else {/* DO Nothing */};
		/* break the switch */
		break;
 8001004:	e0df      	b.n	80011c6 <ABCM_uddtDetermineCarState+0x292>
					gl_uddtFaultCode = ABCM_FAULT_ACC_IS_ALREADY_ACTIVE;
 8001006:	4b78      	ldr	r3, [pc, #480]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001008:	2203      	movs	r2, #3
 800100a:	701a      	strb	r2, [r3, #0]
					ret = ABCM_CAR_GET_FAULT;
 800100c:	2305      	movs	r3, #5
 800100e:	73fb      	strb	r3, [r7, #15]
		break;
 8001010:	e0d9      	b.n	80011c6 <ABCM_uddtDetermineCarState+0x292>
				gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_OFF;
 8001012:	4b75      	ldr	r3, [pc, #468]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001014:	2204      	movs	r2, #4
 8001016:	701a      	strb	r2, [r3, #0]
				ret = ABCM_CAR_GET_FAULT;
 8001018:	2305      	movs	r3, #5
 800101a:	73fb      	strb	r3, [r7, #15]
				break;
 800101c:	e0dc      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		else if(gl_u8NccIsOnFlag == 1)
 800101e:	4b73      	ldr	r3, [pc, #460]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2b01      	cmp	r3, #1
 8001024:	f040 80cf 	bne.w	80011c6 <ABCM_uddtDetermineCarState+0x292>
			gl_uddtFaultCode = ABCM_FAULT_NCC_IS_ALREADY_ACTIVE;
 8001028:	4b6f      	ldr	r3, [pc, #444]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 800102a:	2202      	movs	r2, #2
 800102c:	701a      	strb	r2, [r3, #0]
			ret = ABCM_CAR_GET_FAULT;
 800102e:	2305      	movs	r3, #5
 8001030:	73fb      	strb	r3, [r7, #15]
		break;
 8001032:	e0c8      	b.n	80011c6 <ABCM_uddtDetermineCarState+0x292>
	}
	case 'a' : /* choice a : mean to turn on ACC */
	{
		/* check if the ACC is off  */
		if(gl_u8AccIsOnFlag == 0)
 8001034:	4b6e      	ldr	r3, [pc, #440]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d119      	bne.n	8001070 <ABCM_uddtDetermineCarState+0x13c>
		{
			/* check if the car is on */
			if(gl_u8CarIsOnFlag == 1)
 800103c:	4b69      	ldr	r3, [pc, #420]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d10f      	bne.n	8001064 <ABCM_uddtDetermineCarState+0x130>
			{
				/* check if the NCC is off */
				if(gl_u8NccIsOnFlag == 0)
 8001044:	4b69      	ldr	r3, [pc, #420]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d105      	bne.n	8001058 <ABCM_uddtDetermineCarState+0x124>
				{
					/* set the gl_u8AccIsOnFlag (global flag) to indicate all of the system that the ACC is on */
					gl_u8AccIsOnFlag = 1;
 800104c:	4b68      	ldr	r3, [pc, #416]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
					/* return to ABCM_CAR_ACC_SET state */
					ret = ABCM_CAR_ACC_SET;
 8001052:	2303      	movs	r3, #3
 8001054:	73fb      	strb	r3, [r7, #15]
			/* return to ABCM_CAR_GET_FAULT state */
			ret = ABCM_CAR_GET_FAULT;
		}
		else {/* DO Nothing */};
		/* break the switch */
		break;
 8001056:	e0b8      	b.n	80011ca <ABCM_uddtDetermineCarState+0x296>
					gl_uddtFaultCode = ABCM_FAULT_NCC_IS_ALREADY_ACTIVE;
 8001058:	4b63      	ldr	r3, [pc, #396]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 800105a:	2202      	movs	r2, #2
 800105c:	701a      	strb	r2, [r3, #0]
					ret = ABCM_CAR_GET_FAULT;
 800105e:	2305      	movs	r3, #5
 8001060:	73fb      	strb	r3, [r7, #15]
		break;
 8001062:	e0b2      	b.n	80011ca <ABCM_uddtDetermineCarState+0x296>
				gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_OFF;
 8001064:	4b60      	ldr	r3, [pc, #384]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001066:	2204      	movs	r2, #4
 8001068:	701a      	strb	r2, [r3, #0]
				ret = ABCM_CAR_GET_FAULT;
 800106a:	2305      	movs	r3, #5
 800106c:	73fb      	strb	r3, [r7, #15]
				break;
 800106e:	e0b3      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		else if(gl_u8AccIsOnFlag == 1)
 8001070:	4b5f      	ldr	r3, [pc, #380]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b01      	cmp	r3, #1
 8001076:	f040 80a8 	bne.w	80011ca <ABCM_uddtDetermineCarState+0x296>
			gl_uddtFaultCode = ABCM_FAULT_ACC_IS_ALREADY_ACTIVE;
 800107a:	4b5b      	ldr	r3, [pc, #364]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 800107c:	2203      	movs	r2, #3
 800107e:	701a      	strb	r2, [r3, #0]
			ret = ABCM_CAR_GET_FAULT;
 8001080:	2305      	movs	r3, #5
 8001082:	73fb      	strb	r3, [r7, #15]
		break;
 8001084:	e0a1      	b.n	80011ca <ABCM_uddtDetermineCarState+0x296>
	}
	case 's' : /* choice s : mean to turn off car */
	{
		/* check if the car is on */
		if(gl_u8CarIsOnFlag == 1)
 8001086:	4b57      	ldr	r3, [pc, #348]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d119      	bne.n	80010c2 <ABCM_uddtDetermineCarState+0x18e>
		{
			/* check if the NCC is off */
			if(gl_u8NccIsOnFlag == 0)
 800108e:	4b57      	ldr	r3, [pc, #348]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d10f      	bne.n	80010b6 <ABCM_uddtDetermineCarState+0x182>
			{
				/* check if the ACC is off */
				if(gl_u8AccIsOnFlag == 0)
 8001096:	4b56      	ldr	r3, [pc, #344]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d105      	bne.n	80010aa <ABCM_uddtDetermineCarState+0x176>
				{
					/* clear the gl_u8CarIsOnFlag (global flag) to indicate all of the system that the car is off */
					gl_u8CarIsOnFlag = 0;
 800109e:	4b51      	ldr	r3, [pc, #324]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
					/* return to ABCM_CAR_STANDBY state */
					ret = ABCM_CAR_STANDBY;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
			/* return to ABCM_CAR_GET_FAULT state */
			ret = ABCM_CAR_GET_FAULT;
		}
		else {/* DO Nothing */};
		/* break the switch */
		break;
 80010a8:	e091      	b.n	80011ce <ABCM_uddtDetermineCarState+0x29a>
					gl_uddtFaultCode = ABCM_FAULT_ACC_IS_ALREADY_ACTIVE;
 80010aa:	4b4f      	ldr	r3, [pc, #316]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 80010ac:	2203      	movs	r2, #3
 80010ae:	701a      	strb	r2, [r3, #0]
					ret = ABCM_CAR_GET_FAULT;
 80010b0:	2305      	movs	r3, #5
 80010b2:	73fb      	strb	r3, [r7, #15]
		break;
 80010b4:	e08b      	b.n	80011ce <ABCM_uddtDetermineCarState+0x29a>
				gl_uddtFaultCode = ABCM_FAULT_NCC_IS_ALREADY_ACTIVE;
 80010b6:	4b4c      	ldr	r3, [pc, #304]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 80010b8:	2202      	movs	r2, #2
 80010ba:	701a      	strb	r2, [r3, #0]
				ret = ABCM_CAR_GET_FAULT;
 80010bc:	2305      	movs	r3, #5
 80010be:	73fb      	strb	r3, [r7, #15]
		break;
 80010c0:	e085      	b.n	80011ce <ABCM_uddtDetermineCarState+0x29a>
		else if(gl_u8CarIsOnFlag == 0)
 80010c2:	4b48      	ldr	r3, [pc, #288]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f040 8081 	bne.w	80011ce <ABCM_uddtDetermineCarState+0x29a>
			gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_OFF;
 80010cc:	4b46      	ldr	r3, [pc, #280]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 80010ce:	2204      	movs	r2, #4
 80010d0:	701a      	strb	r2, [r3, #0]
			ret = ABCM_CAR_GET_FAULT;
 80010d2:	2305      	movs	r3, #5
 80010d4:	73fb      	strb	r3, [r7, #15]
		break;
 80010d6:	e07a      	b.n	80011ce <ABCM_uddtDetermineCarState+0x29a>
	}
	case 'k' : /* choice k : mean to turn off NCC */
	{
		/* check if the car is on */
		if((gl_u8CarIsOnFlag == 1))
 80010d8:	4b42      	ldr	r3, [pc, #264]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d113      	bne.n	8001108 <ABCM_uddtDetermineCarState+0x1d4>
		{
			/* check if the NCC is on */
			if(gl_u8NccIsOnFlag == 1)
 80010e0:	4b42      	ldr	r3, [pc, #264]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d105      	bne.n	80010f4 <ABCM_uddtDetermineCarState+0x1c0>
			{
				/* clear the gl_u8NccIsOnFlag (global flag) to indicate all of the system that the NCC is off */
				gl_u8NccIsOnFlag = 0;
 80010e8:	4b40      	ldr	r3, [pc, #256]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
				/* return to ABCM_CAR_NCC_OFF state */
				ret = ABCM_CAR_NCC_OFF;
 80010ee:	2306      	movs	r3, #6
 80010f0:	73fb      	strb	r3, [r7, #15]
			/* return to ABCM_CAR_GET_FAULT state */
			ret = ABCM_CAR_GET_FAULT;
		}
		else {/* DO Nothing */};
		/* break the switch */
		break;
 80010f2:	e06e      	b.n	80011d2 <ABCM_uddtDetermineCarState+0x29e>
			else if(gl_u8NccIsOnFlag == 0)
 80010f4:	4b3d      	ldr	r3, [pc, #244]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d16a      	bne.n	80011d2 <ABCM_uddtDetermineCarState+0x29e>
				gl_uddtFaultCode = ABCM_FAULT_NCC_IS_ALREADY_OFF;
 80010fc:	4b3a      	ldr	r3, [pc, #232]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 80010fe:	2206      	movs	r2, #6
 8001100:	701a      	strb	r2, [r3, #0]
				ret = ABCM_CAR_GET_FAULT;
 8001102:	2305      	movs	r3, #5
 8001104:	73fb      	strb	r3, [r7, #15]
		break;
 8001106:	e064      	b.n	80011d2 <ABCM_uddtDetermineCarState+0x29e>
		else if(gl_u8CarIsOnFlag == 0)
 8001108:	4b36      	ldr	r3, [pc, #216]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d160      	bne.n	80011d2 <ABCM_uddtDetermineCarState+0x29e>
			gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_OFF;
 8001110:	4b35      	ldr	r3, [pc, #212]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001112:	2204      	movs	r2, #4
 8001114:	701a      	strb	r2, [r3, #0]
			ret = ABCM_CAR_GET_FAULT;
 8001116:	2305      	movs	r3, #5
 8001118:	73fb      	strb	r3, [r7, #15]
		break;
 800111a:	e05a      	b.n	80011d2 <ABCM_uddtDetermineCarState+0x29e>
	}
	case 'z' : /* choice z : mean to turn off ACC */
	{
		/* check if the car is on */
		if((gl_u8CarIsOnFlag == 1))
 800111c:	4b31      	ldr	r3, [pc, #196]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d113      	bne.n	800114c <ABCM_uddtDetermineCarState+0x218>
		{
			/* check if the ACC is on */
			if(gl_u8AccIsOnFlag == 1)
 8001124:	4b32      	ldr	r3, [pc, #200]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d105      	bne.n	8001138 <ABCM_uddtDetermineCarState+0x204>
			{
				/* clear the gl_u8AccIsOnFlag (global flag) to indicate all of the system that the ACC is off */
				gl_u8AccIsOnFlag = 0;
 800112c:	4b30      	ldr	r3, [pc, #192]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
				/* return to ABCM_CAR_ACC_OFF state */
				ret = ABCM_CAR_ACC_OFF;
 8001132:	2307      	movs	r3, #7
 8001134:	73fb      	strb	r3, [r7, #15]
			/* return to ABCM_CAR_GET_FAULT state */
			ret = ABCM_CAR_GET_FAULT;
		}
		else {/* DO Nothing */};
		/* break the switch */
		break;
 8001136:	e04e      	b.n	80011d6 <ABCM_uddtDetermineCarState+0x2a2>
			else if(gl_u8AccIsOnFlag == 0)
 8001138:	4b2d      	ldr	r3, [pc, #180]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d14a      	bne.n	80011d6 <ABCM_uddtDetermineCarState+0x2a2>
				gl_uddtFaultCode = ABCM_FAULT_ACC_IS_ALREADY_OFF;
 8001140:	4b29      	ldr	r3, [pc, #164]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001142:	2205      	movs	r2, #5
 8001144:	701a      	strb	r2, [r3, #0]
				ret = ABCM_CAR_GET_FAULT;
 8001146:	2305      	movs	r3, #5
 8001148:	73fb      	strb	r3, [r7, #15]
		break;
 800114a:	e044      	b.n	80011d6 <ABCM_uddtDetermineCarState+0x2a2>
		else if(gl_u8CarIsOnFlag == 0)
 800114c:	4b25      	ldr	r3, [pc, #148]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d140      	bne.n	80011d6 <ABCM_uddtDetermineCarState+0x2a2>
			gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_OFF;
 8001154:	4b24      	ldr	r3, [pc, #144]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001156:	2204      	movs	r2, #4
 8001158:	701a      	strb	r2, [r3, #0]
			ret = ABCM_CAR_GET_FAULT;
 800115a:	2305      	movs	r3, #5
 800115c:	73fb      	strb	r3, [r7, #15]
		break;
 800115e:	e03a      	b.n	80011d6 <ABCM_uddtDetermineCarState+0x2a2>
	}
	case 'j': /* choice j : mean driver want to update the firmware */
	{
		/* check if the car is off */
		if(gl_u8CarIsOnFlag == 0)
 8001160:	4b20      	ldr	r3, [pc, #128]	; (80011e4 <ABCM_uddtDetermineCarState+0x2b0>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d120      	bne.n	80011aa <ABCM_uddtDetermineCarState+0x276>
		{
			/* check if the ACC is off */
			if(gl_u8AccIsOnFlag == 0)
 8001168:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <ABCM_uddtDetermineCarState+0x2bc>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d116      	bne.n	800119e <ABCM_uddtDetermineCarState+0x26a>
			{
				/* check if the NCC is off */
				if(gl_u8NccIsOnFlag == 0)
 8001170:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <ABCM_uddtDetermineCarState+0x2b8>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d10c      	bne.n	8001192 <ABCM_uddtDetermineCarState+0x25e>
				{
					/*check if their is new firmware*/
					if(gl_u8NewFirmwareFlag == 1)
 8001178:	4b1e      	ldr	r3, [pc, #120]	; (80011f4 <ABCM_uddtDetermineCarState+0x2c0>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d102      	bne.n	8001186 <ABCM_uddtDetermineCarState+0x252>
					{
						/* return to ABCM_UPDATE_FIRMWARE state */
						ret = ABCM_UPDATE_FIRMWARE;
 8001180:	2309      	movs	r3, #9
 8001182:	73fb      	strb	r3, [r7, #15]
			gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_ON;
			/* return to ABCM_CAR_GET_FAULT state */
			ret = ABCM_CAR_GET_FAULT;
		}
		/* break the switch */
		break;
 8001184:	e028      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
						gl_uddtFaultCode = ABCM_NO_FIRMWARE;
 8001186:	4b18      	ldr	r3, [pc, #96]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001188:	2208      	movs	r2, #8
 800118a:	701a      	strb	r2, [r3, #0]
						ret = ABCM_CAR_GET_FAULT;
 800118c:	2305      	movs	r3, #5
 800118e:	73fb      	strb	r3, [r7, #15]
		break;
 8001190:	e022      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
					gl_uddtFaultCode = ABCM_FAULT_NCC_IS_ALREADY_ACTIVE;
 8001192:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 8001194:	2202      	movs	r2, #2
 8001196:	701a      	strb	r2, [r3, #0]
					ret = ABCM_CAR_GET_FAULT;
 8001198:	2305      	movs	r3, #5
 800119a:	73fb      	strb	r3, [r7, #15]
		break;
 800119c:	e01c      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
				gl_uddtFaultCode = ABCM_FAULT_ACC_IS_ALREADY_ACTIVE;
 800119e:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 80011a0:	2203      	movs	r2, #3
 80011a2:	701a      	strb	r2, [r3, #0]
				ret = ABCM_CAR_GET_FAULT;
 80011a4:	2305      	movs	r3, #5
 80011a6:	73fb      	strb	r3, [r7, #15]
		break;
 80011a8:	e016      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
			gl_uddtFaultCode = ABCM_FAULT_CAR_IS_ALREADY_ON;
 80011aa:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <ABCM_uddtDetermineCarState+0x2b4>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	701a      	strb	r2, [r3, #0]
			ret = ABCM_CAR_GET_FAULT;
 80011b0:	2305      	movs	r3, #5
 80011b2:	73fb      	strb	r3, [r7, #15]
		break;
 80011b4:	e010      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
	}
	default : /* default : mean that the input is unknown */
	{
		/* send the action to function that determine the fault & what to do */
		ret = ABCM_uddtFaultDetection('#');
 80011b6:	2023      	movs	r0, #35	; 0x23
 80011b8:	f000 f81e 	bl	80011f8 <ABCM_uddtFaultDetection>
 80011bc:	4603      	mov	r3, r0
 80011be:	73fb      	strb	r3, [r7, #15]
 80011c0:	e00a      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		break;
 80011c2:	bf00      	nop
 80011c4:	e008      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		break;
 80011c6:	bf00      	nop
 80011c8:	e006      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		break;
 80011ca:	bf00      	nop
 80011cc:	e004      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		break;
 80011ce:	bf00      	nop
 80011d0:	e002      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		break;
 80011d2:	bf00      	nop
 80011d4:	e000      	b.n	80011d8 <ABCM_uddtDetermineCarState+0x2a4>
		break;
 80011d6:	bf00      	nop
	}
	}
	/*return the state of the car to perform the determined logic*/
	return ret;
 80011d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200000b4 	.word	0x200000b4
 80011e8:	200000ac 	.word	0x200000ac
 80011ec:	200000b5 	.word	0x200000b5
 80011f0:	200000b6 	.word	0x200000b6
 80011f4:	200000b7 	.word	0x200000b7

080011f8 <ABCM_uddtFaultDetection>:
 * @param copy_uddtFaultCode
 * @return EN_ABCM_carStates_t
 */

EN_ABCM_carStates_t ABCM_uddtFaultDetection(EN_ABCM_faultCodes_t copy_uddtFaultCode)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
	/* local variable store return of the function */
	EN_ABCM_carStates_t ret;

	/*switch to know from the fault code what to do */
	switch(copy_uddtFaultCode)
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3b01      	subs	r3, #1
 8001206:	2b07      	cmp	r3, #7
 8001208:	d855      	bhi.n	80012b6 <ABCM_uddtFaultDetection+0xbe>
 800120a:	a201      	add	r2, pc, #4	; (adr r2, 8001210 <ABCM_uddtFaultDetection+0x18>)
 800120c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001210:	08001231 	.word	0x08001231
 8001214:	0800123f 	.word	0x0800123f
 8001218:	0800124d 	.word	0x0800124d
 800121c:	0800125b 	.word	0x0800125b
 8001220:	08001277 	.word	0x08001277
 8001224:	08001269 	.word	0x08001269
 8001228:	08001285 	.word	0x08001285
 800122c:	080012a9 	.word	0x080012a9
	{
	case ABCM_FAULT_CAR_IS_ALREADY_ON : /* this code mean that the driver want to turn car on but it is already on */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 1 : Car Is Already On \r\n");
 8001230:	492e      	ldr	r1, [pc, #184]	; (80012ec <ABCM_uddtFaultDetection+0xf4>)
 8001232:	482f      	ldr	r0, [pc, #188]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 8001234:	f000 fa62 	bl	80016fc <HHC05_uddtTransmitString>
		/* return to ABCM_CAR_RECVINIG state */
		ret = ABCM_CAR_IDLE;
 8001238:	2308      	movs	r3, #8
 800123a:	73fb      	strb	r3, [r7, #15]
		/* break the switch */
		break;
 800123c:	e050      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
	}
	case ABCM_FAULT_NCC_IS_ALREADY_ACTIVE : /* this code mean that the driver want to turn NCC on but it is already on */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 2 : NCC Is Already Active \r\n");
 800123e:	492d      	ldr	r1, [pc, #180]	; (80012f4 <ABCM_uddtFaultDetection+0xfc>)
 8001240:	482b      	ldr	r0, [pc, #172]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 8001242:	f000 fa5b 	bl	80016fc <HHC05_uddtTransmitString>
		/* return to ABCM_CAR_RECVINIG state */
		ret = ABCM_CAR_IDLE;
 8001246:	2308      	movs	r3, #8
 8001248:	73fb      	strb	r3, [r7, #15]
		/* break the switch */
		break;
 800124a:	e049      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
	}
	case ABCM_FAULT_ACC_IS_ALREADY_ACTIVE : /* this code mean that the driver want to turn ACC on but it is already on */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 3 : ACC Is Already Active \r\n");
 800124c:	492a      	ldr	r1, [pc, #168]	; (80012f8 <ABCM_uddtFaultDetection+0x100>)
 800124e:	4828      	ldr	r0, [pc, #160]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 8001250:	f000 fa54 	bl	80016fc <HHC05_uddtTransmitString>
		/* return to ABCM_CAR_RECVINIG state */
		ret = ABCM_CAR_ACC_ACTIVE;
 8001254:	2304      	movs	r3, #4
 8001256:	73fb      	strb	r3, [r7, #15]
		/* break the switch */
		break;
 8001258:	e042      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
	}
	case ABCM_FAULT_CAR_IS_ALREADY_OFF : /* this code mean that the driver want to turn car off but it is already off */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 4 : Car Is Already Off \r\n");
 800125a:	4928      	ldr	r1, [pc, #160]	; (80012fc <ABCM_uddtFaultDetection+0x104>)
 800125c:	4824      	ldr	r0, [pc, #144]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 800125e:	f000 fa4d 	bl	80016fc <HHC05_uddtTransmitString>
		/* return to ABCM_CAR_STANDBY state */
		ret = ABCM_CAR_STANDBY;
 8001262:	2300      	movs	r3, #0
 8001264:	73fb      	strb	r3, [r7, #15]
		/* break the switch */
		break;
 8001266:	e03b      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
	}
	case ABCM_FAULT_NCC_IS_ALREADY_OFF : /* this code mean that the driver want to turn NCC off but it is already off */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 5 : NCC Is Already Off \r\n");
 8001268:	4925      	ldr	r1, [pc, #148]	; (8001300 <ABCM_uddtFaultDetection+0x108>)
 800126a:	4821      	ldr	r0, [pc, #132]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 800126c:	f000 fa46 	bl	80016fc <HHC05_uddtTransmitString>
		/* return to ABCM_CAR_RECVINIG state */
		ret = ABCM_CAR_IDLE;
 8001270:	2308      	movs	r3, #8
 8001272:	73fb      	strb	r3, [r7, #15]
		/* break the switch */
		break;
 8001274:	e034      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
	}
	case ABCM_FAULT_ACC_IS_ALREADY_OFF : /* this code mean that the driver want to turn ACC off but it is already off */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 6 : ACC Is Already Off \r\n");
 8001276:	4923      	ldr	r1, [pc, #140]	; (8001304 <ABCM_uddtFaultDetection+0x10c>)
 8001278:	481d      	ldr	r0, [pc, #116]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 800127a:	f000 fa3f 	bl	80016fc <HHC05_uddtTransmitString>
		/* return to ABCM_CAR_RECVINIG state */
		ret = ABCM_CAR_IDLE;
 800127e:	2308      	movs	r3, #8
 8001280:	73fb      	strb	r3, [r7, #15]
		/* break the switch */
		break;
 8001282:	e02d      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
	}
	case ABCM_FAULT_SPEED_RANGE_INVALID : /* this code mean that the driver input invalid speed range */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 7 : Setting Speed Out Of The Range Of (1 To 100) \r\n");
 8001284:	4920      	ldr	r1, [pc, #128]	; (8001308 <ABCM_uddtFaultDetection+0x110>)
 8001286:	481a      	ldr	r0, [pc, #104]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 8001288:	f000 fa38 	bl	80016fc <HHC05_uddtTransmitString>
		/*check driver set the speed for NCC or ACC to return to correct state*/
		/*check if the NCC is on*/
		if(gl_u8NccIsOnFlag == 1)
 800128c:	4b1f      	ldr	r3, [pc, #124]	; (800130c <ABCM_uddtFaultDetection+0x114>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d102      	bne.n	800129a <ABCM_uddtFaultDetection+0xa2>
		{
			/* return to ABCM_CAR_NCC_ACTIVE state */
			ret = ABCM_CAR_NCC_ACTIVE;
 8001294:	2302      	movs	r3, #2
 8001296:	73fb      	strb	r3, [r7, #15]
			/* return to ABCM_CAR_ACC_ACTIVE state */
			ret = ABCM_CAR_ACC_SET;
		}
		else{/*Do Nothing*/};
		/* break the switch */
		break;
 8001298:	e01f      	b.n	80012da <ABCM_uddtFaultDetection+0xe2>
		else if(gl_u8AccIsOnFlag == 1)
 800129a:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <ABCM_uddtFaultDetection+0x118>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d11b      	bne.n	80012da <ABCM_uddtFaultDetection+0xe2>
			ret = ABCM_CAR_ACC_SET;
 80012a2:	2303      	movs	r3, #3
 80012a4:	73fb      	strb	r3, [r7, #15]
		break;
 80012a6:	e018      	b.n	80012da <ABCM_uddtFaultDetection+0xe2>
	}
	case ABCM_NO_FIRMWARE : /* this code mean that the driver want to get new update but their is no new update */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault 8 : No New Update For The Firmware On The Server \r\n");
 80012a8:	491a      	ldr	r1, [pc, #104]	; (8001314 <ABCM_uddtFaultDetection+0x11c>)
 80012aa:	4811      	ldr	r0, [pc, #68]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 80012ac:	f000 fa26 	bl	80016fc <HHC05_uddtTransmitString>
		/* return to ABCM_CAR_ABCM_CAR_STANDBY state */
		ret = ABCM_CAR_STANDBY;
 80012b0:	2300      	movs	r3, #0
 80012b2:	73fb      	strb	r3, [r7, #15]
		/* break the switch */
		break;
 80012b4:	e014      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
	}
	default: /* default : mean that the input is unknown */
	{
		/* transmit a massage for the driver with UART with fault code & short description about it*/
		HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Fault  : Invalid Option \r\n");
 80012b6:	4918      	ldr	r1, [pc, #96]	; (8001318 <ABCM_uddtFaultDetection+0x120>)
 80012b8:	480d      	ldr	r0, [pc, #52]	; (80012f0 <ABCM_uddtFaultDetection+0xf8>)
 80012ba:	f000 fa1f 	bl	80016fc <HHC05_uddtTransmitString>
		/*check if the car is on or off to return to correct state*/
		/*check if the car is on */
		if(gl_u8CarIsOnFlag == 1)
 80012be:	4b17      	ldr	r3, [pc, #92]	; (800131c <ABCM_uddtFaultDetection+0x124>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d102      	bne.n	80012cc <ABCM_uddtFaultDetection+0xd4>
		{
			/* return to ABCM_CAR_RECVINIG state */
			ret = ABCM_CAR_IDLE;
 80012c6:	2308      	movs	r3, #8
 80012c8:	73fb      	strb	r3, [r7, #15]
		{
			/* return to ABCM_CAR_STANDBY state */
			ret = ABCM_CAR_STANDBY;
		}
		/* break the switch */
		break;
 80012ca:	e008      	b.n	80012de <ABCM_uddtFaultDetection+0xe6>
		else if(gl_u8CarIsOnFlag == 0)
 80012cc:	4b13      	ldr	r3, [pc, #76]	; (800131c <ABCM_uddtFaultDetection+0x124>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d104      	bne.n	80012de <ABCM_uddtFaultDetection+0xe6>
			ret = ABCM_CAR_STANDBY;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
		break;
 80012d8:	e001      	b.n	80012de <ABCM_uddtFaultDetection+0xe6>
		break;
 80012da:	bf00      	nop
 80012dc:	e000      	b.n	80012e0 <ABCM_uddtFaultDetection+0xe8>
		break;
 80012de:	bf00      	nop
	}
	}
	/*return the state of the car to perform the determined logic*/
	return ret;
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	08002c10 	.word	0x08002c10
 80012f0:	40011000 	.word	0x40011000
 80012f4:	08002c30 	.word	0x08002c30
 80012f8:	08002c54 	.word	0x08002c54
 80012fc:	08002c78 	.word	0x08002c78
 8001300:	08002c98 	.word	0x08002c98
 8001304:	08002cb8 	.word	0x08002cb8
 8001308:	08002cd8 	.word	0x08002cd8
 800130c:	200000b5 	.word	0x200000b5
 8001310:	200000b6 	.word	0x200000b6
 8001314:	08002d14 	.word	0x08002d14
 8001318:	08002d50 	.word	0x08002d50
 800131c:	200000b4 	.word	0x200000b4

08001320 <ANCC_vSetNccSpeed>:

#include "../../../Inc/APPLICATION/Normal_Cruise_Control/ncc_interface.h"


void ANCC_vSetNccSpeed(ST_DCM_cfg_t *dcmCfg , uint8_t copy_u8Speed)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
	HDCM_controlSpeed(copy_u8Speed); /* set the speed of NCC taken from driver */
 800132c:	78fb      	ldrb	r3, [r7, #3]
 800132e:	4618      	mov	r0, r3
 8001330:	f000 f980 	bl	8001634 <HDCM_controlSpeed>
	HDCM_turnOn(dcmCfg); /* turn dc motor on to start moving the car */
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f000 f93e 	bl	80015b6 <HDCM_turnOn>
	HHC05_uddtTransmitString(MUART1_PERIPHERAL,(uint8_t *)"Ncc Is Working Now \r\n");
 800133a:	4904      	ldr	r1, [pc, #16]	; (800134c <ANCC_vSetNccSpeed+0x2c>)
 800133c:	4804      	ldr	r0, [pc, #16]	; (8001350 <ANCC_vSetNccSpeed+0x30>)
 800133e:	f000 f9dd 	bl	80016fc <HHC05_uddtTransmitString>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	08002dd4 	.word	0x08002dd4
 8001350:	40011000 	.word	0x40011000

08001354 <ANCC_vStopNcc>:

void ANCC_vStopNcc(ST_DCM_cfg_t *dcmCfg)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	HDCM_controlSpeed(STOP_SPEED); /* set the speed of NCC to stop speed to turn off pwm*/
 800135c:	2001      	movs	r0, #1
 800135e:	f000 f969 	bl	8001634 <HDCM_controlSpeed>
	HDCM_turnOff(dcmCfg); /* turn off dc motors to stop car */
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f000 f906 	bl	8001574 <HDCM_turnOff>
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <AUDI_vInitInterface>:

#include "../../../Inc/APPLICATION/User_Dashboard_Interface/udi_interface.h"


void AUDI_vInitInterface(ST_MUART_RegistersMap_t *PS_USARTx , ST_MUSART_cfg_t const *PS_uddtUartCfg , void (*ptr)(void))
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
	 /* USART init*/
	HHC05_uddtInit(PS_USARTx , PS_uddtUartCfg);
 800137c:	68b9      	ldr	r1, [r7, #8]
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f000 f98c 	bl	800169c <HHC05_uddtInit>
	/* USART enable*/
	HHC05_uddtEnable(PS_USARTx);
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	f000 f999 	bl	80016bc <HHC05_uddtEnable>
	/*initialise interrupt of UART2 */
	HHC05_RxIntSetStatus(PS_USARTx , MUSART_ENABLE);
 800138a:	2101      	movs	r1, #1
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	f000 f9d5 	bl	800173c <HHC05_RxIntSetStatus>
	/*set callback function of the receive interrupt with function  ESP_uartCallback*/
	HHC05_uddtSetCallBackUart1(ptr);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f9e4 	bl	8001760 <HHC05_uddtSetCallBackUart1>
}
 8001398:	bf00      	nop
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <AUDI_vStandByDashboard>:

void AUDI_vStandByDashboard(ST_MUART_RegistersMap_t *PS_USARTx)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b0fa      	sub	sp, #488	; 0x1e8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80013aa:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80013ae:	6018      	str	r0, [r3, #0]

	uint8_t lo_u8CarDashboardTemplate[] = {
 80013b0:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80013b4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80013b8:	4a15      	ldr	r2, [pc, #84]	; (8001410 <AUDI_vStandByDashboard+0x70>)
 80013ba:	4618      	mov	r0, r3
 80013bc:	4611      	mov	r1, r2
 80013be:	f240 1321 	movw	r3, #289	; 0x121
 80013c2:	461a      	mov	r2, r3
 80013c4:	f001 fb14 	bl	80029f0 <memcpy>
			'|', ' ', 'A', 'C', 'C', ' ', 'S', 't', 'a', 't', 'u', 's', ':', ' ', '[', ' ', ' ', ' ','O', 'F', 'F', ' ', ' ',  ' ', ' ', ']', ' ', ' ', ' ', ' ', ' ', ' ', ' ', '|','\r','\n',
			'-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-','\r','\n',
			'\0'
	};

	uint8_t lo_u8TurnCarOn[] = {
 80013c8:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80013cc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80013d0:	4a10      	ldr	r2, [pc, #64]	; (8001414 <AUDI_vStandByDashboard+0x74>)
 80013d2:	4618      	mov	r0, r3
 80013d4:	4611      	mov	r1, r2
 80013d6:	23b5      	movs	r3, #181	; 0xb5
 80013d8:	461a      	mov	r2, r3
 80013da:	f001 fb09 	bl	80029f0 <memcpy>
			'-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-','\r','\n',
			'\0'
	};


	HHC05_uddtTransmitString(PS_USARTx,lo_u8CarDashboardTemplate);
 80013de:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80013e2:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80013e6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80013ea:	4611      	mov	r1, r2
 80013ec:	6818      	ldr	r0, [r3, #0]
 80013ee:	f000 f985 	bl	80016fc <HHC05_uddtTransmitString>
	HHC05_uddtTransmitString(PS_USARTx,lo_u8TurnCarOn);
 80013f2:	f107 020c 	add.w	r2, r7, #12
 80013f6:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80013fa:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80013fe:	4611      	mov	r1, r2
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	f000 f97b 	bl	80016fc <HHC05_uddtTransmitString>

}
 8001406:	bf00      	nop
 8001408:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	08002dec 	.word	0x08002dec
 8001414:	08002f10 	.word	0x08002f10

08001418 <AUDI_vOnDashboard>:

void AUDI_vOnDashboard(ST_MUART_RegistersMap_t *PS_USARTx)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b0d4      	sub	sp, #336	; 0x150
 800141c:	af00      	add	r7, sp, #0
 800141e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001422:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001426:	6018      	str	r0, [r3, #0]
	uint8_t lo_u8CarOptions[] = {
 8001428:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800142c:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001430:	4a0b      	ldr	r2, [pc, #44]	; (8001460 <AUDI_vOnDashboard+0x48>)
 8001432:	4618      	mov	r0, r3
 8001434:	4611      	mov	r1, r2
 8001436:	f44f 73a2 	mov.w	r3, #324	; 0x144
 800143a:	461a      	mov	r2, r3
 800143c:	f001 fad8 	bl	80029f0 <memcpy>
			'|', ' ', 'T', 'U', 'R', 'N', ' ', 'A', 'C', 'C',' ','O','F','F', ':', ' ', ' ', ' ', ' ','[', ' ', ' ',' ',' ', 'z', ' ', ' ', ' ', ']',  ' ', ' ', ' ', ' ', '|','\r','\n',
			'-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-', '-','\r','\n',
			'\0'
	};

	HHC05_uddtTransmitString(PS_USARTx,lo_u8CarOptions);
 8001440:	f107 020c 	add.w	r2, r7, #12
 8001444:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001448:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800144c:	4611      	mov	r1, r2
 800144e:	6818      	ldr	r0, [r3, #0]
 8001450:	f000 f954 	bl	80016fc <HHC05_uddtTransmitString>

}
 8001454:	bf00      	nop
 8001456:	f507 77a8 	add.w	r7, r7, #336	; 0x150
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	08002fc8 	.word	0x08002fc8

08001464 <HDCM_init>:

#include "../../../Inc/HAL/dcm/dcm_interface.h"


EN_DCM_systemState_t HDCM_init(ST_DCM_cfg_t *dcmCfg)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b090      	sub	sp, #64	; 0x40
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	EN_DCM_systemState_t ret;
	if(dcmCfg == PTR_NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d103      	bne.n	800147a <HDCM_init+0x16>
	{
		ret = DCM_NOK;
 8001472:	2301      	movs	r3, #1
 8001474:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001478:	e076      	b.n	8001568 <HDCM_init+0x104>
	}
	else
	{
		if(dcmCfg->DCM_defaultDirection == DCM_DIR_CLOCKWISE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	7b9b      	ldrb	r3, [r3, #14]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d13a      	bne.n	80014f8 <HDCM_init+0x94>
		{

			ST_MGPIO_pinCfg_t lo_dcm5vPinData = {dcmCfg->DCM_5vPort, dcmCfg->DCM_5vPin,MGPIO_MODE_OUTPUT,
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	633b      	str	r3, [r7, #48]	; 0x30
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	791b      	ldrb	r3, [r3, #4]
 800148c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001490:	2301      	movs	r3, #1
 8001492:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001496:	2300      	movs	r3, #0
 8001498:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800149c:	2302      	movs	r3, #2
 800149e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					MGPIO_OUTPUT_RESISTOR_PUSH_PULL , MGPIO_OUTPUT_SPEED_HIGH , dcmCfg->DCM_intialState ,
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	7b5b      	ldrb	r3, [r3, #13]
			ST_MGPIO_pinCfg_t lo_dcm5vPinData = {dcmCfg->DCM_5vPort, dcmCfg->DCM_5vPin,MGPIO_MODE_OUTPUT,
 80014a6:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 80014aa:	2300      	movs	r3, #0
 80014ac:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					MGPIO_PULL_FLOATING};
			MGPIO_uddtInitPin(&lo_dcm5vPinData);
 80014b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fafc 	bl	8001ab2 <MGPIO_uddtInitPin>

			ST_MGPIO_pinCfg_t lo_dcmGndPinData = {dcmCfg->DCM_gndPort, dcmCfg->DCM_gndPin,MGPIO_MODE_OUTPUT,
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	627b      	str	r3, [r7, #36]	; 0x24
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	7b1b      	ldrb	r3, [r3, #12]
 80014c4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 80014c8:	2301      	movs	r3, #1
 80014ca:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80014ce:	2300      	movs	r3, #0
 80014d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80014d4:	2302      	movs	r3, #2
 80014d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80014da:	2300      	movs	r3, #0
 80014dc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80014e0:	2300      	movs	r3, #0
 80014e2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
					MGPIO_OUTPUT_RESISTOR_PUSH_PULL , MGPIO_OUTPUT_SPEED_HIGH , MGPIO_LOGIC_LOW ,
					MGPIO_PULL_FLOATING};
			MGPIO_uddtInitPin(&lo_dcmGndPinData);
 80014e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 fae1 	bl	8001ab2 <MGPIO_uddtInitPin>

			ret = DCM_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80014f6:	e037      	b.n	8001568 <HDCM_init+0x104>
		}
		else if(dcmCfg->DCM_defaultDirection == DCM_DIR_ANTI_CLOCKWISE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7b9b      	ldrb	r3, [r3, #14]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d130      	bne.n	8001562 <HDCM_init+0xfe>
		{

			ST_MGPIO_pinCfg_t lo_dcm5vPinData = {dcmCfg->DCM_5vPort, dcmCfg->DCM_5vPin,MGPIO_MODE_OUTPUT,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	61bb      	str	r3, [r7, #24]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	791b      	ldrb	r3, [r3, #4]
 800150a:	773b      	strb	r3, [r7, #28]
 800150c:	2301      	movs	r3, #1
 800150e:	777b      	strb	r3, [r7, #29]
 8001510:	2300      	movs	r3, #0
 8001512:	77bb      	strb	r3, [r7, #30]
 8001514:	2302      	movs	r3, #2
 8001516:	77fb      	strb	r3, [r7, #31]
 8001518:	2300      	movs	r3, #0
 800151a:	f887 3020 	strb.w	r3, [r7, #32]
 800151e:	2300      	movs	r3, #0
 8001520:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					MGPIO_OUTPUT_RESISTOR_PUSH_PULL , MGPIO_OUTPUT_SPEED_HIGH ,MGPIO_LOGIC_LOW ,
					MGPIO_PULL_FLOATING};
			MGPIO_uddtInitPin(&lo_dcm5vPinData);
 8001524:	f107 0318 	add.w	r3, r7, #24
 8001528:	4618      	mov	r0, r3
 800152a:	f000 fac2 	bl	8001ab2 <MGPIO_uddtInitPin>

			ST_MGPIO_pinCfg_t lo_dcmGndPinData = {dcmCfg->DCM_gndPort, dcmCfg->DCM_gndPin,MGPIO_MODE_OUTPUT,
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	7b1b      	ldrb	r3, [r3, #12]
 8001538:	743b      	strb	r3, [r7, #16]
 800153a:	2301      	movs	r3, #1
 800153c:	747b      	strb	r3, [r7, #17]
 800153e:	2300      	movs	r3, #0
 8001540:	74bb      	strb	r3, [r7, #18]
 8001542:	2302      	movs	r3, #2
 8001544:	74fb      	strb	r3, [r7, #19]
					MGPIO_OUTPUT_RESISTOR_PUSH_PULL , MGPIO_OUTPUT_SPEED_HIGH ,  dcmCfg->DCM_intialState ,
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7b5b      	ldrb	r3, [r3, #13]
			ST_MGPIO_pinCfg_t lo_dcmGndPinData = {dcmCfg->DCM_gndPort, dcmCfg->DCM_gndPin,MGPIO_MODE_OUTPUT,
 800154a:	753b      	strb	r3, [r7, #20]
 800154c:	2300      	movs	r3, #0
 800154e:	757b      	strb	r3, [r7, #21]
					MGPIO_PULL_FLOATING};
			MGPIO_uddtInitPin(&lo_dcmGndPinData);
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	4618      	mov	r0, r3
 8001556:	f000 faac 	bl	8001ab2 <MGPIO_uddtInitPin>

			ret = DCM_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001560:	e002      	b.n	8001568 <HDCM_init+0x104>
		}
		else
		{
			ret = DCM_NOK;
 8001562:	2301      	movs	r3, #1
 8001564:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		}

	}
	return ret;
 8001568:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800156c:	4618      	mov	r0, r3
 800156e:	3740      	adds	r7, #64	; 0x40
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <HDCM_turnOff>:

EN_DCM_systemState_t HDCM_turnOff(ST_DCM_cfg_t *dcmCfg)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	EN_DCM_systemState_t ret;
	if(dcmCfg == PTR_NULL)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d102      	bne.n	8001588 <HDCM_turnOff+0x14>
	{
		ret = DCM_NOK;
 8001582:	2301      	movs	r3, #1
 8001584:	73fb      	strb	r3, [r7, #15]
 8001586:	e011      	b.n	80015ac <HDCM_turnOff+0x38>
	}
	else
	{
	    MGPIO_uddtSetPinVal(dcmCfg->DCM_5vPort, dcmCfg->DCM_5vPin, MGPIO_LOGIC_LOW);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6818      	ldr	r0, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	791b      	ldrb	r3, [r3, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	4619      	mov	r1, r3
 8001594:	f000 fa1c 	bl	80019d0 <MGPIO_uddtSetPinVal>
	    MGPIO_uddtSetPinVal(dcmCfg->DCM_gndPort , dcmCfg->DCM_gndPin, MGPIO_LOGIC_LOW);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6898      	ldr	r0, [r3, #8]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	7b1b      	ldrb	r3, [r3, #12]
 80015a0:	2200      	movs	r2, #0
 80015a2:	4619      	mov	r1, r3
 80015a4:	f000 fa14 	bl	80019d0 <MGPIO_uddtSetPinVal>
		ret = DCM_OK;
 80015a8:	2300      	movs	r3, #0
 80015aa:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HDCM_turnOn>:

EN_DCM_systemState_t HDCM_turnOn(ST_DCM_cfg_t *dcmCfg)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b084      	sub	sp, #16
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
	EN_DCM_systemState_t ret;
	if(dcmCfg == PTR_NULL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d102      	bne.n	80015ca <HDCM_turnOn+0x14>
	{
		ret = DCM_NOK;
 80015c4:	2301      	movs	r3, #1
 80015c6:	73fb      	strb	r3, [r7, #15]
 80015c8:	e02f      	b.n	800162a <HDCM_turnOn+0x74>
	}
	else
	{
		if(dcmCfg->DCM_defaultDirection == DCM_DIR_CLOCKWISE)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	7b9b      	ldrb	r3, [r3, #14]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d112      	bne.n	80015f8 <HDCM_turnOn+0x42>
		{
		    MGPIO_uddtSetPinVal(dcmCfg->DCM_5vPort, dcmCfg->DCM_5vPin, MGPIO_LOGIC_HIGH);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6818      	ldr	r0, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	791b      	ldrb	r3, [r3, #4]
 80015da:	2201      	movs	r2, #1
 80015dc:	4619      	mov	r1, r3
 80015de:	f000 f9f7 	bl	80019d0 <MGPIO_uddtSetPinVal>
		    MGPIO_uddtSetPinVal(dcmCfg->DCM_gndPort , dcmCfg->DCM_gndPin, MGPIO_LOGIC_LOW);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6898      	ldr	r0, [r3, #8]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	7b1b      	ldrb	r3, [r3, #12]
 80015ea:	2200      	movs	r2, #0
 80015ec:	4619      	mov	r1, r3
 80015ee:	f000 f9ef 	bl	80019d0 <MGPIO_uddtSetPinVal>

			ret = DCM_OK;
 80015f2:	2300      	movs	r3, #0
 80015f4:	73fb      	strb	r3, [r7, #15]
 80015f6:	e018      	b.n	800162a <HDCM_turnOn+0x74>
		}
		else if(dcmCfg->DCM_defaultDirection == DCM_DIR_ANTI_CLOCKWISE)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	7b9b      	ldrb	r3, [r3, #14]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d112      	bne.n	8001626 <HDCM_turnOn+0x70>
		{
		    MGPIO_uddtSetPinVal(dcmCfg->DCM_5vPort, dcmCfg->DCM_5vPin, MGPIO_LOGIC_LOW);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6818      	ldr	r0, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	791b      	ldrb	r3, [r3, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	4619      	mov	r1, r3
 800160c:	f000 f9e0 	bl	80019d0 <MGPIO_uddtSetPinVal>
		    MGPIO_uddtSetPinVal(dcmCfg->DCM_gndPort , dcmCfg->DCM_gndPin, MGPIO_LOGIC_HIGH);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6898      	ldr	r0, [r3, #8]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	7b1b      	ldrb	r3, [r3, #12]
 8001618:	2201      	movs	r2, #1
 800161a:	4619      	mov	r1, r3
 800161c:	f000 f9d8 	bl	80019d0 <MGPIO_uddtSetPinVal>

			ret = DCM_OK;
 8001620:	2300      	movs	r3, #0
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	e001      	b.n	800162a <HDCM_turnOn+0x74>
		}
		else
		{
			ret = DCM_NOK;
 8001626:	2301      	movs	r3, #1
 8001628:	73fb      	strb	r3, [r7, #15]
		}

	}
	return ret;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <HDCM_controlSpeed>:
	}
	return ret;
}

EN_DCM_systemState_t HDCM_controlSpeed(uint8_t copy_u8Speed)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]

	ST_MGPIO_altPinCfg_t lo_altPwmPinA0 = {MGPIOA_PERIPHERAL,MGPIO_PIN0,MGPIO_ALTFN_1,
 800163e:	4a16      	ldr	r2, [pc, #88]	; (8001698 <HDCM_controlSpeed+0x64>)
 8001640:	f107 0308 	add.w	r3, r7, #8
 8001644:	ca07      	ldmia	r2, {r0, r1, r2}
 8001646:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			MGPIO_OUTPUT_RESISTOR_PUSH_PULL,MGPIO_OUTPUT_SPEED_MEDIUM,MGPIO_PULL_FLOATING};
	MGPIO_uddtInitAltPin(&lo_altPwmPinA0);
 800164a:	f107 0308 	add.w	r3, r7, #8
 800164e:	4618      	mov	r0, r3
 8001650:	f000 fa83 	bl	8001b5a <MGPIO_uddtInitAltPin>

	/* speed init */
	MTMR_vSetTimerPrescaler(MTMR2, 64);
 8001654:	2140      	movs	r1, #64	; 0x40
 8001656:	2000      	movs	r0, #0
 8001658:	f000 fc86 	bl	8001f68 <MTMR_vSetTimerPrescaler>
	MTMR_vSetTimerARR(MTMR2, 10000 - 1);
 800165c:	f242 710f 	movw	r1, #9999	; 0x270f
 8001660:	2000      	movs	r0, #0
 8001662:	f000 fdbd 	bl	80021e0 <MTMR_vSetTimerARR>
	MTMR_vSetTimerChannelOutput(MTMR2, MTMR_MODE_PWM_MODE1, MTMR_CH1);
 8001666:	2201      	movs	r2, #1
 8001668:	2106      	movs	r1, #6
 800166a:	2000      	movs	r0, #0
 800166c:	f000 fcd2 	bl	8002014 <MTMR_vSetTimerChannelOutput>

	uint32_t counter = 100 * copy_u8Speed;
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	2264      	movs	r2, #100	; 0x64
 8001674:	fb02 f303 	mul.w	r3, r2, r3
 8001678:	617b      	str	r3, [r7, #20]
	MTMR_vSetTimerCMPVal(MTMR2, MTMR_CH1, counter - 1);
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	3b01      	subs	r3, #1
 800167e:	461a      	mov	r2, r3
 8001680:	2101      	movs	r1, #1
 8001682:	2000      	movs	r0, #0
 8001684:	f000 fd4e 	bl	8002124 <MTMR_vSetTimerCMPVal>
	MTMR_vStartTimer(MTMR2);
 8001688:	2000      	movs	r0, #0
 800168a:	f000 fc2d 	bl	8001ee8 <MTMR_vStartTimer>
}
 800168e:	bf00      	nop
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	0800310c 	.word	0x0800310c

0800169c <HHC05_uddtInit>:

#include "../../../Inc/HAL/hc05/hc05_interface.h"


EN_HHC05_systeamState_t  HHC05_uddtInit(ST_MUART_RegistersMap_t *PS_USARTx , ST_MUSART_cfg_t const *PS_uddtUartCfg)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
	EN_HHC05_systeamState_t ret = MUSART_uddtInit(PS_USARTx,PS_uddtUartCfg);
 80016a6:	6839      	ldr	r1, [r7, #0]
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f000 fdf5 	bl	8002298 <MUSART_uddtInit>
 80016ae:	4603      	mov	r3, r0
 80016b0:	73fb      	strb	r3, [r7, #15]
	return ret;
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <HHC05_uddtEnable>:

EN_HHC05_systeamState_t  HHC05_uddtEnable(ST_MUART_RegistersMap_t *PS_USARTx)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	EN_HHC05_systeamState_t ret = MUSART_uddtEnable(PS_USARTx);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f000 ff47 	bl	8002558 <MUSART_uddtEnable>
 80016ca:	4603      	mov	r3, r0
 80016cc:	73fb      	strb	r3, [r7, #15]
	return ret;
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HHC05_uddtTransmitByte>:
	EN_HHC05_systeamState_t ret = HHC05_uddtDisable(PS_USARTx);
	return ret;
}

EN_HHC05_systeamState_t  HHC05_uddtTransmitByte(ST_MUART_RegistersMap_t *PS_USARTx , uint8_t copy_u8ByteToSend)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	460b      	mov	r3, r1
 80016e2:	70fb      	strb	r3, [r7, #3]
	EN_HHC05_systeamState_t ret = MUSART_uddtTransmitByte(PS_USARTx,copy_u8ByteToSend);
 80016e4:	78fb      	ldrb	r3, [r7, #3]
 80016e6:	4619      	mov	r1, r3
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 ff50 	bl	800258e <MUSART_uddtTransmitByte>
 80016ee:	4603      	mov	r3, r0
 80016f0:	73fb      	strb	r3, [r7, #15]
	return ret;
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <HHC05_uddtTransmitString>:

EN_HHC05_systeamState_t  HHC05_uddtTransmitString(ST_MUART_RegistersMap_t *PS_USARTx , uint8_t *copy_u8StringToSend)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
	EN_HHC05_systeamState_t ret = MUSART_uddtTransmitString(PS_USARTx,copy_u8StringToSend);
 8001706:	6839      	ldr	r1, [r7, #0]
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f000 ff6e 	bl	80025ea <MUSART_uddtTransmitString>
 800170e:	4603      	mov	r3, r0
 8001710:	73fb      	strb	r3, [r7, #15]
	return ret;
 8001712:	7bfb      	ldrb	r3, [r7, #15]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <HHC05_uddtReceiveStringAsynchBlocking>:
	EN_HHC05_systeamState_t ret = MUSART_uddtReceiveStringSynchNonBlocking(PS_USARTx,copy_u8ByteToReceive);
	return ret;
}

EN_HHC05_systeamState_t  HHC05_uddtReceiveStringAsynchBlocking(ST_MUART_RegistersMap_t *PS_USARTx , uint8_t *copy_u8ByteToReceive)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
	EN_HHC05_systeamState_t ret = MUSART_uddtReceiveStringAsynchBlocking(PS_USARTx,copy_u8ByteToReceive);
 8001726:	6839      	ldr	r1, [r7, #0]
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f000 ffae 	bl	800268a <MUSART_uddtReceiveStringAsynchBlocking>
 800172e:	4603      	mov	r3, r0
 8001730:	73fb      	strb	r3, [r7, #15]
	return ret;
 8001732:	7bfb      	ldrb	r3, [r7, #15]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <HHC05_RxIntSetStatus>:


EN_HHC05_systeamState_t  HHC05_RxIntSetStatus(ST_MUART_RegistersMap_t *PS_USARTx, uint8_t copy_u8Status)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	70fb      	strb	r3, [r7, #3]
	EN_HHC05_systeamState_t ret = MUSART_RxIntSetStatus(PS_USARTx,copy_u8Status);
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	4619      	mov	r1, r3
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f000 ffd2 	bl	80026f6 <MUSART_RxIntSetStatus>
 8001752:	4603      	mov	r3, r0
 8001754:	73fb      	strb	r3, [r7, #15]
	return ret;
 8001756:	7bfb      	ldrb	r3, [r7, #15]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <HHC05_uddtSetCallBackUart1>:

EN_HHC05_systeamState_t  HHC05_uddtSetCallBackUart1( void (*ptr) (void) )
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	EN_HHC05_systeamState_t ret = MUSART1_uddtSetCallBack(ptr);
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f000 ffef 	bl	800274c <MUSART1_uddtSetCallBack>
 800176e:	4603      	mov	r3, r0
 8001770:	73fb      	strb	r3, [r7, #15]
	return ret;
 8001772:	7bfb      	ldrb	r3, [r7, #15]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <delay_us>:
/*************************************************************************/

#include "../../../Inc/HAL/ultrsonic/ultrsonic_interface.h"


void delay_us(uint32_t microseconds) {
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
    // Assuming a 16MHz system clock
    microseconds = microseconds * 16;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	607b      	str	r3, [r7, #4]
    while (microseconds--) {
 800178a:	e000      	b.n	800178e <delay_us+0x12>
        __asm__("nop");
 800178c:	bf00      	nop
    while (microseconds--) {
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	1e5a      	subs	r2, r3, #1
 8001792:	607a      	str	r2, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1f9      	bne.n	800178c <delay_us+0x10>
    }
}
 8001798:	bf00      	nop
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
	...

080017a8 <ultra_init>:


void ultra_init(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  // Configure trigger pin as output
    *((volatile uint32_t*)(GPIOA_BASE_ADDRESS + GPIOA_MODER_OFFSET)) |= (1 << 18);
 80017ac:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <ultra_init+0x28>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a07      	ldr	r2, [pc, #28]	; (80017d0 <ultra_init+0x28>)
 80017b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017b6:	6013      	str	r3, [r2, #0]

    // Configure echo pin as input
    *((volatile uint32_t*)(GPIOA_BASE_ADDRESS + GPIOA_MODER_OFFSET)) &= ~(1 << 20);
 80017b8:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <ultra_init+0x28>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a04      	ldr	r2, [pc, #16]	; (80017d0 <ultra_init+0x28>)
 80017be:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80017c2:	6013      	str	r3, [r2, #0]


}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40020000 	.word	0x40020000

080017d4 <send_pulse>:

void send_pulse(void) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
    // Set trigger pin high for 10 microseconds to generate a pulse
    *((volatile uint32_t*)(GPIOA_BASE_ADDRESS + GPIOA_ODR_OFFSET)) |= TRIGGER_PIN;
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <send_pulse+0x28>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a07      	ldr	r2, [pc, #28]	; (80017fc <send_pulse+0x28>)
 80017de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017e2:	6013      	str	r3, [r2, #0]
    delay_us(10);
 80017e4:	200a      	movs	r0, #10
 80017e6:	f7ff ffc9 	bl	800177c <delay_us>
    *((volatile uint32_t*)(GPIOA_BASE_ADDRESS + GPIOA_ODR_OFFSET)) &= ~TRIGGER_PIN;
 80017ea:	4b04      	ldr	r3, [pc, #16]	; (80017fc <send_pulse+0x28>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a03      	ldr	r2, [pc, #12]	; (80017fc <send_pulse+0x28>)
 80017f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80017f4:	6013      	str	r3, [r2, #0]
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40020014 	.word	0x40020014

08001800 <measure_distance>:

uint32_t measure_distance(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
    // Wait for the echo pin to go high
    while (!((*((volatile uint32_t*)(GPIOA_BASE_ADDRESS + GPIOA_IDR_OFFSET))) & ECHO_PIN));
 8001806:	bf00      	nop
 8001808:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <measure_distance+0x80>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f9      	beq.n	8001808 <measure_distance+0x8>

    // Start timer
    uint32_t start_time = 0;
 8001814:	2300      	movs	r3, #0
 8001816:	607b      	str	r3, [r7, #4]
    while ((*((volatile uint32_t*)(GPIOA_BASE_ADDRESS + GPIOA_IDR_OFFSET))) & ECHO_PIN) {
 8001818:	e005      	b.n	8001826 <measure_distance+0x26>
        start_time++;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3301      	adds	r3, #1
 800181e:	607b      	str	r3, [r7, #4]
        delay_us(1);
 8001820:	2001      	movs	r0, #1
 8001822:	f7ff ffab 	bl	800177c <delay_us>
    while ((*((volatile uint32_t*)(GPIOA_BASE_ADDRESS + GPIOA_IDR_OFFSET))) & ECHO_PIN) {
 8001826:	4b16      	ldr	r3, [pc, #88]	; (8001880 <measure_distance+0x80>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f3      	bne.n	800181a <measure_distance+0x1a>
    }

    // Calculate distance in centimeters
    uint32_t distance = (start_time * 0.0343 * 10.7);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7fe fe12 	bl	800045c <__aeabi_ui2d>
 8001838:	a30d      	add	r3, pc, #52	; (adr r3, 8001870 <measure_distance+0x70>)
 800183a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183e:	f7fe fe87 	bl	8000550 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	a30b      	add	r3, pc, #44	; (adr r3, 8001878 <measure_distance+0x78>)
 800184c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001850:	f7fe fe7e 	bl	8000550 <__aeabi_dmul>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	4610      	mov	r0, r2
 800185a:	4619      	mov	r1, r3
 800185c:	f7ff f88a 	bl	8000974 <__aeabi_d2uiz>
 8001860:	4603      	mov	r3, r0
 8001862:	603b      	str	r3, [r7, #0]
    return distance;
 8001864:	683b      	ldr	r3, [r7, #0]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	04816f00 	.word	0x04816f00
 8001874:	3fa18fc5 	.word	0x3fa18fc5
 8001878:	66666666 	.word	0x66666666
 800187c:	40256666 	.word	0x40256666
 8001880:	40020010 	.word	0x40020010

08001884 <MGPIO_uddtSetPinMode>:

#include "../../../Inc/MCAL/gpio/gpio_interface.h"


EN_MGPIO_systemState_t MGPIO_uddtSetPinMode (ST_MGPIOx_RegistersMap_t  *PS_GPIOx , EN_MGPIO_pinOptions_t copy_uddtPinNum , EN_MGPIO_pinModeOptions_t copy_uddtPinMode)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	70fb      	strb	r3, [r7, #3]
 8001890:	4613      	mov	r3, r2
 8001892:	70bb      	strb	r3, [r7, #2]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 8001894:	2300      	movs	r3, #0
 8001896:	73fb      	strb	r3, [r7, #15]

	if((PS_GPIOx != PTR_NULL)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d015      	beq.n	80018ca <MGPIO_uddtSetPinMode+0x46>
		&& (copy_uddtPinNum >= MGPIO_PIN0 && copy_uddtPinNum <= MGPIO_PIN15)
 800189e:	78fb      	ldrb	r3, [r7, #3]
 80018a0:	2b0f      	cmp	r3, #15
 80018a2:	d812      	bhi.n	80018ca <MGPIO_uddtSetPinMode+0x46>
		&& (copy_uddtPinMode >= MGPIO_MODE_OUTPUT && copy_uddtPinMode <= MGPIO_MODE_ANALOG))
 80018a4:	78bb      	ldrb	r3, [r7, #2]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00f      	beq.n	80018ca <MGPIO_uddtSetPinMode+0x46>
 80018aa:	78bb      	ldrb	r3, [r7, #2]
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	d80c      	bhi.n	80018ca <MGPIO_uddtSetPinMode+0x46>
	{
		PS_GPIOx->MGPIOx_MODER |= (uint32_t) (copy_uddtPinMode <<((2U) * copy_uddtPinNum));
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	78b9      	ldrb	r1, [r7, #2]
 80018b6:	78fa      	ldrb	r2, [r7, #3]
 80018b8:	0052      	lsls	r2, r2, #1
 80018ba:	fa01 f202 	lsl.w	r2, r1, r2
 80018be:	431a      	orrs	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	601a      	str	r2, [r3, #0]
		ret = MGPIO_OK;
 80018c4:	2301      	movs	r3, #1
 80018c6:	73fb      	strb	r3, [r7, #15]
 80018c8:	e001      	b.n	80018ce <MGPIO_uddtSetPinMode+0x4a>
	}
	else
	{
		ret = MGPIO_INVALID_PARAMTER;
 80018ca:	2302      	movs	r3, #2
 80018cc:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <MGPIO_uddtSetOutputMode>:


EN_MGPIO_systemState_t MGPIO_uddtSetOutputMode (ST_MGPIOx_RegistersMap_t *PS_GPIOx , EN_MGPIO_pinOptions_t copy_uddtPinNum , EN_MGPIO_outputResistorOptions_t copy_uddtOutputResistor)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	70fb      	strb	r3, [r7, #3]
 80018e8:	4613      	mov	r3, r2
 80018ea:	70bb      	strb	r3, [r7, #2]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 80018ec:	2300      	movs	r3, #0
 80018ee:	73fb      	strb	r3, [r7, #15]

	if((PS_GPIOx != PTR_NULL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d011      	beq.n	800191a <MGPIO_uddtSetOutputMode+0x3e>
		&& (copy_uddtPinNum >= MGPIO_PIN0 && copy_uddtPinNum <= MGPIO_PIN15)
 80018f6:	78fb      	ldrb	r3, [r7, #3]
 80018f8:	2b0f      	cmp	r3, #15
 80018fa:	d80e      	bhi.n	800191a <MGPIO_uddtSetOutputMode+0x3e>
		&& (copy_uddtOutputResistor >= MGPIO_OUTPUT_RESISTOR_PUSH_PULL && copy_uddtOutputResistor <= MGPIO_OUTPUT_RESISTOR_OPEN_DRAIN))
 80018fc:	78bb      	ldrb	r3, [r7, #2]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d80b      	bhi.n	800191a <MGPIO_uddtSetOutputMode+0x3e>
	{
		PS_GPIOx->MGPIOx_OTYPER |= (uint32_t) (copy_uddtOutputResistor << copy_uddtPinNum);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	78b9      	ldrb	r1, [r7, #2]
 8001908:	78fa      	ldrb	r2, [r7, #3]
 800190a:	fa01 f202 	lsl.w	r2, r1, r2
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	605a      	str	r2, [r3, #4]
		ret = MGPIO_OK;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
 8001918:	e001      	b.n	800191e <MGPIO_uddtSetOutputMode+0x42>
	}
	else
	{
		ret = MGPIO_INVALID_PARAMTER;
 800191a:	2302      	movs	r3, #2
 800191c:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 800191e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <MGPIO_uddtSetOutputSpeed>:


EN_MGPIO_systemState_t MGPIO_uddtSetOutputSpeed  (ST_MGPIOx_RegistersMap_t *PS_GPIOx , EN_MGPIO_pinOptions_t copy_uddtPinNum , EN_MGPIO_outputSpeedOptions_t copy_uddtOutputSpeed )
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	70fb      	strb	r3, [r7, #3]
 8001938:	4613      	mov	r3, r2
 800193a:	70bb      	strb	r3, [r7, #2]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 800193c:	2300      	movs	r3, #0
 800193e:	73fb      	strb	r3, [r7, #15]

	if((PS_GPIOx != PTR_NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d012      	beq.n	800196c <MGPIO_uddtSetOutputSpeed+0x40>
		&& (copy_uddtPinNum >= MGPIO_PIN0 && copy_uddtPinNum <= MGPIO_PIN15)
 8001946:	78fb      	ldrb	r3, [r7, #3]
 8001948:	2b0f      	cmp	r3, #15
 800194a:	d80f      	bhi.n	800196c <MGPIO_uddtSetOutputSpeed+0x40>
		&& (copy_uddtOutputSpeed >= MGPIO_OUTPUT_SPEED_LOW && copy_uddtOutputSpeed <= MGPIO_OUTPUT_SPEED_VERY_HIGH))
 800194c:	78bb      	ldrb	r3, [r7, #2]
 800194e:	2b03      	cmp	r3, #3
 8001950:	d80c      	bhi.n	800196c <MGPIO_uddtSetOutputSpeed+0x40>
	{
		PS_GPIOx->MGPIOx_OSPEEDR |= (uint32_t) (copy_uddtOutputSpeed << ((2U) * copy_uddtPinNum));
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	78b9      	ldrb	r1, [r7, #2]
 8001958:	78fa      	ldrb	r2, [r7, #3]
 800195a:	0052      	lsls	r2, r2, #1
 800195c:	fa01 f202 	lsl.w	r2, r1, r2
 8001960:	431a      	orrs	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	609a      	str	r2, [r3, #8]
		ret = MGPIO_OK;
 8001966:	2301      	movs	r3, #1
 8001968:	73fb      	strb	r3, [r7, #15]
 800196a:	e001      	b.n	8001970 <MGPIO_uddtSetOutputSpeed+0x44>
	}
	else
	{
		ret = MGPIO_INVALID_PARAMTER;
 800196c:	2302      	movs	r3, #2
 800196e:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8001970:	7bfb      	ldrb	r3, [r7, #15]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3714      	adds	r7, #20
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <MGPIO_uddtSetPullState>:


EN_MGPIO_systemState_t MGPIO_uddtSetPullState  (ST_MGPIOx_RegistersMap_t *PS_GPIOx , EN_MGPIO_pinOptions_t copy_uddtPinNum , EN_MGPIO_pushPullOptions_t copy_uddtPullState )
{
 800197e:	b480      	push	{r7}
 8001980:	b085      	sub	sp, #20
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	460b      	mov	r3, r1
 8001988:	70fb      	strb	r3, [r7, #3]
 800198a:	4613      	mov	r3, r2
 800198c:	70bb      	strb	r3, [r7, #2]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 800198e:	2300      	movs	r3, #0
 8001990:	73fb      	strb	r3, [r7, #15]

	if((PS_GPIOx != PTR_NULL)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d012      	beq.n	80019be <MGPIO_uddtSetPullState+0x40>
		&& (copy_uddtPinNum >= MGPIO_PIN0 && copy_uddtPinNum <= MGPIO_PIN15)
 8001998:	78fb      	ldrb	r3, [r7, #3]
 800199a:	2b0f      	cmp	r3, #15
 800199c:	d80f      	bhi.n	80019be <MGPIO_uddtSetPullState+0x40>
		&& (copy_uddtPullState >= MGPIO_PULL_FLOATING && copy_uddtPullState <= MGPIO_PULL_PULL_DOWN))
 800199e:	78bb      	ldrb	r3, [r7, #2]
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d80c      	bhi.n	80019be <MGPIO_uddtSetPullState+0x40>
	{
		PS_GPIOx->MGPIOx_PUPDR |= (uint32_t) (copy_uddtPullState << ((2U) * copy_uddtPinNum));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	78b9      	ldrb	r1, [r7, #2]
 80019aa:	78fa      	ldrb	r2, [r7, #3]
 80019ac:	0052      	lsls	r2, r2, #1
 80019ae:	fa01 f202 	lsl.w	r2, r1, r2
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	60da      	str	r2, [r3, #12]
		ret = MGPIO_OK;
 80019b8:	2301      	movs	r3, #1
 80019ba:	73fb      	strb	r3, [r7, #15]
 80019bc:	e001      	b.n	80019c2 <MGPIO_uddtSetPullState+0x44>
	}
	else
	{
		ret = MGPIO_INVALID_PARAMTER;
 80019be:	2302      	movs	r3, #2
 80019c0:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <MGPIO_uddtSetPinVal>:
	}
	return ret;
}

EN_MGPIO_systemState_t MGPIO_uddtSetPinVal(ST_MGPIOx_RegistersMap_t *PS_GPIOx , EN_MGPIO_pinOptions_t copy_uddtPinNum , EN_MGPIO_pinLogicOptions_t copy_uddtPinLogic)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	460b      	mov	r3, r1
 80019da:	70fb      	strb	r3, [r7, #3]
 80019dc:	4613      	mov	r3, r2
 80019de:	70bb      	strb	r3, [r7, #2]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	73fb      	strb	r3, [r7, #15]

	if((PS_GPIOx != PTR_NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d027      	beq.n	8001a3a <MGPIO_uddtSetPinVal+0x6a>
		&& (copy_uddtPinNum >= MGPIO_PIN0 && copy_uddtPinNum <= MGPIO_PIN15)
 80019ea:	78fb      	ldrb	r3, [r7, #3]
 80019ec:	2b0f      	cmp	r3, #15
 80019ee:	d824      	bhi.n	8001a3a <MGPIO_uddtSetPinVal+0x6a>
		&& (copy_uddtPinLogic >= MGPIO_LOGIC_LOW && copy_uddtPinLogic <= MGPIO_LOGIC_HIGH))
 80019f0:	78bb      	ldrb	r3, [r7, #2]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d821      	bhi.n	8001a3a <MGPIO_uddtSetPinVal+0x6a>
	{
		if(copy_uddtPinLogic == MGPIO_LOGIC_HIGH)
 80019f6:	78bb      	ldrb	r3, [r7, #2]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d10b      	bne.n	8001a14 <MGPIO_uddtSetPinVal+0x44>
		{
			SET_BIT(PS_GPIOx->MGPIOx_ODR , copy_uddtPinNum);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	695b      	ldr	r3, [r3, #20]
 8001a00:	78fa      	ldrb	r2, [r7, #3]
 8001a02:	2101      	movs	r1, #1
 8001a04:	fa01 f202 	lsl.w	r2, r1, r2
 8001a08:	431a      	orrs	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	615a      	str	r2, [r3, #20]
			ret = MGPIO_OK;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	73fb      	strb	r3, [r7, #15]
		if(copy_uddtPinLogic == MGPIO_LOGIC_HIGH)
 8001a12:	e014      	b.n	8001a3e <MGPIO_uddtSetPinVal+0x6e>
		}
		else if(copy_uddtPinLogic == MGPIO_LOGIC_LOW)
 8001a14:	78bb      	ldrb	r3, [r7, #2]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10c      	bne.n	8001a34 <MGPIO_uddtSetPinVal+0x64>
		{
			CLR_BIT(PS_GPIOx->MGPIOx_ODR , copy_uddtPinNum);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	695b      	ldr	r3, [r3, #20]
 8001a1e:	78fa      	ldrb	r2, [r7, #3]
 8001a20:	2101      	movs	r1, #1
 8001a22:	fa01 f202 	lsl.w	r2, r1, r2
 8001a26:	43d2      	mvns	r2, r2
 8001a28:	401a      	ands	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	615a      	str	r2, [r3, #20]
			ret = MGPIO_OK;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	73fb      	strb	r3, [r7, #15]
		if(copy_uddtPinLogic == MGPIO_LOGIC_HIGH)
 8001a32:	e004      	b.n	8001a3e <MGPIO_uddtSetPinVal+0x6e>
		}
		else
		{
			ret = MGPIO_INVALID_PARAMTER;
 8001a34:	2302      	movs	r3, #2
 8001a36:	73fb      	strb	r3, [r7, #15]
		if(copy_uddtPinLogic == MGPIO_LOGIC_HIGH)
 8001a38:	e001      	b.n	8001a3e <MGPIO_uddtSetPinVal+0x6e>
		}
	}
	else
	{
		ret = MGPIO_INVALID_PARAMTER;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <MGPIO_uddtSetAltFun>:
	}
	return ret;
}

EN_MGPIO_systemState_t MGPIO_uddtSetAltFun (ST_MGPIOx_RegistersMap_t *PS_GPIOx , EN_MGPIO_pinOptions_t copy_uddtPinNum , EN_MGPIO_altfnOptions_t Copy_uddtAltFun)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	70fb      	strb	r3, [r7, #3]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	70bb      	strb	r3, [r7, #2]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	73fb      	strb	r3, [r7, #15]
	if (copy_uddtPinNum <= 7U )
 8001a60:	78fb      	ldrb	r3, [r7, #3]
 8001a62:	2b07      	cmp	r3, #7
 8001a64:	d80c      	bhi.n	8001a80 <MGPIO_uddtSetAltFun+0x34>
	{
		PS_GPIOx->MGPIOx_AFRL  |= (Copy_uddtAltFun << 4U * (copy_uddtPinNum));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a1b      	ldr	r3, [r3, #32]
 8001a6a:	78b9      	ldrb	r1, [r7, #2]
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	0092      	lsls	r2, r2, #2
 8001a70:	fa01 f202 	lsl.w	r2, r1, r2
 8001a74:	431a      	orrs	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	621a      	str	r2, [r3, #32]
		ret= MGPIO_OK;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	73fb      	strb	r3, [r7, #15]
 8001a7e:	e011      	b.n	8001aa4 <MGPIO_uddtSetAltFun+0x58>
	}
	else  if (copy_uddtPinNum <= 15U )
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	2b0f      	cmp	r3, #15
 8001a84:	d80c      	bhi.n	8001aa0 <MGPIO_uddtSetAltFun+0x54>
	{
		PS_GPIOx->MGPIOx_AFRH  |= (Copy_uddtAltFun << 4U * (copy_uddtPinNum));
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8a:	78b9      	ldrb	r1, [r7, #2]
 8001a8c:	78fa      	ldrb	r2, [r7, #3]
 8001a8e:	0092      	lsls	r2, r2, #2
 8001a90:	fa01 f202 	lsl.w	r2, r1, r2
 8001a94:	431a      	orrs	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	625a      	str	r2, [r3, #36]	; 0x24
		ret= MGPIO_OK;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	73fb      	strb	r3, [r7, #15]
 8001a9e:	e001      	b.n	8001aa4 <MGPIO_uddtSetAltFun+0x58>
	}
	else
	{
		ret= MGPIO_PTR_NULL;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <MGPIO_uddtInitPin>:



EN_MGPIO_systemState_t MGPIO_uddtInitPin		(ST_MGPIO_pinCfg_t *PS_pinInstance)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b084      	sub	sp, #16
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 8001aba:	2300      	movs	r3, #0
 8001abc:	73fb      	strb	r3, [r7, #15]
	if(PS_pinInstance != PTR_NULL)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d043      	beq.n	8001b4c <MGPIO_uddtInitPin+0x9a>
	{
		ret = MGPIO_uddtSetPinMode(PS_pinInstance->PS_GPIOx,PS_pinInstance->copy_uddtPinNum,PS_pinInstance->copy_uddtPinMode);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6818      	ldr	r0, [r3, #0]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	7919      	ldrb	r1, [r3, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	795b      	ldrb	r3, [r3, #5]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	f7ff fed7 	bl	8001884 <MGPIO_uddtSetPinMode>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001ada:	7bfb      	ldrb	r3, [r7, #15]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d10a      	bne.n	8001af6 <MGPIO_uddtInitPin+0x44>
		ret = MGPIO_uddtSetOutputMode(PS_pinInstance->PS_GPIOx,PS_pinInstance->copy_uddtPinNum,PS_pinInstance->copy_uddtOutputResistor);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	7919      	ldrb	r1, [r3, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	799b      	ldrb	r3, [r3, #6]
 8001aec:	461a      	mov	r2, r3
 8001aee:	f7ff fef5 	bl	80018dc <MGPIO_uddtSetOutputMode>
 8001af2:	4603      	mov	r3, r0
 8001af4:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d10a      	bne.n	8001b12 <MGPIO_uddtInitPin+0x60>
		ret = MGPIO_uddtSetOutputSpeed(PS_pinInstance->PS_GPIOx,PS_pinInstance->copy_uddtPinNum,PS_pinInstance->copy_uddtOutputSpeed);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	7919      	ldrb	r1, [r3, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	79db      	ldrb	r3, [r3, #7]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	f7ff ff0f 	bl	800192c <MGPIO_uddtSetOutputSpeed>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d10a      	bne.n	8001b2e <MGPIO_uddtInitPin+0x7c>
		ret = MGPIO_uddtSetPullState(PS_pinInstance->PS_GPIOx,PS_pinInstance->copy_uddtPinNum,PS_pinInstance->copy_uddtPullState);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6818      	ldr	r0, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	7919      	ldrb	r1, [r3, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	7a5b      	ldrb	r3, [r3, #9]
 8001b24:	461a      	mov	r2, r3
 8001b26:	f7ff ff2a 	bl	800197e <MGPIO_uddtSetPullState>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d10d      	bne.n	8001b50 <MGPIO_uddtInitPin+0x9e>
		ret = MGPIO_uddtSetPinVal(PS_pinInstance->PS_GPIOx,PS_pinInstance->copy_uddtPinNum,PS_pinInstance->copy_uddtPtrRetOfPinLogic);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	7919      	ldrb	r1, [r3, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	7a1b      	ldrb	r3, [r3, #8]
 8001b40:	461a      	mov	r2, r3
 8001b42:	f7ff ff45 	bl	80019d0 <MGPIO_uddtSetPinVal>
 8001b46:	4603      	mov	r3, r0
 8001b48:	73fb      	strb	r3, [r7, #15]
 8001b4a:	e001      	b.n	8001b50 <MGPIO_uddtInitPin+0x9e>
	}
	else
	{
		ret = MGPIO_PTR_NULL;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <MGPIO_uddtInitAltPin>:


EN_MGPIO_systemState_t MGPIO_uddtInitAltPin		(ST_MGPIO_altPinCfg_t *PS_altPinInstance)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b084      	sub	sp, #16
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
	EN_MGPIO_systemState_t ret = MGPIO_NOK;
 8001b62:	2300      	movs	r3, #0
 8001b64:	73fb      	strb	r3, [r7, #15]

	if(PS_altPinInstance != PTR_NULL)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d042      	beq.n	8001bf2 <MGPIO_uddtInitAltPin+0x98>
	{
		ret = MGPIO_uddtSetPinMode(PS_altPinInstance->PS_GPIOx,PS_altPinInstance->copy_uddtPinNum,MGPIO_MODE_ALTF);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6818      	ldr	r0, [r3, #0]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	791b      	ldrb	r3, [r3, #4]
 8001b74:	2202      	movs	r2, #2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f7ff fe84 	bl	8001884 <MGPIO_uddtSetPinMode>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d10a      	bne.n	8001b9c <MGPIO_uddtInitAltPin+0x42>
		ret = MGPIO_uddtSetOutputMode(PS_altPinInstance->PS_GPIOx,PS_altPinInstance->copy_uddtPinNum,PS_altPinInstance->copy_uddtOutputResistor);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6818      	ldr	r0, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	7919      	ldrb	r1, [r3, #4]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	799b      	ldrb	r3, [r3, #6]
 8001b92:	461a      	mov	r2, r3
 8001b94:	f7ff fea2 	bl	80018dc <MGPIO_uddtSetOutputMode>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d10a      	bne.n	8001bb8 <MGPIO_uddtInitAltPin+0x5e>
		ret = MGPIO_uddtSetOutputSpeed(PS_altPinInstance->PS_GPIOx,PS_altPinInstance->copy_uddtPinNum,PS_altPinInstance->copy_uddtOutputSpeed);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6818      	ldr	r0, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	7919      	ldrb	r1, [r3, #4]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	79db      	ldrb	r3, [r3, #7]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	f7ff febc 	bl	800192c <MGPIO_uddtSetOutputSpeed>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d10a      	bne.n	8001bd4 <MGPIO_uddtInitAltPin+0x7a>
		ret = MGPIO_uddtSetAltFun(PS_altPinInstance->PS_GPIOx,PS_altPinInstance->copy_uddtPinNum,PS_altPinInstance->Copy_uddtAltFun);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6818      	ldr	r0, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	7919      	ldrb	r1, [r3, #4]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	795b      	ldrb	r3, [r3, #5]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	f7ff ff3e 	bl	8001a4c <MGPIO_uddtSetAltFun>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	73fb      	strb	r3, [r7, #15]
		if(ret == MGPIO_OK)
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d10d      	bne.n	8001bf6 <MGPIO_uddtInitAltPin+0x9c>
		ret = MGPIO_uddtSetPullState(PS_altPinInstance->PS_GPIOx,PS_altPinInstance->copy_uddtPinNum,PS_altPinInstance->copy_uddtPullState);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6818      	ldr	r0, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7919      	ldrb	r1, [r3, #4]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	7a1b      	ldrb	r3, [r3, #8]
 8001be6:	461a      	mov	r2, r3
 8001be8:	f7ff fec9 	bl	800197e <MGPIO_uddtSetPullState>
 8001bec:	4603      	mov	r3, r0
 8001bee:	73fb      	strb	r3, [r7, #15]
 8001bf0:	e001      	b.n	8001bf6 <MGPIO_uddtInitAltPin+0x9c>

	}
	else
	{
		ret = MGPIO_PTR_NULL;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <MNVIC_enableInterrupt>:
#include "../../../Inc/MCAL/nvic/nvic_interface.h"



EN_MNVIC_systemState_t MNVIC_enableInterrupt(uint8_t copy_u8IntPos)
{
 8001c00:	b490      	push	{r4, r7}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
	EN_MNVIC_systemState_t ret = MNVIC_NOK;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	73fb      	strb	r3, [r7, #15]
	if(copy_u8IntPos >= POS_OF_FIRST_INT && copy_u8IntPos <= POS_OF_LAST_INT)
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	2b54      	cmp	r3, #84	; 0x54
 8001c12:	d815      	bhi.n	8001c40 <MNVIC_enableInterrupt+0x40>
	{
		SET_BIT(MNVIC_PERIPHERAL->MNVIC_ISERx[getIntRegNumber(copy_u8IntPos)] ,getIntBitNumber(copy_u8IntPos));
 8001c14:	4a0e      	ldr	r2, [pc, #56]	; (8001c50 <MNVIC_enableInterrupt+0x50>)
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	095b      	lsrs	r3, r3, #5
 8001c1a:	b2d8      	uxtb	r0, r3
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c22:	79fa      	ldrb	r2, [r7, #7]
 8001c24:	f002 021f 	and.w	r2, r2, #31
 8001c28:	2101      	movs	r1, #1
 8001c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c2e:	4614      	mov	r4, r2
 8001c30:	4a07      	ldr	r2, [pc, #28]	; (8001c50 <MNVIC_enableInterrupt+0x50>)
 8001c32:	4601      	mov	r1, r0
 8001c34:	4323      	orrs	r3, r4
 8001c36:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		ret = MNVIC_OK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	73fb      	strb	r3, [r7, #15]
 8001c3e:	e001      	b.n	8001c44 <MNVIC_enableInterrupt+0x44>
	}
	else
	{
		ret = MNVIC_INVALID_PARAMTER;
 8001c40:	2302      	movs	r3, #2
 8001c42:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc90      	pop	{r4, r7}
 8001c4e:	4770      	bx	lr
 8001c50:	e000e100 	.word	0xe000e100

08001c54 <MNVIC_SetInterruptPriority>:

	return ret;
}

EN_MNVIC_systemState_t MNVIC_SetInterruptPriority (uint8_t copy_u8IntPos , EN_MNVIC_priorityGrouping_t copy_uddtGroupOption ,uint8_t copy_u8GroupPriority , uint8_t copy_u8SubPriority)
{
 8001c54:	b490      	push	{r4, r7}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4604      	mov	r4, r0
 8001c5c:	4608      	mov	r0, r1
 8001c5e:	4611      	mov	r1, r2
 8001c60:	461a      	mov	r2, r3
 8001c62:	4623      	mov	r3, r4
 8001c64:	71fb      	strb	r3, [r7, #7]
 8001c66:	4603      	mov	r3, r0
 8001c68:	71bb      	strb	r3, [r7, #6]
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	717b      	strb	r3, [r7, #5]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	713b      	strb	r3, [r7, #4]
	EN_MNVIC_systemState_t ret = MNVIC_NOK;
 8001c72:	2301      	movs	r3, #1
 8001c74:	73fb      	strb	r3, [r7, #15]
	if((copy_u8IntPos >= POS_OF_FIRST_INT && copy_u8IntPos <= POS_OF_LAST_INT)
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	2b54      	cmp	r3, #84	; 0x54
 8001c7a:	d841      	bhi.n	8001d00 <MNVIC_SetInterruptPriority+0xac>
		&&(copy_uddtGroupOption >= GP_16_SP_00 && copy_uddtGroupOption <= GP_00_SP_16 ))
 8001c7c:	79bb      	ldrb	r3, [r7, #6]
 8001c7e:	2b04      	cmp	r3, #4
 8001c80:	d83e      	bhi.n	8001d00 <MNVIC_SetInterruptPriority+0xac>
	{
		uint8_t Local_u8Priority = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	73bb      	strb	r3, [r7, #14]

		  switch(copy_uddtGroupOption)
 8001c86:	79bb      	ldrb	r3, [r7, #6]
 8001c88:	2b04      	cmp	r3, #4
 8001c8a:	d82e      	bhi.n	8001cea <MNVIC_SetInterruptPriority+0x96>
 8001c8c:	a201      	add	r2, pc, #4	; (adr r2, 8001c94 <MNVIC_SetInterruptPriority+0x40>)
 8001c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c92:	bf00      	nop
 8001c94:	08001caf 	.word	0x08001caf
 8001c98:	08001cd9 	.word	0x08001cd9
 8001c9c:	08001cb5 	.word	0x08001cb5
 8001ca0:	08001cc7 	.word	0x08001cc7
 8001ca4:	08001ca9 	.word	0x08001ca9
		  {
		  case GP_00_SP_16 :  Local_u8Priority = copy_u8SubPriority								   ;  break ;
 8001ca8:	793b      	ldrb	r3, [r7, #4]
 8001caa:	73bb      	strb	r3, [r7, #14]
 8001cac:	e01d      	b.n	8001cea <MNVIC_SetInterruptPriority+0x96>
		  case GP_16_SP_00 :  Local_u8Priority = copy_u8GroupPriority   						   ;  break ;
 8001cae:	797b      	ldrb	r3, [r7, #5]
 8001cb0:	73bb      	strb	r3, [r7, #14]
 8001cb2:	e01a      	b.n	8001cea <MNVIC_SetInterruptPriority+0x96>
		  case GP_04_SP_04 :  Local_u8Priority = (copy_u8GroupPriority<<2) | copy_u8SubPriority    ;  break ;
 8001cb4:	797b      	ldrb	r3, [r7, #5]
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	b25a      	sxtb	r2, r3
 8001cba:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	b25b      	sxtb	r3, r3
 8001cc2:	73bb      	strb	r3, [r7, #14]
 8001cc4:	e011      	b.n	8001cea <MNVIC_SetInterruptPriority+0x96>
		  case GP_02_SP_08 :  Local_u8Priority = (copy_u8GroupPriority<<3) | copy_u8SubPriority    ;  break ;
 8001cc6:	797b      	ldrb	r3, [r7, #5]
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	b25a      	sxtb	r2, r3
 8001ccc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b25b      	sxtb	r3, r3
 8001cd4:	73bb      	strb	r3, [r7, #14]
 8001cd6:	e008      	b.n	8001cea <MNVIC_SetInterruptPriority+0x96>
		  case GP_08_SP_02 :  Local_u8Priority = (copy_u8GroupPriority<<1) | copy_u8SubPriority    ;  break ;
 8001cd8:	797b      	ldrb	r3, [r7, #5]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	b25a      	sxtb	r2, r3
 8001cde:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	73bb      	strb	r3, [r7, #14]
 8001ce8:	bf00      	nop
		  }


		  MNVIC_PERIPHERAL->MNVIC_IPRx[copy_u8IntPos] = (Local_u8Priority<<4) ;
 8001cea:	4909      	ldr	r1, [pc, #36]	; (8001d10 <MNVIC_SetInterruptPriority+0xbc>)
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	7bba      	ldrb	r2, [r7, #14]
 8001cf0:	0112      	lsls	r2, r2, #4
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300

//		uint8_t Local_u8Priority =  copy_u8SubPriority | (copy_u8GroupPriority << (copy_uddtGroupOption-3) ) ;
//		MNVIC_PERIPHERAL -> MNVIC_IPRx[copy_u8IntPos/32] = (Local_u8Priority << 4 );
		ret = MNVIC_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	73fb      	strb	r3, [r7, #15]
	{
 8001cfe:	e001      	b.n	8001d04 <MNVIC_SetInterruptPriority+0xb0>
	}
	else
	{
		ret = MNVIC_INVALID_PARAMTER;
 8001d00:	2302      	movs	r3, #2
 8001d02:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc90      	pop	{r4, r7}
 8001d0e:	4770      	bx	lr
 8001d10:	e000e100 	.word	0xe000e100

08001d14 <MNVIC_SetInterruptGroup>:

EN_MNVIC_systemState_t MNVIC_SetInterruptGroup(EN_MNVIC_priorityGrouping_t copy_uddtGroupOption)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	71fb      	strb	r3, [r7, #7]
	EN_MNVIC_systemState_t ret = MNVIC_NOK;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	73fb      	strb	r3, [r7, #15]
	if(copy_uddtGroupOption >= GP_16_SP_00 && copy_uddtGroupOption <= GP_00_SP_16 )
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	2b04      	cmp	r3, #4
 8001d26:	d80d      	bhi.n	8001d44 <MNVIC_SetInterruptGroup+0x30>
	{
		SCB_AIRCR = MNVIC_VECTKEY;
 8001d28:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <MNVIC_SetInterruptGroup+0x44>)
 8001d2a:	4a0c      	ldr	r2, [pc, #48]	; (8001d5c <MNVIC_SetInterruptGroup+0x48>)
 8001d2c:	601a      	str	r2, [r3, #0]
		SCB_AIRCR = MNVIC_VECTKEY|(copy_uddtGroupOption<<8);
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	021b      	lsls	r3, r3, #8
 8001d32:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d3a:	4a07      	ldr	r2, [pc, #28]	; (8001d58 <MNVIC_SetInterruptGroup+0x44>)
 8001d3c:	6013      	str	r3, [r2, #0]
		ret = MNVIC_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	73fb      	strb	r3, [r7, #15]
 8001d42:	e001      	b.n	8001d48 <MNVIC_SetInterruptGroup+0x34>
	}
	else
	{
		ret = MNVIC_INVALID_PARAMTER;
 8001d44:	2302      	movs	r3, #2
 8001d46:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed0c 	.word	0xe000ed0c
 8001d5c:	05fa0000 	.word	0x05fa0000

08001d60 <MRCC_Init>:

#include "../../../Inc/MCAL/rcc/rcc_interface.h"


EN_MRCC_systemState_t MRCC_Init(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
	EN_MRCC_systemState_t ret = MRCC_NOK;
 8001d66:	2301      	movs	r3, #1
 8001d68:	71fb      	strb	r3, [r7, #7]

		MRCC_PERIPHERAL->RCC_CFGR_REG = ((MRCC_PERIPHERAL->RCC_CFGR_REG & 0xFFFFFFFC ) | (sysClkSelect << SW0_BIT));
 8001d6a:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <MRCC_Init+0x48>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	4a0e      	ldr	r2, [pc, #56]	; (8001da8 <MRCC_Init+0x48>)
 8001d70:	f023 0303 	bic.w	r3, r3, #3
 8001d74:	6093      	str	r3, [r2, #8]

		if(sysClkSelect == MRCC_SYS_CLK_HSI )
		{
			SET_BIT(MRCC_PERIPHERAL->RCC_CR_REG , HSION_BIT );
 8001d76:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <MRCC_Init+0x48>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a0b      	ldr	r2, [pc, #44]	; (8001da8 <MRCC_Init+0x48>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	6013      	str	r3, [r2, #0]
			ret = MRCC_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	71fb      	strb	r3, [r7, #7]
		}
		else
		{
			ret = MRCC_INVALID_PARAMTER;
		}
		MRCC_PERIPHERAL->RCC_CFGR_REG = ((MRCC_PERIPHERAL->RCC_CFGR_REG & 0xFFFF030F )
 8001d86:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <MRCC_Init+0x48>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 8001d8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d92:	4a05      	ldr	r2, [pc, #20]	; (8001da8 <MRCC_Init+0x48>)
						|(ahbPrescaler << HPRE0_BIT)
						|(apbLowSpeedPrescaler << PPRE10_BIT)
						|(apbHighSpeedPrescaler << PPRE20_BIT));
 8001d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
		MRCC_PERIPHERAL->RCC_CFGR_REG = ((MRCC_PERIPHERAL->RCC_CFGR_REG & 0xFFFF030F )
 8001d98:	6093      	str	r3, [r2, #8]
	return ret;
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	40023800 	.word	0x40023800

08001dac <MRCC_enablePeripheral>:


EN_MRCC_systemState_t MRCC_enablePeripheral(EN_MRCC_busOptions_t busSelection,EN_MRCC_peripheralOptions_t PeripheralNumber)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	460a      	mov	r2, r1
 8001db6:	71fb      	strb	r3, [r7, #7]
 8001db8:	4613      	mov	r3, r2
 8001dba:	71bb      	strb	r3, [r7, #6]
	EN_MRCC_systemState_t ret = MRCC_NOK;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
	if((busSelection >=0 && busSelection <=4 ) && (PeripheralNumber >=0 && PeripheralNumber <= 31))
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d848      	bhi.n	8001e58 <MRCC_enablePeripheral+0xac>
 8001dc6:	79bb      	ldrb	r3, [r7, #6]
 8001dc8:	2b1f      	cmp	r3, #31
 8001dca:	d845      	bhi.n	8001e58 <MRCC_enablePeripheral+0xac>
	{
		switch(busSelection)
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d83e      	bhi.n	8001e50 <MRCC_enablePeripheral+0xa4>
 8001dd2:	a201      	add	r2, pc, #4	; (adr r2, 8001dd8 <MRCC_enablePeripheral+0x2c>)
 8001dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd8:	08001de9 	.word	0x08001de9
 8001ddc:	08001e03 	.word	0x08001e03
 8001de0:	08001e1d 	.word	0x08001e1d
 8001de4:	08001e37 	.word	0x08001e37
		{
			case MRCC_AHP1_BUS :
			{
				SET_BIT(MRCC_PERIPHERAL->RCC_AHB1ENR_REG , PeripheralNumber);
 8001de8:	4b20      	ldr	r3, [pc, #128]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dec:	79ba      	ldrb	r2, [r7, #6]
 8001dee:	2101      	movs	r1, #1
 8001df0:	fa01 f202 	lsl.w	r2, r1, r2
 8001df4:	4611      	mov	r1, r2
 8001df6:	4a1d      	ldr	r2, [pc, #116]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	6313      	str	r3, [r2, #48]	; 0x30
				ret = MRCC_OK;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	73fb      	strb	r3, [r7, #15]
				break;
 8001e00:	e029      	b.n	8001e56 <MRCC_enablePeripheral+0xaa>
			}
			case MRCC_AHP2_BUS :
			{
				SET_BIT(MRCC_PERIPHERAL->RCC_AHB2ENR_REG , PeripheralNumber);
 8001e02:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e06:	79ba      	ldrb	r2, [r7, #6]
 8001e08:	2101      	movs	r1, #1
 8001e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4a16      	ldr	r2, [pc, #88]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001e12:	430b      	orrs	r3, r1
 8001e14:	6353      	str	r3, [r2, #52]	; 0x34
				ret = MRCC_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	73fb      	strb	r3, [r7, #15]
				break;
 8001e1a:	e01c      	b.n	8001e56 <MRCC_enablePeripheral+0xaa>
			}
			case MRCC_APB1_BUS :
			{
				SET_BIT(MRCC_PERIPHERAL->RCC_APB1ENR_REG , PeripheralNumber);
 8001e1c:	4b13      	ldr	r3, [pc, #76]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	79ba      	ldrb	r2, [r7, #6]
 8001e22:	2101      	movs	r1, #1
 8001e24:	fa01 f202 	lsl.w	r2, r1, r2
 8001e28:	4611      	mov	r1, r2
 8001e2a:	4a10      	ldr	r2, [pc, #64]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001e2c:	430b      	orrs	r3, r1
 8001e2e:	6413      	str	r3, [r2, #64]	; 0x40
				ret = MRCC_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]
				break;
 8001e34:	e00f      	b.n	8001e56 <MRCC_enablePeripheral+0xaa>
			}
			case MRCC_APB2_BUS :
			{
				SET_BIT(MRCC_PERIPHERAL->RCC_APB2ENR_REG , PeripheralNumber);
 8001e36:	4b0d      	ldr	r3, [pc, #52]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3a:	79ba      	ldrb	r2, [r7, #6]
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e42:	4611      	mov	r1, r2
 8001e44:	4a09      	ldr	r2, [pc, #36]	; (8001e6c <MRCC_enablePeripheral+0xc0>)
 8001e46:	430b      	orrs	r3, r1
 8001e48:	6453      	str	r3, [r2, #68]	; 0x44
				ret = MRCC_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
				break;
 8001e4e:	e002      	b.n	8001e56 <MRCC_enablePeripheral+0xaa>
			}
			default :
			{
				ret = MRCC_INVALID_PARAMTER;
 8001e50:	2303      	movs	r3, #3
 8001e52:	73fb      	strb	r3, [r7, #15]
		switch(busSelection)
 8001e54:	e002      	b.n	8001e5c <MRCC_enablePeripheral+0xb0>
 8001e56:	e001      	b.n	8001e5c <MRCC_enablePeripheral+0xb0>
			}
		}
	}
	else
	{
		ret = MRCC_INVALID_PARAMTER;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8001e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800

08001e70 <SysTick_Handler>:
	return ret;
}


void SysTick_Handler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
	if(PTR_NULL != pfForStkCallBack)
 8001e76:	4b19      	ldr	r3, [pc, #100]	; (8001edc <SysTick_Handler+0x6c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d02a      	beq.n	8001ed4 <SysTick_Handler+0x64>
	{
		uint8_t u8TempForFlagReading = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	71fb      	strb	r3, [r7, #7]
		if(g_u8intervalMode == MSTK_IntervalSingle)
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <SysTick_Handler+0x70>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d116      	bne.n	8001eb8 <SysTick_Handler+0x48>
		{
			u8TempForFlagReading = GET_BIT(MSTK_PERIPHERAL->MSTK_STK_CTRL , MSTK_COUNTFLAG_BIT);
 8001e8a:	4b16      	ldr	r3, [pc, #88]	; (8001ee4 <SysTick_Handler+0x74>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	0c1b      	lsrs	r3, r3, #16
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	71fb      	strb	r3, [r7, #7]
			pfForStkCallBack();
 8001e98:	4b10      	ldr	r3, [pc, #64]	; (8001edc <SysTick_Handler+0x6c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4798      	blx	r3
			CLR_BIT(MSTK_PERIPHERAL->MSTK_STK_CTRL , MSTK_ENABLE_BIT);
 8001e9e:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <SysTick_Handler+0x74>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <SysTick_Handler+0x74>)
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	6013      	str	r3, [r2, #0]
			MSTK_PERIPHERAL->MSTK_STK_LOAD = 0;
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <SysTick_Handler+0x74>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	605a      	str	r2, [r3, #4]
			MSTK_PERIPHERAL->MSTK_STK_VAL = 0;
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <SysTick_Handler+0x74>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
	}
	else
	{
		/* Do Nothing */
	}
}
 8001eb6:	e00d      	b.n	8001ed4 <SysTick_Handler+0x64>
		else if(g_u8intervalMode == MSTK_IntervalPeriodic)
 8001eb8:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <SysTick_Handler+0x70>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d109      	bne.n	8001ed4 <SysTick_Handler+0x64>
			u8TempForFlagReading = GET_BIT(MSTK_PERIPHERAL->MSTK_STK_CTRL , MSTK_COUNTFLAG_BIT);
 8001ec0:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <SysTick_Handler+0x74>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	0c1b      	lsrs	r3, r3, #16
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	71fb      	strb	r3, [r7, #7]
			pfForStkCallBack();
 8001ece:	4b03      	ldr	r3, [pc, #12]	; (8001edc <SysTick_Handler+0x6c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4798      	blx	r3
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	200000bc 	.word	0x200000bc
 8001ee0:	200000c0 	.word	0x200000c0
 8001ee4:	e000e010 	.word	0xe000e010

08001ee8 <MTMR_vStartTimer>:

#include "../../../Inc/MCAL/tmr/tmr_interface.h"
#include "../../../Inc/MCAL/gpio/gpio_interface.h"

void 	 MTMR_vStartTimer(EN_MTMR_number_t copy_uddtTMRNumber)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
	switch(copy_uddtTMRNumber)
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	2b03      	cmp	r3, #3
 8001ef6:	d829      	bhi.n	8001f4c <MTMR_vStartTimer+0x64>
 8001ef8:	a201      	add	r2, pc, #4	; (adr r2, 8001f00 <MTMR_vStartTimer+0x18>)
 8001efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001efe:	bf00      	nop
 8001f00:	08001f11 	.word	0x08001f11
 8001f04:	08001f23 	.word	0x08001f23
 8001f08:	08001f31 	.word	0x08001f31
 8001f0c:	08001f3f 	.word	0x08001f3f
	{
	case MTMR2:
		SET_BIT(MTMR2_PERIPHERAL -> MTMRx_CR1, CEN_BIT); break;
 8001f10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	e015      	b.n	8001f4e <MTMR_vStartTimer+0x66>
	case MTMR3:
		SET_BIT(MTMR3_PERIPHERAL -> MTMRx_CR1, CEN_BIT); break;
 8001f22:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <MTMR_vStartTimer+0x74>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a0d      	ldr	r2, [pc, #52]	; (8001f5c <MTMR_vStartTimer+0x74>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	6013      	str	r3, [r2, #0]
 8001f2e:	e00e      	b.n	8001f4e <MTMR_vStartTimer+0x66>
	case MTMR4:
		SET_BIT(MTMR4_PERIPHERAL -> MTMRx_CR1, CEN_BIT); break;
 8001f30:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <MTMR_vStartTimer+0x78>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a0a      	ldr	r2, [pc, #40]	; (8001f60 <MTMR_vStartTimer+0x78>)
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	e007      	b.n	8001f4e <MTMR_vStartTimer+0x66>
	case MTMR5:
		SET_BIT(MTMR5_PERIPHERAL -> MTMRx_CR1, CEN_BIT); break;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <MTMR_vStartTimer+0x7c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a08      	ldr	r2, [pc, #32]	; (8001f64 <MTMR_vStartTimer+0x7c>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	e000      	b.n	8001f4e <MTMR_vStartTimer+0x66>

	default:                               break;
 8001f4c:	bf00      	nop
	}
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	40000400 	.word	0x40000400
 8001f60:	40000800 	.word	0x40000800
 8001f64:	40000c00 	.word	0x40000c00

08001f68 <MTMR_vSetTimerPrescaler>:
	}
}


void 	 MTMR_vSetTimerPrescaler(EN_MTMR_number_t copy_uddtTMRNumber, uint16_t copy_u16Value)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	460a      	mov	r2, r1
 8001f72:	71fb      	strb	r3, [r7, #7]
 8001f74:	4613      	mov	r3, r2
 8001f76:	80bb      	strh	r3, [r7, #4]
	switch(copy_uddtTMRNumber)
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d83d      	bhi.n	8001ffa <MTMR_vSetTimerPrescaler+0x92>
 8001f7e:	a201      	add	r2, pc, #4	; (adr r2, 8001f84 <MTMR_vSetTimerPrescaler+0x1c>)
 8001f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f84:	08001f95 	.word	0x08001f95
 8001f88:	08001fb3 	.word	0x08001fb3
 8001f8c:	08001fcb 	.word	0x08001fcb
 8001f90:	08001fe3 	.word	0x08001fe3
	{
	case MTMR2:
		CLR_ALL_BITS(MTMR2_PERIPHERAL -> MTMRx_PSC);
 8001f94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f98:	2200      	movs	r2, #0
 8001f9a:	629a      	str	r2, [r3, #40]	; 0x28
		MTMR2_PERIPHERAL -> MTMRx_PSC |= copy_u16Value - 1;
 8001f9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa2:	88ba      	ldrh	r2, [r7, #4]
 8001fa4:	3a01      	subs	r2, #1
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fac:	430b      	orrs	r3, r1
 8001fae:	6293      	str	r3, [r2, #40]	; 0x28
		break;
 8001fb0:	e024      	b.n	8001ffc <MTMR_vSetTimerPrescaler+0x94>
	case MTMR3:
		CLR_ALL_BITS(MTMR3_PERIPHERAL -> MTMRx_PSC);
 8001fb2:	4b15      	ldr	r3, [pc, #84]	; (8002008 <MTMR_vSetTimerPrescaler+0xa0>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	629a      	str	r2, [r3, #40]	; 0x28
		MTMR3_PERIPHERAL -> MTMRx_PSC |= copy_u16Value - 1;
 8001fb8:	4b13      	ldr	r3, [pc, #76]	; (8002008 <MTMR_vSetTimerPrescaler+0xa0>)
 8001fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fbc:	88ba      	ldrh	r2, [r7, #4]
 8001fbe:	3a01      	subs	r2, #1
 8001fc0:	4611      	mov	r1, r2
 8001fc2:	4a11      	ldr	r2, [pc, #68]	; (8002008 <MTMR_vSetTimerPrescaler+0xa0>)
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	6293      	str	r3, [r2, #40]	; 0x28
		break;
 8001fc8:	e018      	b.n	8001ffc <MTMR_vSetTimerPrescaler+0x94>
	case MTMR4:
		CLR_ALL_BITS(MTMR4_PERIPHERAL -> MTMRx_PSC);
 8001fca:	4b10      	ldr	r3, [pc, #64]	; (800200c <MTMR_vSetTimerPrescaler+0xa4>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	629a      	str	r2, [r3, #40]	; 0x28
		MTMR4_PERIPHERAL -> MTMRx_PSC |= copy_u16Value - 1;
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	; (800200c <MTMR_vSetTimerPrescaler+0xa4>)
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	88ba      	ldrh	r2, [r7, #4]
 8001fd6:	3a01      	subs	r2, #1
 8001fd8:	4611      	mov	r1, r2
 8001fda:	4a0c      	ldr	r2, [pc, #48]	; (800200c <MTMR_vSetTimerPrescaler+0xa4>)
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	6293      	str	r3, [r2, #40]	; 0x28
		break;
 8001fe0:	e00c      	b.n	8001ffc <MTMR_vSetTimerPrescaler+0x94>
	case MTMR5:
		CLR_ALL_BITS(MTMR5_PERIPHERAL -> MTMRx_PSC);
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <MTMR_vSetTimerPrescaler+0xa8>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	629a      	str	r2, [r3, #40]	; 0x28
		MTMR5_PERIPHERAL -> MTMRx_PSC |= copy_u16Value - 1;
 8001fe8:	4b09      	ldr	r3, [pc, #36]	; (8002010 <MTMR_vSetTimerPrescaler+0xa8>)
 8001fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fec:	88ba      	ldrh	r2, [r7, #4]
 8001fee:	3a01      	subs	r2, #1
 8001ff0:	4611      	mov	r1, r2
 8001ff2:	4a07      	ldr	r2, [pc, #28]	; (8002010 <MTMR_vSetTimerPrescaler+0xa8>)
 8001ff4:	430b      	orrs	r3, r1
 8001ff6:	6293      	str	r3, [r2, #40]	; 0x28
		break;
 8001ff8:	e000      	b.n	8001ffc <MTMR_vSetTimerPrescaler+0x94>
	default:                               break;
 8001ffa:	bf00      	nop
	}
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	40000400 	.word	0x40000400
 800200c:	40000800 	.word	0x40000800
 8002010:	40000c00 	.word	0x40000c00

08002014 <MTMR_vSetTimerChannelOutput>:
}



void 	 MTMR_vSetTimerChannelOutput(EN_MTMR_number_t copy_uddtTMRNumber, EN_MTMR_selectedMode_t copy_uddtTimerMode, EN_MTMR_channel_t copy_uddtChannelNumber)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
 800201e:	460b      	mov	r3, r1
 8002020:	71bb      	strb	r3, [r7, #6]
 8002022:	4613      	mov	r3, r2
 8002024:	717b      	strb	r3, [r7, #5]
	switch(copy_uddtTMRNumber)
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d002      	beq.n	8002032 <MTMR_vSetTimerChannelOutput+0x1e>
 800202c:	2b01      	cmp	r3, #1
 800202e:	d047      	beq.n	80020c0 <MTMR_vSetTimerChannelOutput+0xac>
				case MTMR_CH3: break;
				case MTMR_CH4: break;
			}
		}

		default:                               break;
 8002030:	e06f      	b.n	8002112 <MTMR_vSetTimerChannelOutput+0xfe>
			switch(copy_uddtChannelNumber)
 8002032:	797b      	ldrb	r3, [r7, #5]
 8002034:	3b01      	subs	r3, #1
 8002036:	2b03      	cmp	r3, #3
 8002038:	d869      	bhi.n	800210e <MTMR_vSetTimerChannelOutput+0xfa>
 800203a:	a201      	add	r2, pc, #4	; (adr r2, 8002040 <MTMR_vSetTimerChannelOutput+0x2c>)
 800203c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002040:	08002051 	.word	0x08002051
 8002044:	080020bd 	.word	0x080020bd
 8002048:	08002087 	.word	0x08002087
 800204c:	080020bd 	.word	0x080020bd
					CLR_BITS(MTMR2_PERIPHERAL -> MTMRx_CCMR1, 0x00000073);
 8002050:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800205a:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800205e:	6193      	str	r3, [r2, #24]
					MTMR2_PERIPHERAL -> MTMRx_CCMR1 |= (copy_uddtTimerMode << OC1M_SHIFT);
 8002060:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	79ba      	ldrb	r2, [r7, #6]
 8002068:	0112      	lsls	r2, r2, #4
 800206a:	4611      	mov	r1, r2
 800206c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002070:	430b      	orrs	r3, r1
 8002072:	6193      	str	r3, [r2, #24]
					SET_BIT(MTMR2_PERIPHERAL -> MTMRx_CCER, CC1EN_BIT);
 8002074:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	6213      	str	r3, [r2, #32]
					break;
 8002084:	e01b      	b.n	80020be <MTMR_vSetTimerChannelOutput+0xaa>
					CLR_BITS(MTMR2_PERIPHERAL -> MTMRx_CCMR2, 0x00000073);
 8002086:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002090:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002094:	61d3      	str	r3, [r2, #28]
					MTMR2_PERIPHERAL -> MTMRx_CCMR2 |= (copy_uddtTimerMode << OC1M_SHIFT);
 8002096:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	79ba      	ldrb	r2, [r7, #6]
 800209e:	0112      	lsls	r2, r2, #4
 80020a0:	4611      	mov	r1, r2
 80020a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020a6:	430b      	orrs	r3, r1
 80020a8:	61d3      	str	r3, [r2, #28]
					SET_BIT(MTMR2_PERIPHERAL -> MTMRx_CCER, 8);
 80020aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b8:	6213      	str	r3, [r2, #32]
					break;
 80020ba:	e000      	b.n	80020be <MTMR_vSetTimerChannelOutput+0xaa>
				case MTMR_CH2:	break;
 80020bc:	bf00      	nop
			break;
 80020be:	e026      	b.n	800210e <MTMR_vSetTimerChannelOutput+0xfa>
			switch(copy_uddtChannelNumber)
 80020c0:	797b      	ldrb	r3, [r7, #5]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d824      	bhi.n	8002112 <MTMR_vSetTimerChannelOutput+0xfe>
 80020c8:	a201      	add	r2, pc, #4	; (adr r2, 80020d0 <MTMR_vSetTimerChannelOutput+0xbc>)
 80020ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ce:	bf00      	nop
 80020d0:	080020e1 	.word	0x080020e1
 80020d4:	0800210b 	.word	0x0800210b
 80020d8:	0800210b 	.word	0x0800210b
 80020dc:	0800210b 	.word	0x0800210b
					CLR_BITS(MTMR3_PERIPHERAL -> MTMRx_CCMR1, 0x00000073);
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <MTMR_vSetTimerChannelOutput+0x10c>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	4a0e      	ldr	r2, [pc, #56]	; (8002120 <MTMR_vSetTimerChannelOutput+0x10c>)
 80020e6:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80020ea:	6193      	str	r3, [r2, #24]
					MTMR3_PERIPHERAL -> MTMRx_CCMR1 |= (copy_uddtTimerMode << OC1M_SHIFT);
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <MTMR_vSetTimerChannelOutput+0x10c>)
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	79ba      	ldrb	r2, [r7, #6]
 80020f2:	0112      	lsls	r2, r2, #4
 80020f4:	4611      	mov	r1, r2
 80020f6:	4a0a      	ldr	r2, [pc, #40]	; (8002120 <MTMR_vSetTimerChannelOutput+0x10c>)
 80020f8:	430b      	orrs	r3, r1
 80020fa:	6193      	str	r3, [r2, #24]
					SET_BIT(MTMR3_PERIPHERAL -> MTMRx_CCER, CC1EN_BIT);
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <MTMR_vSetTimerChannelOutput+0x10c>)
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	4a07      	ldr	r2, [pc, #28]	; (8002120 <MTMR_vSetTimerChannelOutput+0x10c>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6213      	str	r3, [r2, #32]
					break;
 8002108:	e000      	b.n	800210c <MTMR_vSetTimerChannelOutput+0xf8>
				case MTMR_CH2: break;
 800210a:	bf00      	nop
		default:                               break;
 800210c:	e001      	b.n	8002112 <MTMR_vSetTimerChannelOutput+0xfe>
			break;
 800210e:	bf00      	nop
 8002110:	e000      	b.n	8002114 <MTMR_vSetTimerChannelOutput+0x100>
		default:                               break;
 8002112:	bf00      	nop
	}
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40000400 	.word	0x40000400

08002124 <MTMR_vSetTimerCMPVal>:

void 	 MTMR_vSetTimerCMPVal(EN_MTMR_number_t copy_uddtTMRNumber, EN_MTMR_channel_t copy_uddtChannelNumber, uint32_t copy_u32CmpValue)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	603a      	str	r2, [r7, #0]
 800212e:	71fb      	strb	r3, [r7, #7]
 8002130:	460b      	mov	r3, r1
 8002132:	71bb      	strb	r3, [r7, #6]
	switch(copy_uddtTMRNumber)
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d002      	beq.n	8002140 <MTMR_vSetTimerCMPVal+0x1c>
 800213a:	2b01      	cmp	r3, #1
 800213c:	d025      	beq.n	800218a <MTMR_vSetTimerCMPVal+0x66>
					break;
				}
			break;
		}

		default:                               break;
 800213e:	e047      	b.n	80021d0 <MTMR_vSetTimerCMPVal+0xac>
				switch(copy_uddtChannelNumber)
 8002140:	79bb      	ldrb	r3, [r7, #6]
 8002142:	3b01      	subs	r3, #1
 8002144:	2b03      	cmp	r3, #3
 8002146:	d840      	bhi.n	80021ca <MTMR_vSetTimerCMPVal+0xa6>
 8002148:	a201      	add	r2, pc, #4	; (adr r2, 8002150 <MTMR_vSetTimerCMPVal+0x2c>)
 800214a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214e:	bf00      	nop
 8002150:	08002161 	.word	0x08002161
 8002154:	0800216b 	.word	0x0800216b
 8002158:	08002175 	.word	0x08002175
 800215c:	0800217f 	.word	0x0800217f
					MTMR2_PERIPHERAL -> MTMRx_CCR1 = copy_u32CmpValue;
 8002160:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	6353      	str	r3, [r2, #52]	; 0x34
					break;
 8002168:	e00e      	b.n	8002188 <MTMR_vSetTimerCMPVal+0x64>
					MTMR2_PERIPHERAL -> MTMRx_CCR2 = copy_u32CmpValue;
 800216a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	6393      	str	r3, [r2, #56]	; 0x38
					break;
 8002172:	e009      	b.n	8002188 <MTMR_vSetTimerCMPVal+0x64>
					MTMR2_PERIPHERAL -> MTMRx_CCR3 = copy_u32CmpValue;
 8002174:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	63d3      	str	r3, [r2, #60]	; 0x3c
					break;
 800217c:	e004      	b.n	8002188 <MTMR_vSetTimerCMPVal+0x64>
					MTMR2_PERIPHERAL -> MTMRx_CCR4 = copy_u32CmpValue;
 800217e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	6413      	str	r3, [r2, #64]	; 0x40
					break;
 8002186:	bf00      	nop
			break;
 8002188:	e01f      	b.n	80021ca <MTMR_vSetTimerCMPVal+0xa6>
				switch(copy_uddtChannelNumber)
 800218a:	79bb      	ldrb	r3, [r7, #6]
 800218c:	3b01      	subs	r3, #1
 800218e:	2b03      	cmp	r3, #3
 8002190:	d81d      	bhi.n	80021ce <MTMR_vSetTimerCMPVal+0xaa>
 8002192:	a201      	add	r2, pc, #4	; (adr r2, 8002198 <MTMR_vSetTimerCMPVal+0x74>)
 8002194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002198:	080021a9 	.word	0x080021a9
 800219c:	080021b1 	.word	0x080021b1
 80021a0:	080021b9 	.word	0x080021b9
 80021a4:	080021c1 	.word	0x080021c1
					MTMR3_PERIPHERAL -> MTMRx_CCR1 = copy_u32CmpValue;
 80021a8:	4a0c      	ldr	r2, [pc, #48]	; (80021dc <MTMR_vSetTimerCMPVal+0xb8>)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	6353      	str	r3, [r2, #52]	; 0x34
					break;
 80021ae:	e00b      	b.n	80021c8 <MTMR_vSetTimerCMPVal+0xa4>
					MTMR3_PERIPHERAL -> MTMRx_CCR2 = copy_u32CmpValue;
 80021b0:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <MTMR_vSetTimerCMPVal+0xb8>)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	6393      	str	r3, [r2, #56]	; 0x38
					break;
 80021b6:	e007      	b.n	80021c8 <MTMR_vSetTimerCMPVal+0xa4>
					MTMR3_PERIPHERAL -> MTMRx_CCR3 = copy_u32CmpValue;
 80021b8:	4a08      	ldr	r2, [pc, #32]	; (80021dc <MTMR_vSetTimerCMPVal+0xb8>)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	63d3      	str	r3, [r2, #60]	; 0x3c
					break;
 80021be:	e003      	b.n	80021c8 <MTMR_vSetTimerCMPVal+0xa4>
					MTMR3_PERIPHERAL -> MTMRx_CCR4 = copy_u32CmpValue;
 80021c0:	4a06      	ldr	r2, [pc, #24]	; (80021dc <MTMR_vSetTimerCMPVal+0xb8>)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	6413      	str	r3, [r2, #64]	; 0x40
					break;
 80021c6:	bf00      	nop
			break;
 80021c8:	e001      	b.n	80021ce <MTMR_vSetTimerCMPVal+0xaa>
			break;
 80021ca:	bf00      	nop
 80021cc:	e000      	b.n	80021d0 <MTMR_vSetTimerCMPVal+0xac>
			break;
 80021ce:	bf00      	nop
	}
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	40000400 	.word	0x40000400

080021e0 <MTMR_vSetTimerARR>:




void 	 MTMR_vSetTimerARR(EN_MTMR_number_t copy_uddtTMRNumber, uint32_t copy_u32Value)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	6039      	str	r1, [r7, #0]
 80021ea:	71fb      	strb	r3, [r7, #7]
	switch(copy_uddtTMRNumber)
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d00f      	beq.n	8002212 <MTMR_vSetTimerARR+0x32>
 80021f2:	2b03      	cmp	r3, #3
 80021f4:	dc11      	bgt.n	800221a <MTMR_vSetTimerARR+0x3a>
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d002      	beq.n	8002200 <MTMR_vSetTimerARR+0x20>
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d005      	beq.n	800220a <MTMR_vSetTimerARR+0x2a>
		MTMR3_PERIPHERAL -> MTMRx_ARR = copy_u32Value;
		break;
	case MTMR5:
		MTMR5_PERIPHERAL -> MTMRx_ARR = copy_u32Value;
		break;
	default:                               break;
 80021fe:	e00c      	b.n	800221a <MTMR_vSetTimerARR+0x3a>
		MTMR2_PERIPHERAL -> MTMRx_ARR = copy_u32Value;
 8002200:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	62d3      	str	r3, [r2, #44]	; 0x2c
		break;
 8002208:	e008      	b.n	800221c <MTMR_vSetTimerARR+0x3c>
		MTMR3_PERIPHERAL -> MTMRx_ARR = copy_u32Value;
 800220a:	4a07      	ldr	r2, [pc, #28]	; (8002228 <MTMR_vSetTimerARR+0x48>)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	62d3      	str	r3, [r2, #44]	; 0x2c
		break;
 8002210:	e004      	b.n	800221c <MTMR_vSetTimerARR+0x3c>
		MTMR5_PERIPHERAL -> MTMRx_ARR = copy_u32Value;
 8002212:	4a06      	ldr	r2, [pc, #24]	; (800222c <MTMR_vSetTimerARR+0x4c>)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	62d3      	str	r3, [r2, #44]	; 0x2c
		break;
 8002218:	e000      	b.n	800221c <MTMR_vSetTimerARR+0x3c>
	default:                               break;
 800221a:	bf00      	nop
	}
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	40000400 	.word	0x40000400
 800222c:	40000c00 	.word	0x40000c00

08002230 <HLIDAR_controlSpeed>:
//}



void HLIDAR_controlSpeed(uint8_t copy_u8Speed)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
	ST_MGPIO_altPinCfg_t lo_altPwmPinA6 = {MGPIOA_PERIPHERAL,MGPIO_PIN6,MGPIO_ALTFN_2,
 800223a:	4a16      	ldr	r2, [pc, #88]	; (8002294 <HLIDAR_controlSpeed+0x64>)
 800223c:	f107 0308 	add.w	r3, r7, #8
 8002240:	ca07      	ldmia	r2, {r0, r1, r2}
 8002242:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			MGPIO_OUTPUT_RESISTOR_PUSH_PULL,MGPIO_OUTPUT_SPEED_MEDIUM,MGPIO_PULL_FLOATING};
	MGPIO_uddtInitAltPin(&lo_altPwmPinA6);
 8002246:	f107 0308 	add.w	r3, r7, #8
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff fc85 	bl	8001b5a <MGPIO_uddtInitAltPin>

	/* speed init */
	MTMR_vSetTimerPrescaler(MTMR3, 64);
 8002250:	2140      	movs	r1, #64	; 0x40
 8002252:	2001      	movs	r0, #1
 8002254:	f7ff fe88 	bl	8001f68 <MTMR_vSetTimerPrescaler>
	MTMR_vSetTimerARR(MTMR3, 10000 - 1);
 8002258:	f242 710f 	movw	r1, #9999	; 0x270f
 800225c:	2001      	movs	r0, #1
 800225e:	f7ff ffbf 	bl	80021e0 <MTMR_vSetTimerARR>
	MTMR_vSetTimerChannelOutput(MTMR3, MTMR_MODE_PWM_MODE1, MTMR_CH1);
 8002262:	2201      	movs	r2, #1
 8002264:	2106      	movs	r1, #6
 8002266:	2001      	movs	r0, #1
 8002268:	f7ff fed4 	bl	8002014 <MTMR_vSetTimerChannelOutput>

	uint32_t counter = 100 * copy_u8Speed;
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	2264      	movs	r2, #100	; 0x64
 8002270:	fb02 f303 	mul.w	r3, r2, r3
 8002274:	617b      	str	r3, [r7, #20]
	MTMR_vSetTimerCMPVal(MTMR3, MTMR_CH1, counter - 1);
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	3b01      	subs	r3, #1
 800227a:	461a      	mov	r2, r3
 800227c:	2101      	movs	r1, #1
 800227e:	2001      	movs	r0, #1
 8002280:	f7ff ff50 	bl	8002124 <MTMR_vSetTimerCMPVal>
	MTMR_vStartTimer(MTMR3);
 8002284:	2001      	movs	r0, #1
 8002286:	f7ff fe2f 	bl	8001ee8 <MTMR_vStartTimer>
}
 800228a:	bf00      	nop
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	08003118 	.word	0x08003118

08002298 <MUSART_uddtInit>:
static void (*MUSART2_CallBack)(void) = PTR_NULL;
static void (*MUSART6_CallBack)(void) = PTR_NULL;


EN_MUSART_systeamState_t MUSART_uddtInit(ST_MUART_RegistersMap_t *PS_USARTx , ST_MUSART_cfg_t const *PS_uddtUartCfg)
{
 8002298:	b590      	push	{r4, r7, lr}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]
	if(PS_uddtUartCfg != PTR_NULL && PS_USARTx != PTR_NULL)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 8145 	beq.w	8002538 <MUSART_uddtInit+0x2a0>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 8141 	beq.w	8002538 <MUSART_uddtInit+0x2a0>
	{
		switch (PS_uddtUartCfg->copy_uddtSamplingModeOption)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	785b      	ldrb	r3, [r3, #1]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <MUSART_uddtInit+0x2c>
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d072      	beq.n	80023a8 <MUSART_uddtInit+0x110>
 80022c2:	e0e1      	b.n	8002488 <MUSART_uddtInit+0x1f0>
		{
			case MUSART_SAMPLING_BY_16 : PS_USARTx->MUSART_BRR = UART_BRR_SAMPLING16(__PCLK__,PS_uddtUartCfg->copy_uddtBuadRateOption); break;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe f8c7 	bl	800045c <__aeabi_ui2d>
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	4b9f      	ldr	r3, [pc, #636]	; (8002550 <MUSART_uddtInit+0x2b8>)
 80022d4:	f7fe f93c 	bl	8000550 <__aeabi_dmul>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	a19a      	add	r1, pc, #616	; (adr r1, 8002548 <MUSART_uddtInit+0x2b0>)
 80022de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022e2:	f7fe fa5f 	bl	80007a4 <__aeabi_ddiv>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	f7fe fb41 	bl	8000974 <__aeabi_d2uiz>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4a97      	ldr	r2, [pc, #604]	; (8002554 <MUSART_uddtInit+0x2bc>)
 80022f6:	fba2 2303 	umull	r2, r3, r2, r3
 80022fa:	095b      	lsrs	r3, r3, #5
 80022fc:	011c      	lsls	r4, r3, #4
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe f8aa 	bl	800045c <__aeabi_ui2d>
 8002308:	f04f 0200 	mov.w	r2, #0
 800230c:	4b90      	ldr	r3, [pc, #576]	; (8002550 <MUSART_uddtInit+0x2b8>)
 800230e:	f7fe f91f 	bl	8000550 <__aeabi_dmul>
 8002312:	4602      	mov	r2, r0
 8002314:	460b      	mov	r3, r1
 8002316:	a18c      	add	r1, pc, #560	; (adr r1, 8002548 <MUSART_uddtInit+0x2b0>)
 8002318:	e9d1 0100 	ldrd	r0, r1, [r1]
 800231c:	f7fe fa42 	bl	80007a4 <__aeabi_ddiv>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	f7fe fb24 	bl	8000974 <__aeabi_d2uiz>
 800232c:	4602      	mov	r2, r0
 800232e:	4b89      	ldr	r3, [pc, #548]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002330:	fba3 1302 	umull	r1, r3, r3, r2
 8002334:	095b      	lsrs	r3, r3, #5
 8002336:	2164      	movs	r1, #100	; 0x64
 8002338:	fb01 f303 	mul.w	r3, r1, r3
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	3332      	adds	r3, #50	; 0x32
 8002342:	4a84      	ldr	r2, [pc, #528]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002344:	fba2 2303 	umull	r2, r3, r2, r3
 8002348:	095b      	lsrs	r3, r3, #5
 800234a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800234e:	441c      	add	r4, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe f881 	bl	800045c <__aeabi_ui2d>
 800235a:	f04f 0200 	mov.w	r2, #0
 800235e:	4b7c      	ldr	r3, [pc, #496]	; (8002550 <MUSART_uddtInit+0x2b8>)
 8002360:	f7fe f8f6 	bl	8000550 <__aeabi_dmul>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	a177      	add	r1, pc, #476	; (adr r1, 8002548 <MUSART_uddtInit+0x2b0>)
 800236a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800236e:	f7fe fa19 	bl	80007a4 <__aeabi_ddiv>
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4610      	mov	r0, r2
 8002378:	4619      	mov	r1, r3
 800237a:	f7fe fafb 	bl	8000974 <__aeabi_d2uiz>
 800237e:	4602      	mov	r2, r0
 8002380:	4b74      	ldr	r3, [pc, #464]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002382:	fba3 1302 	umull	r1, r3, r3, r2
 8002386:	095b      	lsrs	r3, r3, #5
 8002388:	2164      	movs	r1, #100	; 0x64
 800238a:	fb01 f303 	mul.w	r3, r1, r3
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	011b      	lsls	r3, r3, #4
 8002392:	3332      	adds	r3, #50	; 0x32
 8002394:	4a6f      	ldr	r2, [pc, #444]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	095b      	lsrs	r3, r3, #5
 800239c:	f003 030f 	and.w	r3, r3, #15
 80023a0:	18e2      	adds	r2, r4, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	609a      	str	r2, [r3, #8]
 80023a6:	e06f      	b.n	8002488 <MUSART_uddtInit+0x1f0>
			case MUSART_SAMPLING_BY_8  : PS_USARTx->MUSART_BRR = UART_BRR_SAMPLING8(__PCLK__,PS_uddtUartCfg->copy_uddtBuadRateOption); break;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f855 	bl	800045c <__aeabi_ui2d>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	f7fd ff15 	bl	80001e4 <__adddf3>
 80023ba:	4602      	mov	r2, r0
 80023bc:	460b      	mov	r3, r1
 80023be:	a162      	add	r1, pc, #392	; (adr r1, 8002548 <MUSART_uddtInit+0x2b0>)
 80023c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80023c4:	f7fe f9ee 	bl	80007a4 <__aeabi_ddiv>
 80023c8:	4602      	mov	r2, r0
 80023ca:	460b      	mov	r3, r1
 80023cc:	4610      	mov	r0, r2
 80023ce:	4619      	mov	r1, r3
 80023d0:	f7fe fad0 	bl	8000974 <__aeabi_d2uiz>
 80023d4:	4603      	mov	r3, r0
 80023d6:	4a5f      	ldr	r2, [pc, #380]	; (8002554 <MUSART_uddtInit+0x2bc>)
 80023d8:	fba2 2303 	umull	r2, r3, r2, r3
 80023dc:	095b      	lsrs	r3, r3, #5
 80023de:	011c      	lsls	r4, r3, #4
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe f839 	bl	800045c <__aeabi_ui2d>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	f7fd fef9 	bl	80001e4 <__adddf3>
 80023f2:	4602      	mov	r2, r0
 80023f4:	460b      	mov	r3, r1
 80023f6:	a154      	add	r1, pc, #336	; (adr r1, 8002548 <MUSART_uddtInit+0x2b0>)
 80023f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80023fc:	f7fe f9d2 	bl	80007a4 <__aeabi_ddiv>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4610      	mov	r0, r2
 8002406:	4619      	mov	r1, r3
 8002408:	f7fe fab4 	bl	8000974 <__aeabi_d2uiz>
 800240c:	4602      	mov	r2, r0
 800240e:	4b51      	ldr	r3, [pc, #324]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002410:	fba3 1302 	umull	r1, r3, r3, r2
 8002414:	095b      	lsrs	r3, r3, #5
 8002416:	2164      	movs	r1, #100	; 0x64
 8002418:	fb01 f303 	mul.w	r3, r1, r3
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	3332      	adds	r3, #50	; 0x32
 8002422:	4a4c      	ldr	r2, [pc, #304]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002424:	fba2 2303 	umull	r2, r3, r2, r3
 8002428:	095b      	lsrs	r3, r3, #5
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002430:	441c      	add	r4, r3
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	4618      	mov	r0, r3
 8002438:	f7fe f810 	bl	800045c <__aeabi_ui2d>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	f7fd fed0 	bl	80001e4 <__adddf3>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	a13f      	add	r1, pc, #252	; (adr r1, 8002548 <MUSART_uddtInit+0x2b0>)
 800244a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800244e:	f7fe f9a9 	bl	80007a4 <__aeabi_ddiv>
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
 8002456:	4610      	mov	r0, r2
 8002458:	4619      	mov	r1, r3
 800245a:	f7fe fa8b 	bl	8000974 <__aeabi_d2uiz>
 800245e:	4602      	mov	r2, r0
 8002460:	4b3c      	ldr	r3, [pc, #240]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002462:	fba3 1302 	umull	r1, r3, r3, r2
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	2164      	movs	r1, #100	; 0x64
 800246a:	fb01 f303 	mul.w	r3, r1, r3
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	3332      	adds	r3, #50	; 0x32
 8002474:	4a37      	ldr	r2, [pc, #220]	; (8002554 <MUSART_uddtInit+0x2bc>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	18e2      	adds	r2, r4, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	609a      	str	r2, [r3, #8]
 8002486:	bf00      	nop
		}

		PS_USARTx->MUSART_CR1 =  (PS_uddtUartCfg->copy_uddtSamplingModeOption << MUSART_CR1_OVER8_BIT)  |
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	785b      	ldrb	r3, [r3, #1]
 800248c:	03da      	lsls	r2, r3, #15
					      	  	 (PS_uddtUartCfg->copy_HardwareFlowControl<<MUSART_CR1_UE_BIT)          |
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	7b1b      	ldrb	r3, [r3, #12]
 8002492:	035b      	lsls	r3, r3, #13
		PS_USARTx->MUSART_CR1 =  (PS_uddtUartCfg->copy_uddtSamplingModeOption << MUSART_CR1_OVER8_BIT)  |
 8002494:	431a      	orrs	r2, r3
								 (PS_uddtUartCfg->copy_uddtDataSizeOption <<MUSART_CR1_M_BIT)           |
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	7a1b      	ldrb	r3, [r3, #8]
 800249a:	031b      	lsls	r3, r3, #12
					      	  	 (PS_uddtUartCfg->copy_HardwareFlowControl<<MUSART_CR1_UE_BIT)          |
 800249c:	431a      	orrs	r2, r3
								 (PS_uddtUartCfg->copy_uddtParityControl <<MUSART_CR1_PCE_BIT)     		|
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	7a5b      	ldrb	r3, [r3, #9]
 80024a2:	029b      	lsls	r3, r3, #10
								 (PS_uddtUartCfg->copy_uddtDataSizeOption <<MUSART_CR1_M_BIT)           |
 80024a4:	431a      	orrs	r2, r3
								 (PS_uddtUartCfg->copy_uddtParitySelection <<MUSART_CR1_PS_BIT)    		;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	7a9b      	ldrb	r3, [r3, #10]
 80024aa:	025b      	lsls	r3, r3, #9
								 (PS_uddtUartCfg->copy_uddtParityControl <<MUSART_CR1_PCE_BIT)     		|
 80024ac:	4313      	orrs	r3, r2
 80024ae:	461a      	mov	r2, r3
		PS_USARTx->MUSART_CR1 =  (PS_uddtUartCfg->copy_uddtSamplingModeOption << MUSART_CR1_OVER8_BIT)  |
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	60da      	str	r2, [r3, #12]

		switch (PS_uddtUartCfg->copy_uddtTransferDirection)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d014      	beq.n	80024e6 <MUSART_uddtInit+0x24e>
 80024bc:	2b02      	cmp	r3, #2
 80024be:	dc1f      	bgt.n	8002500 <MUSART_uddtInit+0x268>
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d002      	beq.n	80024ca <MUSART_uddtInit+0x232>
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d007      	beq.n	80024d8 <MUSART_uddtInit+0x240>
 80024c8:	e01a      	b.n	8002500 <MUSART_uddtInit+0x268>
		{
			case MUSART_TX_ONLY:   SET_BIT(PS_USARTx->MUSART_CR1, MUSART_CR1_TE_BIT); break;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f043 0208 	orr.w	r2, r3, #8
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	60da      	str	r2, [r3, #12]
 80024d6:	e013      	b.n	8002500 <MUSART_uddtInit+0x268>
			case MUSART_RX_ONLY:   SET_BIT(PS_USARTx->MUSART_CR1, MUSART_CR1_RE_BIT); break;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f043 0204 	orr.w	r2, r3, #4
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	60da      	str	r2, [r3, #12]
 80024e4:	e00c      	b.n	8002500 <MUSART_uddtInit+0x268>
			case MUSART_TX_RX  :   SET_BIT(PS_USARTx->MUSART_CR1, MUSART_CR1_TE_BIT);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f043 0208 	orr.w	r2, r3, #8
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	60da      	str	r2, [r3, #12]
						  	  	   SET_BIT(PS_USARTx->MUSART_CR1, MUSART_CR1_RE_BIT); break;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	f043 0204 	orr.w	r2, r3, #4
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	60da      	str	r2, [r3, #12]
 80024fe:	bf00      	nop
		}
		PS_USARTx->MUSART_CR2 = (PS_uddtUartCfg->copy_uddtStopBitSelection<<MUSART_CR2_STOP_BIT)				  |
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	7adb      	ldrb	r3, [r3, #11]
 8002504:	031a      	lsls	r2, r3, #12
								(PS_uddtUartCfg->copy_uddtUartClockInit.clockOutput <<MUSART_CR2_CLKEN_BIT)       |
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	7b5b      	ldrb	r3, [r3, #13]
 800250a:	02db      	lsls	r3, r3, #11
		PS_USARTx->MUSART_CR2 = (PS_uddtUartCfg->copy_uddtStopBitSelection<<MUSART_CR2_STOP_BIT)				  |
 800250c:	431a      	orrs	r2, r3
								(PS_uddtUartCfg->copy_uddtUartClockInit.clockPhase <<MUSART_CR2_CPHA_BIT)         |
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	7bdb      	ldrb	r3, [r3, #15]
 8002512:	025b      	lsls	r3, r3, #9
								(PS_uddtUartCfg->copy_uddtUartClockInit.clockOutput <<MUSART_CR2_CLKEN_BIT)       |
 8002514:	431a      	orrs	r2, r3
								(PS_uddtUartCfg->copy_uddtUartClockInit.clockPolarity <<MUSART_CR2_CPOL_BIT)      |
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	7b9b      	ldrb	r3, [r3, #14]
 800251a:	029b      	lsls	r3, r3, #10
								(PS_uddtUartCfg->copy_uddtUartClockInit.clockPhase <<MUSART_CR2_CPHA_BIT)         |
 800251c:	431a      	orrs	r2, r3
								(PS_uddtUartCfg->copy_uddtUartClockInit.lastBitClockPulse <<MUSART_CR2_LBCL_BIT)  ;
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	7c1b      	ldrb	r3, [r3, #16]
 8002522:	021b      	lsls	r3, r3, #8
								(PS_uddtUartCfg->copy_uddtUartClockInit.clockPolarity <<MUSART_CR2_CPOL_BIT)      |
 8002524:	4313      	orrs	r3, r2
 8002526:	461a      	mov	r2, r3
		PS_USARTx->MUSART_CR2 = (PS_uddtUartCfg->copy_uddtStopBitSelection<<MUSART_CR2_STOP_BIT)				  |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	611a      	str	r2, [r3, #16]

		PS_USARTx->MUSART_SR = 0																                  ;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	601a      	str	r2, [r3, #0]

		ret = MUSART_OK;
 8002532:	2301      	movs	r3, #1
 8002534:	73fb      	strb	r3, [r7, #15]
 8002536:	e001      	b.n	800253c <MUSART_uddtInit+0x2a4>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 8002538:	2302      	movs	r3, #2
 800253a:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 800253c:	7bfb      	ldrb	r3, [r7, #15]
}
 800253e:	4618      	mov	r0, r3
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	bd90      	pop	{r4, r7, pc}
 8002546:	bf00      	nop
 8002548:	00000000 	.word	0x00000000
 800254c:	41a7d784 	.word	0x41a7d784
 8002550:	40100000 	.word	0x40100000
 8002554:	51eb851f 	.word	0x51eb851f

08002558 <MUSART_uddtEnable>:



EN_MUSART_systeamState_t MUSART_uddtEnable(ST_MUART_RegistersMap_t *PS_USARTx)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 8002560:	2300      	movs	r3, #0
 8002562:	73fb      	strb	r3, [r7, #15]

	if(PS_USARTx != PTR_NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d008      	beq.n	800257c <MUSART_uddtEnable+0x24>
	{
		SET_BIT(PS_USARTx->MUSART_CR1,MUSART_CR1_UE_BIT);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	60da      	str	r2, [r3, #12]
		ret = MUSART_OK;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e001      	b.n	8002580 <MUSART_uddtEnable+0x28>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 800257c:	2302      	movs	r3, #2
 800257e:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8002580:	7bfb      	ldrb	r3, [r7, #15]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <MUSART_uddtTransmitByte>:

	return ret;
}

EN_MUSART_systeamState_t MUSART_uddtTransmitByte(ST_MUART_RegistersMap_t *PS_USARTx , uint8_t copy_u8ByteToSend)
{
 800258e:	b480      	push	{r7}
 8002590:	b085      	sub	sp, #20
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
 8002596:	460b      	mov	r3, r1
 8002598:	70fb      	strb	r3, [r7, #3]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 800259a:	2300      	movs	r3, #0
 800259c:	73fb      	strb	r3, [r7, #15]

	if(PS_USARTx != PTR_NULL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d019      	beq.n	80025d8 <MUSART_uddtTransmitByte+0x4a>
	{
		while (GET_BIT(PS_USARTx->MUSART_SR,MUSART_SR_TXE_BIT)==0);
 80025a4:	bf00      	nop
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f9      	beq.n	80025a6 <MUSART_uddtTransmitByte+0x18>
		PS_USARTx->MUSART_DR = copy_u8ByteToSend;
 80025b2:	78fa      	ldrb	r2, [r7, #3]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	605a      	str	r2, [r3, #4]
		while (GET_BIT(PS_USARTx->MUSART_SR,MUSART_SR_TC_BIT)==0);
 80025b8:	bf00      	nop
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0f9      	beq.n	80025ba <MUSART_uddtTransmitByte+0x2c>
		CLR_BIT(PS_USARTx->MUSART_SR,MUSART_SR_TC_BIT);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	601a      	str	r2, [r3, #0]
		ret = MUSART_OK;
 80025d2:	2301      	movs	r3, #1
 80025d4:	73fb      	strb	r3, [r7, #15]
 80025d6:	e001      	b.n	80025dc <MUSART_uddtTransmitByte+0x4e>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 80025d8:	2302      	movs	r3, #2
 80025da:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <MUSART_uddtTransmitString>:

EN_MUSART_systeamState_t MUSART_uddtTransmitString(ST_MUART_RegistersMap_t *PS_USARTx , uint8_t *copy_u8StringToSend)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b084      	sub	sp, #16
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
 80025f2:	6039      	str	r1, [r7, #0]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 80025f4:	2300      	movs	r3, #0
 80025f6:	73fb      	strb	r3, [r7, #15]

	if(PS_USARTx != PTR_NULL && copy_u8StringToSend != PTR_NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d019      	beq.n	8002632 <MUSART_uddtTransmitString+0x48>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d016      	beq.n	8002632 <MUSART_uddtTransmitString+0x48>
	{
		uint32_t loc_u32Iterator = 0;
 8002604:	2300      	movs	r3, #0
 8002606:	60bb      	str	r3, [r7, #8]
		while (copy_u8StringToSend[loc_u32Iterator] != STR_NULL)
 8002608:	e00a      	b.n	8002620 <MUSART_uddtTransmitString+0x36>
		{
			MUSART_uddtTransmitByte(PS_USARTx, copy_u8StringToSend[loc_u32Iterator]);
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	4413      	add	r3, r2
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	4619      	mov	r1, r3
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f7ff ffba 	bl	800258e <MUSART_uddtTransmitByte>
			loc_u32Iterator++;
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	3301      	adds	r3, #1
 800261e:	60bb      	str	r3, [r7, #8]
		while (copy_u8StringToSend[loc_u32Iterator] != STR_NULL)
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	4413      	add	r3, r2
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1ee      	bne.n	800260a <MUSART_uddtTransmitString+0x20>
		}
		ret = MUSART_OK;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
	{
 8002630:	e001      	b.n	8002636 <MUSART_uddtTransmitString+0x4c>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 8002632:	2302      	movs	r3, #2
 8002634:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8002636:	7bfb      	ldrb	r3, [r7, #15]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <MUSART_uddtReadDataRegister>:

EN_MUSART_systeamState_t MUSART_uddtReadDataRegister(ST_MUART_RegistersMap_t *PS_USARTx , uint8_t *copy_u8ByteToReceive)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 800264a:	2300      	movs	r3, #0
 800264c:	73fb      	strb	r3, [r7, #15]

	if(PS_USARTx != PTR_NULL && copy_u8ByteToReceive!= PTR_NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d011      	beq.n	8002678 <MUSART_uddtReadDataRegister+0x38>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00e      	beq.n	8002678 <MUSART_uddtReadDataRegister+0x38>
	{
		while(GET_BIT(PS_USARTx->MUSART_SR , MUSART_SR_RXNE_BIT) == 0);
 800265a:	bf00      	nop
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0320 	and.w	r3, r3, #32
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0f9      	beq.n	800265c <MUSART_uddtReadDataRegister+0x1c>
		*copy_u8ByteToReceive = PS_USARTx->MUSART_DR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	b2da      	uxtb	r2, r3
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	701a      	strb	r2, [r3, #0]
		ret = MUSART_OK;
 8002672:	2301      	movs	r3, #1
 8002674:	73fb      	strb	r3, [r7, #15]
 8002676:	e001      	b.n	800267c <MUSART_uddtReadDataRegister+0x3c>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 8002678:	2302      	movs	r3, #2
 800267a:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <MUSART_uddtReceiveStringAsynchBlocking>:
	}
	return ret;
}

EN_MUSART_systeamState_t  MUSART_uddtReceiveStringAsynchBlocking (ST_MUART_RegistersMap_t *PS_USARTx , uint8_t *copy_u8ByteToReceive)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b084      	sub	sp, #16
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
 8002692:	6039      	str	r1, [r7, #0]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 8002694:	2300      	movs	r3, #0
 8002696:	73fb      	strb	r3, [r7, #15]

	if(PS_USARTx != PTR_NULL && copy_u8ByteToReceive != PTR_NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d024      	beq.n	80026e8 <MUSART_uddtReceiveStringAsynchBlocking+0x5e>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d021      	beq.n	80026e8 <MUSART_uddtReceiveStringAsynchBlocking+0x5e>
	{
		uint8_t loc_Iterator = 0 , loc_u8DataCome ;
 80026a4:	2300      	movs	r3, #0
 80026a6:	73bb      	strb	r3, [r7, #14]
		MUSART_uddtReadDataRegister(PS_USARTx , &loc_u8DataCome);
 80026a8:	f107 030d 	add.w	r3, r7, #13
 80026ac:	4619      	mov	r1, r3
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff ffc6 	bl	8002640 <MUSART_uddtReadDataRegister>
		while(loc_u8DataCome != 13)
 80026b4:	e00d      	b.n	80026d2 <MUSART_uddtReceiveStringAsynchBlocking+0x48>
		{
			copy_u8ByteToReceive[ loc_Iterator ] = loc_u8DataCome ;
 80026b6:	7bbb      	ldrb	r3, [r7, #14]
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	4413      	add	r3, r2
 80026bc:	7b7a      	ldrb	r2, [r7, #13]
 80026be:	701a      	strb	r2, [r3, #0]
			loc_Iterator++;
 80026c0:	7bbb      	ldrb	r3, [r7, #14]
 80026c2:	3301      	adds	r3, #1
 80026c4:	73bb      	strb	r3, [r7, #14]
			MUSART_uddtReadDataRegister(PS_USARTx , &loc_u8DataCome);
 80026c6:	f107 030d 	add.w	r3, r7, #13
 80026ca:	4619      	mov	r1, r3
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7ff ffb7 	bl	8002640 <MUSART_uddtReadDataRegister>
		while(loc_u8DataCome != 13)
 80026d2:	7b7b      	ldrb	r3, [r7, #13]
 80026d4:	2b0d      	cmp	r3, #13
 80026d6:	d1ee      	bne.n	80026b6 <MUSART_uddtReceiveStringAsynchBlocking+0x2c>
		}

		copy_u8ByteToReceive[loc_Iterator] = '\0';
 80026d8:	7bbb      	ldrb	r3, [r7, #14]
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	4413      	add	r3, r2
 80026de:	2200      	movs	r2, #0
 80026e0:	701a      	strb	r2, [r3, #0]
		ret = MUSART_OK;
 80026e2:	2301      	movs	r3, #1
 80026e4:	73fb      	strb	r3, [r7, #15]
	{
 80026e6:	e001      	b.n	80026ec <MUSART_uddtReceiveStringAsynchBlocking+0x62>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 80026e8:	2302      	movs	r3, #2
 80026ea:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <MUSART_RxIntSetStatus>:
	return ret;
}


EN_MUSART_systeamState_t MUSART_RxIntSetStatus(ST_MUART_RegistersMap_t *PS_USARTx, uint8_t copy_u8Status)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b085      	sub	sp, #20
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
 80026fe:	460b      	mov	r3, r1
 8002700:	70fb      	strb	r3, [r7, #3]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 8002702:	2300      	movs	r3, #0
 8002704:	73fb      	strb	r3, [r7, #15]

	if(PS_USARTx != PTR_NULL)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d015      	beq.n	8002738 <MUSART_RxIntSetStatus+0x42>
	{
		switch (copy_u8Status)
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d008      	beq.n	8002724 <MUSART_RxIntSetStatus+0x2e>
 8002712:	2b01      	cmp	r3, #1
 8002714:	d10d      	bne.n	8002732 <MUSART_RxIntSetStatus+0x3c>
		{
			case MUSART_ENABLE:  SET_BIT(PS_USARTx->MUSART_CR1 ,(MUSART_CR1_RXNEIE_BIT)); break;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	f043 0220 	orr.w	r2, r3, #32
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	e006      	b.n	8002732 <MUSART_RxIntSetStatus+0x3c>
			case MUSART_DISABLE: CLR_BIT(PS_USARTx->MUSART_CR1 ,(MUSART_CR1_RXNEIE_BIT)); break;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	f023 0220 	bic.w	r2, r3, #32
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	60da      	str	r2, [r3, #12]
 8002730:	bf00      	nop
		}
		ret = MUSART_OK;
 8002732:	2301      	movs	r3, #1
 8002734:	73fb      	strb	r3, [r7, #15]
 8002736:	e001      	b.n	800273c <MUSART_RxIntSetStatus+0x46>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 8002738:	2302      	movs	r3, #2
 800273a:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 800273c:	7bfb      	ldrb	r3, [r7, #15]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <MUSART1_uddtSetCallBack>:



EN_MUSART_systeamState_t MUSART1_uddtSetCallBack( void (*ptr) (void) )
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 8002754:	2300      	movs	r3, #0
 8002756:	73fb      	strb	r3, [r7, #15]

	if(ptr != PTR_NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d005      	beq.n	800276a <MUSART1_uddtSetCallBack+0x1e>
	{
		MUSART1_CallBack = ptr ;
 800275e:	4a07      	ldr	r2, [pc, #28]	; (800277c <MUSART1_uddtSetCallBack+0x30>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6013      	str	r3, [r2, #0]
		ret = MUSART_OK;
 8002764:	2301      	movs	r3, #1
 8002766:	73fb      	strb	r3, [r7, #15]
 8002768:	e001      	b.n	800276e <MUSART1_uddtSetCallBack+0x22>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 800276a:	2302      	movs	r3, #2
 800276c:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 800276e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	200000c4 	.word	0x200000c4

08002780 <MUSART2_uddtSetCallBack>:

EN_MUSART_systeamState_t MUSART2_uddtSetCallBack( void (*ptr) (void) )
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	EN_MUSART_systeamState_t ret = MUSART_NOK;
 8002788:	2300      	movs	r3, #0
 800278a:	73fb      	strb	r3, [r7, #15]

	if(ptr != PTR_NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d005      	beq.n	800279e <MUSART2_uddtSetCallBack+0x1e>
	{
		MUSART2_CallBack = ptr ;
 8002792:	4a07      	ldr	r2, [pc, #28]	; (80027b0 <MUSART2_uddtSetCallBack+0x30>)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6013      	str	r3, [r2, #0]
		ret = MUSART_OK;
 8002798:	2301      	movs	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
 800279c:	e001      	b.n	80027a2 <MUSART2_uddtSetCallBack+0x22>
	}
	else
	{
		ret = MUSART_PTR_NULL;
 800279e:	2302      	movs	r3, #2
 80027a0:	73fb      	strb	r3, [r7, #15]
	}

	return ret;}
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	4618      	mov	r0, r3
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	200000c8 	.word	0x200000c8

080027b4 <USART1_IRQHandler>:
	}

	return ret;}

void USART1_IRQHandler(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
	MUART1_PERIPHERAL -> MUSART_SR = 0 ;
 80027b8:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <USART1_IRQHandler+0x14>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
	MUSART1_CallBack();
 80027be:	4b03      	ldr	r3, [pc, #12]	; (80027cc <USART1_IRQHandler+0x18>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4798      	blx	r3
}
 80027c4:	bf00      	nop
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40011000 	.word	0x40011000
 80027cc:	200000c4 	.word	0x200000c4

080027d0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
	MUART2_PERIPHERAL -> MUSART_SR = 0 ;
 80027d4:	4b03      	ldr	r3, [pc, #12]	; (80027e4 <USART2_IRQHandler+0x14>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
	MUSART2_CallBack();
 80027da:	4b03      	ldr	r3, [pc, #12]	; (80027e8 <USART2_IRQHandler+0x18>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4798      	blx	r3
}
 80027e0:	bf00      	nop
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40004400 	.word	0x40004400
 80027e8:	200000c8 	.word	0x200000c8

080027ec <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
	MUART6_PERIPHERAL -> MUSART_SR = 0 ;
 80027f0:	4b03      	ldr	r3, [pc, #12]	; (8002800 <USART6_IRQHandler+0x14>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
	MUSART6_CallBack();
 80027f6:	4b03      	ldr	r3, [pc, #12]	; (8002804 <USART6_IRQHandler+0x18>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4798      	blx	r3
}
 80027fc:	bf00      	nop
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40011400 	.word	0x40011400
 8002804:	200000cc 	.word	0x200000cc

08002808 <main>:
 */



void main(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	ABCM_vSysInit();
 800280c:	f7fe fa04 	bl	8000c18 <ABCM_vSysInit>
	ABCM_vSysMangment();
 8002810:	f7fe fa96 	bl	8000d40 <ABCM_vSysMangment>
}
 8002814:	bf00      	nop
 8002816:	bd80      	pop	{r7, pc}

08002818 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002818:	480d      	ldr	r0, [pc, #52]	; (8002850 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800281a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800281c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002820:	480c      	ldr	r0, [pc, #48]	; (8002854 <LoopForever+0x6>)
  ldr r1, =_edata
 8002822:	490d      	ldr	r1, [pc, #52]	; (8002858 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002824:	4a0d      	ldr	r2, [pc, #52]	; (800285c <LoopForever+0xe>)
  movs r3, #0
 8002826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002828:	e002      	b.n	8002830 <LoopCopyDataInit>

0800282a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800282a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800282c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800282e:	3304      	adds	r3, #4

08002830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002834:	d3f9      	bcc.n	800282a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002836:	4a0a      	ldr	r2, [pc, #40]	; (8002860 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002838:	4c0a      	ldr	r4, [pc, #40]	; (8002864 <LoopForever+0x16>)
  movs r3, #0
 800283a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800283c:	e001      	b.n	8002842 <LoopFillZerobss>

0800283e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800283e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002840:	3204      	adds	r2, #4

08002842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002844:	d3fb      	bcc.n	800283e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002846:	f000 f8af 	bl	80029a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800284a:	f7ff ffdd 	bl	8002808 <main>

0800284e <LoopForever>:

LoopForever:
  b LoopForever
 800284e:	e7fe      	b.n	800284e <LoopForever>
  ldr   r0, =_estack
 8002850:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002858:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800285c:	08003230 	.word	0x08003230
  ldr r2, =_sbss
 8002860:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8002864:	20000208 	.word	0x20000208

08002868 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002868:	e7fe      	b.n	8002868 <ADC_IRQHandler>

0800286a <atoi>:
 800286a:	220a      	movs	r2, #10
 800286c:	2100      	movs	r1, #0
 800286e:	f000 b883 	b.w	8002978 <strtol>
	...

08002874 <_strtol_l.constprop.0>:
 8002874:	2b01      	cmp	r3, #1
 8002876:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800287a:	d001      	beq.n	8002880 <_strtol_l.constprop.0+0xc>
 800287c:	2b24      	cmp	r3, #36	; 0x24
 800287e:	d906      	bls.n	800288e <_strtol_l.constprop.0+0x1a>
 8002880:	f000 f88c 	bl	800299c <__errno>
 8002884:	2316      	movs	r3, #22
 8002886:	6003      	str	r3, [r0, #0]
 8002888:	2000      	movs	r0, #0
 800288a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800288e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8002974 <_strtol_l.constprop.0+0x100>
 8002892:	460d      	mov	r5, r1
 8002894:	462e      	mov	r6, r5
 8002896:	f815 4b01 	ldrb.w	r4, [r5], #1
 800289a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800289e:	f017 0708 	ands.w	r7, r7, #8
 80028a2:	d1f7      	bne.n	8002894 <_strtol_l.constprop.0+0x20>
 80028a4:	2c2d      	cmp	r4, #45	; 0x2d
 80028a6:	d132      	bne.n	800290e <_strtol_l.constprop.0+0x9a>
 80028a8:	782c      	ldrb	r4, [r5, #0]
 80028aa:	2701      	movs	r7, #1
 80028ac:	1cb5      	adds	r5, r6, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d05b      	beq.n	800296a <_strtol_l.constprop.0+0xf6>
 80028b2:	2b10      	cmp	r3, #16
 80028b4:	d109      	bne.n	80028ca <_strtol_l.constprop.0+0x56>
 80028b6:	2c30      	cmp	r4, #48	; 0x30
 80028b8:	d107      	bne.n	80028ca <_strtol_l.constprop.0+0x56>
 80028ba:	782c      	ldrb	r4, [r5, #0]
 80028bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80028c0:	2c58      	cmp	r4, #88	; 0x58
 80028c2:	d14d      	bne.n	8002960 <_strtol_l.constprop.0+0xec>
 80028c4:	786c      	ldrb	r4, [r5, #1]
 80028c6:	2310      	movs	r3, #16
 80028c8:	3502      	adds	r5, #2
 80028ca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80028ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80028d2:	f04f 0e00 	mov.w	lr, #0
 80028d6:	fbb8 f9f3 	udiv	r9, r8, r3
 80028da:	4676      	mov	r6, lr
 80028dc:	fb03 8a19 	mls	sl, r3, r9, r8
 80028e0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80028e4:	f1bc 0f09 	cmp.w	ip, #9
 80028e8:	d816      	bhi.n	8002918 <_strtol_l.constprop.0+0xa4>
 80028ea:	4664      	mov	r4, ip
 80028ec:	42a3      	cmp	r3, r4
 80028ee:	dd24      	ble.n	800293a <_strtol_l.constprop.0+0xc6>
 80028f0:	f1be 3fff 	cmp.w	lr, #4294967295
 80028f4:	d008      	beq.n	8002908 <_strtol_l.constprop.0+0x94>
 80028f6:	45b1      	cmp	r9, r6
 80028f8:	d31c      	bcc.n	8002934 <_strtol_l.constprop.0+0xc0>
 80028fa:	d101      	bne.n	8002900 <_strtol_l.constprop.0+0x8c>
 80028fc:	45a2      	cmp	sl, r4
 80028fe:	db19      	blt.n	8002934 <_strtol_l.constprop.0+0xc0>
 8002900:	fb06 4603 	mla	r6, r6, r3, r4
 8002904:	f04f 0e01 	mov.w	lr, #1
 8002908:	f815 4b01 	ldrb.w	r4, [r5], #1
 800290c:	e7e8      	b.n	80028e0 <_strtol_l.constprop.0+0x6c>
 800290e:	2c2b      	cmp	r4, #43	; 0x2b
 8002910:	bf04      	itt	eq
 8002912:	782c      	ldrbeq	r4, [r5, #0]
 8002914:	1cb5      	addeq	r5, r6, #2
 8002916:	e7ca      	b.n	80028ae <_strtol_l.constprop.0+0x3a>
 8002918:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800291c:	f1bc 0f19 	cmp.w	ip, #25
 8002920:	d801      	bhi.n	8002926 <_strtol_l.constprop.0+0xb2>
 8002922:	3c37      	subs	r4, #55	; 0x37
 8002924:	e7e2      	b.n	80028ec <_strtol_l.constprop.0+0x78>
 8002926:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800292a:	f1bc 0f19 	cmp.w	ip, #25
 800292e:	d804      	bhi.n	800293a <_strtol_l.constprop.0+0xc6>
 8002930:	3c57      	subs	r4, #87	; 0x57
 8002932:	e7db      	b.n	80028ec <_strtol_l.constprop.0+0x78>
 8002934:	f04f 3eff 	mov.w	lr, #4294967295
 8002938:	e7e6      	b.n	8002908 <_strtol_l.constprop.0+0x94>
 800293a:	f1be 3fff 	cmp.w	lr, #4294967295
 800293e:	d105      	bne.n	800294c <_strtol_l.constprop.0+0xd8>
 8002940:	2322      	movs	r3, #34	; 0x22
 8002942:	6003      	str	r3, [r0, #0]
 8002944:	4646      	mov	r6, r8
 8002946:	b942      	cbnz	r2, 800295a <_strtol_l.constprop.0+0xe6>
 8002948:	4630      	mov	r0, r6
 800294a:	e79e      	b.n	800288a <_strtol_l.constprop.0+0x16>
 800294c:	b107      	cbz	r7, 8002950 <_strtol_l.constprop.0+0xdc>
 800294e:	4276      	negs	r6, r6
 8002950:	2a00      	cmp	r2, #0
 8002952:	d0f9      	beq.n	8002948 <_strtol_l.constprop.0+0xd4>
 8002954:	f1be 0f00 	cmp.w	lr, #0
 8002958:	d000      	beq.n	800295c <_strtol_l.constprop.0+0xe8>
 800295a:	1e69      	subs	r1, r5, #1
 800295c:	6011      	str	r1, [r2, #0]
 800295e:	e7f3      	b.n	8002948 <_strtol_l.constprop.0+0xd4>
 8002960:	2430      	movs	r4, #48	; 0x30
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1b1      	bne.n	80028ca <_strtol_l.constprop.0+0x56>
 8002966:	2308      	movs	r3, #8
 8002968:	e7af      	b.n	80028ca <_strtol_l.constprop.0+0x56>
 800296a:	2c30      	cmp	r4, #48	; 0x30
 800296c:	d0a5      	beq.n	80028ba <_strtol_l.constprop.0+0x46>
 800296e:	230a      	movs	r3, #10
 8002970:	e7ab      	b.n	80028ca <_strtol_l.constprop.0+0x56>
 8002972:	bf00      	nop
 8002974:	08003125 	.word	0x08003125

08002978 <strtol>:
 8002978:	4613      	mov	r3, r2
 800297a:	460a      	mov	r2, r1
 800297c:	4601      	mov	r1, r0
 800297e:	4802      	ldr	r0, [pc, #8]	; (8002988 <strtol+0x10>)
 8002980:	6800      	ldr	r0, [r0, #0]
 8002982:	f7ff bf77 	b.w	8002874 <_strtol_l.constprop.0>
 8002986:	bf00      	nop
 8002988:	20000084 	.word	0x20000084

0800298c <memset>:
 800298c:	4402      	add	r2, r0
 800298e:	4603      	mov	r3, r0
 8002990:	4293      	cmp	r3, r2
 8002992:	d100      	bne.n	8002996 <memset+0xa>
 8002994:	4770      	bx	lr
 8002996:	f803 1b01 	strb.w	r1, [r3], #1
 800299a:	e7f9      	b.n	8002990 <memset+0x4>

0800299c <__errno>:
 800299c:	4b01      	ldr	r3, [pc, #4]	; (80029a4 <__errno+0x8>)
 800299e:	6818      	ldr	r0, [r3, #0]
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	20000084 	.word	0x20000084

080029a8 <__libc_init_array>:
 80029a8:	b570      	push	{r4, r5, r6, lr}
 80029aa:	4d0d      	ldr	r5, [pc, #52]	; (80029e0 <__libc_init_array+0x38>)
 80029ac:	4c0d      	ldr	r4, [pc, #52]	; (80029e4 <__libc_init_array+0x3c>)
 80029ae:	1b64      	subs	r4, r4, r5
 80029b0:	10a4      	asrs	r4, r4, #2
 80029b2:	2600      	movs	r6, #0
 80029b4:	42a6      	cmp	r6, r4
 80029b6:	d109      	bne.n	80029cc <__libc_init_array+0x24>
 80029b8:	4d0b      	ldr	r5, [pc, #44]	; (80029e8 <__libc_init_array+0x40>)
 80029ba:	4c0c      	ldr	r4, [pc, #48]	; (80029ec <__libc_init_array+0x44>)
 80029bc:	f000 f826 	bl	8002a0c <_init>
 80029c0:	1b64      	subs	r4, r4, r5
 80029c2:	10a4      	asrs	r4, r4, #2
 80029c4:	2600      	movs	r6, #0
 80029c6:	42a6      	cmp	r6, r4
 80029c8:	d105      	bne.n	80029d6 <__libc_init_array+0x2e>
 80029ca:	bd70      	pop	{r4, r5, r6, pc}
 80029cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80029d0:	4798      	blx	r3
 80029d2:	3601      	adds	r6, #1
 80029d4:	e7ee      	b.n	80029b4 <__libc_init_array+0xc>
 80029d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80029da:	4798      	blx	r3
 80029dc:	3601      	adds	r6, #1
 80029de:	e7f2      	b.n	80029c6 <__libc_init_array+0x1e>
 80029e0:	08003228 	.word	0x08003228
 80029e4:	08003228 	.word	0x08003228
 80029e8:	08003228 	.word	0x08003228
 80029ec:	0800322c 	.word	0x0800322c

080029f0 <memcpy>:
 80029f0:	440a      	add	r2, r1
 80029f2:	4291      	cmp	r1, r2
 80029f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80029f8:	d100      	bne.n	80029fc <memcpy+0xc>
 80029fa:	4770      	bx	lr
 80029fc:	b510      	push	{r4, lr}
 80029fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a06:	4291      	cmp	r1, r2
 8002a08:	d1f9      	bne.n	80029fe <memcpy+0xe>
 8002a0a:	bd10      	pop	{r4, pc}

08002a0c <_init>:
 8002a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0e:	bf00      	nop
 8002a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a12:	bc08      	pop	{r3}
 8002a14:	469e      	mov	lr, r3
 8002a16:	4770      	bx	lr

08002a18 <_fini>:
 8002a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a1a:	bf00      	nop
 8002a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a1e:	bc08      	pop	{r3}
 8002a20:	469e      	mov	lr, r3
 8002a22:	4770      	bx	lr
