#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug 12 22:51:57 2021
# Process ID: 21488
# Current directory: C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1
# Command line: vivado.exe -log Division_DivisionTop_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Division_DivisionTop_0_1.tcl
# Log file: C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1/Division_DivisionTop_0_1.vds
# Journal file: C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source Division_DivisionTop_0_1.tcl -notrace
Command: synth_design -top Division_DivisionTop_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Division_DivisionTop_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 884 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 609.500 ; gain = 183.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Division_DivisionTop_0_1' [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_1/synth/Division_DivisionTop_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'DivisionTop' [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:22]
WARNING: [Synth 8-567] referenced signal 'F3' should be on the sensitivity list [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:29]
INFO: [Synth 8-6155] done synthesizing module 'DivisionTop' (1#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Division_DivisionTop_0_1' (2#1) [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_1/synth/Division_DivisionTop_0_1.v:58]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port clk
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[31]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[30]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[29]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[28]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[27]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[26]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[25]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[24]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[23]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[22]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[21]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[20]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[19]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[18]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[17]
WARNING: [Synth 8-3331] design DivisionTop has unconnected port F3[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 672.574 ; gain = 247.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 672.574 ; gain = 247.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 672.574 ; gain = 247.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [C:/Users/OAkun/Division/Division.srcs/sources_1/new/DivisionTop.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 672.574 ; gain = 247.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DivisionTop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[31] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[30] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[29] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[28] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[27] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[26] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[25] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[24] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[23] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[22] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[21] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[20] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[19] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[18] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[17] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[16] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[11] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[10] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[9] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[8] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[3] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[2] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[1] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F1[0] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[31] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[30] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[29] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[28] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[27] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[26] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[25] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[24] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[23] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[22] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[21] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[20] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[19] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[18] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[17] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[16] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[12] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[11] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[10] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[9] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[8] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[7] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[6] driven by constant 0
INFO: [Synth 8-3917] design Division_DivisionTop_0_1 has port F2[5] driven by constant 0
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port clk
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[31]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[30]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[29]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[28]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[27]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[26]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[25]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[24]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[23]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[22]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[21]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[20]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[19]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[18]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[17]
WARNING: [Synth 8-3331] design Division_DivisionTop_0_1 has unconnected port F3[16]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 822.480 ; gain = 396.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 822.480 ; gain = 396.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 822.480 ; gain = 396.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 823.348 ; gain = 397.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LD   |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    17|
|2     |  inst   |DivisionTop |    17|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 823.348 ; gain = 397.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 942.051 ; gain = 521.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1/Division_DivisionTop_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1363.234 ; gain = 421.184
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.340 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1/Division_DivisionTop_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Division_DivisionTop_0_1_utilization_synth.rpt -pb Division_DivisionTop_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 12 22:53:35 2021...
