INFO: [HLS 200-2005] Using work_dir X:/Xilinx/unified_workspace/resnet_hls/resblock 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=X:/Xilinx/workspace/resblock_hls/src/resblock.cpp' from X:/Xilinx/unified_workspace/resnet_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'X:/Xilinx/workspace/resblock_hls/src/resblock.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=X:/Xilinx/workspace/resblock_hls/src/resblock_tb.cpp' from X:/Xilinx/unified_workspace/resnet_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'X:/Xilinx/workspace/resblock_hls/src/resblock_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=resblock' from X:/Xilinx/unified_workspace/resnet_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from X:/Xilinx/unified_workspace/resnet_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-e' from X:/Xilinx/unified_workspace/resnet_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from X:/Xilinx/unified_workspace/resnet_hls/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from X:/Xilinx/unified_workspace/resnet_hls/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.234 seconds; current allocated memory: 265.438 MB.
INFO: [HLS 200-10] Analyzing design file 'X:/Xilinx/workspace/resblock_hls/src/resblock.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.993 seconds; current allocated memory: 268.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: X:/Xilinx/unified_workspace/resnet_hls/resblock/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst reads of length 200704 and bit width 32 in loop 'VITIS_LOOP_15_1'(X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 200704 and bit width 32 in loop 'VITIS_LOOP_15_1'(X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8 seconds; current allocated memory: 270.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 270.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 274.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 275.703 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 296.027 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:16:26) in function 'resblock'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19) in function 'resblock'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 296.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resblock' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resblock' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-876] Unable to schedule the whole 8 cycles bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
Resolution: For help on HLS 200-876 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-876.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 296.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 296.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resblock' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'resblock/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resblock/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resblock/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resblock' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resblock' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r' and 'output_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resblock'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 297.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 301.145 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.737 seconds; current allocated memory: 305.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for resblock.
INFO: [VLOG 209-307] Generating Verilog RTL for resblock.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.615 seconds; peak allocated memory: 305.449 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 21s
