Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Sat Dec 12 16:09:56 2020
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file fil_test_fil_timing_summary_routed.rpt -pb fil_test_fil_timing_summary_routed.pb -rpx fil_test_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : fil_test_fil
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.045        0.000                      0                 1757        0.036        0.000                      0                 1757        3.000        0.000                       0                   940  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         8.045        0.000                      0                  943        0.106        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.414        0.000                      0                  814        0.036        0.000                      0                  814       18.750        0.000                       0                   428  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.302ns (35.346%)  route 4.211ns (64.654%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 18.570 - 15.152 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.782     3.906    u_jtag_mac/TCK_BUFG
    SLICE_X94Y64         FDRE                                         r  u_jtag_mac/wr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDRE (Prop_fdre_C_Q)         0.518     4.424 r  u_jtag_mac/wr_len_reg[1]/Q
                         net (fo=1, routed)           0.941     5.365    u_jtag_mac/wr_len[1]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.489    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.021 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.292 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=10, routed)          1.017     7.310    u_jtag_mac/ns11_out
    SLICE_X100Y68        LUT5 (Prop_lut5_I1_O)        0.373     7.683 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=3, routed)           1.111     8.794    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X99Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.946 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=12, routed)          0.508     9.453    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.785 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.633    10.419    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.596    18.570    u_jtag_mac/TCK_BUFG
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[0]/C
                         clock pessimism              0.453    19.023    
                         clock uncertainty           -0.035    18.988    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    18.464    u_jtag_mac/ver_output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.302ns (35.346%)  route 4.211ns (64.654%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 18.570 - 15.152 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.782     3.906    u_jtag_mac/TCK_BUFG
    SLICE_X94Y64         FDRE                                         r  u_jtag_mac/wr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDRE (Prop_fdre_C_Q)         0.518     4.424 r  u_jtag_mac/wr_len_reg[1]/Q
                         net (fo=1, routed)           0.941     5.365    u_jtag_mac/wr_len[1]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.489    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.021 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.292 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=10, routed)          1.017     7.310    u_jtag_mac/ns11_out
    SLICE_X100Y68        LUT5 (Prop_lut5_I1_O)        0.373     7.683 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=3, routed)           1.111     8.794    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X99Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.946 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=12, routed)          0.508     9.453    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.785 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.633    10.419    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.596    18.570    u_jtag_mac/TCK_BUFG
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[1]/C
                         clock pessimism              0.453    19.023    
                         clock uncertainty           -0.035    18.988    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    18.464    u_jtag_mac/ver_output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.302ns (35.346%)  route 4.211ns (64.654%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 18.570 - 15.152 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.782     3.906    u_jtag_mac/TCK_BUFG
    SLICE_X94Y64         FDRE                                         r  u_jtag_mac/wr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDRE (Prop_fdre_C_Q)         0.518     4.424 r  u_jtag_mac/wr_len_reg[1]/Q
                         net (fo=1, routed)           0.941     5.365    u_jtag_mac/wr_len[1]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.489    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.021 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.292 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=10, routed)          1.017     7.310    u_jtag_mac/ns11_out
    SLICE_X100Y68        LUT5 (Prop_lut5_I1_O)        0.373     7.683 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=3, routed)           1.111     8.794    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X99Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.946 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=12, routed)          0.508     9.453    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.785 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.633    10.419    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.596    18.570    u_jtag_mac/TCK_BUFG
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[8]/C
                         clock pessimism              0.453    19.023    
                         clock uncertainty           -0.035    18.988    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    18.464    u_jtag_mac/ver_output_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.302ns (35.346%)  route 4.211ns (64.654%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 18.570 - 15.152 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.782     3.906    u_jtag_mac/TCK_BUFG
    SLICE_X94Y64         FDRE                                         r  u_jtag_mac/wr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDRE (Prop_fdre_C_Q)         0.518     4.424 r  u_jtag_mac/wr_len_reg[1]/Q
                         net (fo=1, routed)           0.941     5.365    u_jtag_mac/wr_len[1]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.489    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.021 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.292 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=10, routed)          1.017     7.310    u_jtag_mac/ns11_out
    SLICE_X100Y68        LUT5 (Prop_lut5_I1_O)        0.373     7.683 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=3, routed)           1.111     8.794    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X99Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.946 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=12, routed)          0.508     9.453    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.785 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.633    10.419    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.596    18.570    u_jtag_mac/TCK_BUFG
    SLICE_X96Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[9]/C
                         clock pessimism              0.453    19.023    
                         clock uncertainty           -0.035    18.988    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    18.464    u_jtag_mac/ver_output_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.302ns (35.845%)  route 4.120ns (64.155%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 18.571 - 15.152 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.782     3.906    u_jtag_mac/TCK_BUFG
    SLICE_X94Y64         FDRE                                         r  u_jtag_mac/wr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDRE (Prop_fdre_C_Q)         0.518     4.424 r  u_jtag_mac/wr_len_reg[1]/Q
                         net (fo=1, routed)           0.941     5.365    u_jtag_mac/wr_len[1]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.489    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.021 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.292 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=10, routed)          1.017     7.310    u_jtag_mac/ns11_out
    SLICE_X100Y68        LUT5 (Prop_lut5_I1_O)        0.373     7.683 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=3, routed)           1.111     8.794    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X99Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.946 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=12, routed)          0.508     9.453    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.785 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.543    10.328    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X96Y72         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.597    18.571    u_jtag_mac/TCK_BUFG
    SLICE_X96Y72         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[12]/C
                         clock pessimism              0.453    19.024    
                         clock uncertainty           -0.035    18.989    
    SLICE_X96Y72         FDRE (Setup_fdre_C_R)       -0.524    18.465    u_jtag_mac/ver_output_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  8.137    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.302ns (35.845%)  route 4.120ns (64.155%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 18.571 - 15.152 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.782     3.906    u_jtag_mac/TCK_BUFG
    SLICE_X94Y64         FDRE                                         r  u_jtag_mac/wr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDRE (Prop_fdre_C_Q)         0.518     4.424 r  u_jtag_mac/wr_len_reg[1]/Q
                         net (fo=1, routed)           0.941     5.365    u_jtag_mac/wr_len[1]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.489    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.021 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.292 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=10, routed)          1.017     7.310    u_jtag_mac/ns11_out
    SLICE_X100Y68        LUT5 (Prop_lut5_I1_O)        0.373     7.683 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=3, routed)           1.111     8.794    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X99Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.946 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=12, routed)          0.508     9.453    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.785 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.543    10.328    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X96Y72         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.597    18.571    u_jtag_mac/TCK_BUFG
    SLICE_X96Y72         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[16]/C
                         clock pessimism              0.453    19.024    
                         clock uncertainty           -0.035    18.989    
    SLICE_X96Y72         FDRE (Setup_fdre_C_R)       -0.524    18.465    u_jtag_mac/ver_output_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  8.137    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.302ns (35.845%)  route 4.120ns (64.155%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 18.571 - 15.152 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.782     3.906    u_jtag_mac/TCK_BUFG
    SLICE_X94Y64         FDRE                                         r  u_jtag_mac/wr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDRE (Prop_fdre_C_Q)         0.518     4.424 r  u_jtag_mac/wr_len_reg[1]/Q
                         net (fo=1, routed)           0.941     5.365    u_jtag_mac/wr_len[1]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.489    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.021 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.292 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=10, routed)          1.017     7.310    u_jtag_mac/ns11_out
    SLICE_X100Y68        LUT5 (Prop_lut5_I1_O)        0.373     7.683 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=3, routed)           1.111     8.794    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X99Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.946 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=12, routed)          0.508     9.453    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.785 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.543    10.328    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X96Y72         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.597    18.571    u_jtag_mac/TCK_BUFG
    SLICE_X96Y72         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[4]/C
                         clock pessimism              0.453    19.024    
                         clock uncertainty           -0.035    18.989    
    SLICE_X96Y72         FDRE (Setup_fdre_C_R)       -0.524    18.465    u_jtag_mac/ver_output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  8.137    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.580ns (9.184%)  route 5.735ns (90.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 18.577 - 15.152 ) 
    Source Clock Delay      (SCD):    3.904ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.780     3.904    u_jtag_mac/TCK_BUFG
    SLICE_X99Y66         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_fdre_C_Q)         0.456     4.360 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=10, routed)          1.159     5.519    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X88Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.643 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         4.576    10.219    u_jtag_mac/SR[0]
    SLICE_X98Y67         FDRE                                         r  u_jtag_mac/cs_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.603    18.577    u_jtag_mac/TCK_BUFG
    SLICE_X98Y67         FDRE                                         r  u_jtag_mac/cs_d1_reg[4]/C
                         clock pessimism              0.454    19.031    
                         clock uncertainty           -0.035    18.996    
    SLICE_X98Y67         FDRE (Setup_fdre_C_R)       -0.524    18.472    u_jtag_mac/cs_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  8.252    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.580ns (9.184%)  route 5.735ns (90.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 18.577 - 15.152 ) 
    Source Clock Delay      (SCD):    3.904ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.780     3.904    u_jtag_mac/TCK_BUFG
    SLICE_X99Y66         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_fdre_C_Q)         0.456     4.360 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=10, routed)          1.159     5.519    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X88Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.643 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         4.576    10.219    u_jtag_mac/SR[0]
    SLICE_X98Y67         FDRE                                         r  u_jtag_mac/cs_d2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.603    18.577    u_jtag_mac/TCK_BUFG
    SLICE_X98Y67         FDRE                                         r  u_jtag_mac/cs_d2_reg[4]/C
                         clock pessimism              0.454    19.031    
                         clock uncertainty           -0.035    18.996    
    SLICE_X98Y67         FDRE (Setup_fdre_C_R)       -0.524    18.472    u_jtag_mac/cs_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  8.252    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.580ns (9.184%)  route 5.735ns (90.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 18.577 - 15.152 ) 
    Source Clock Delay      (SCD):    3.904ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.780     3.904    u_jtag_mac/TCK_BUFG
    SLICE_X99Y66         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_fdre_C_Q)         0.456     4.360 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=10, routed)          1.159     5.519    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X88Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.643 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         4.576    10.219    u_jtag_mac/SR[0]
    SLICE_X98Y67         FDRE                                         r  u_jtag_mac/cs_d3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.603    18.577    u_jtag_mac/TCK_BUFG
    SLICE_X98Y67         FDRE                                         r  u_jtag_mac/cs_d3_reg[4]/C
                         clock pessimism              0.454    19.031    
                         clock uncertainty           -0.035    18.996    
    SLICE_X98Y67         FDRE (Setup_fdre_C_R)       -0.524    18.472    u_jtag_mac/cs_d3_reg[4]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  8.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.609     1.439    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y59         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y59         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/Q
                         net (fo=1, routed)           0.054     1.634    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[3]
    SLICE_X98Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.679 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     1.679    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X98Y59         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.879     1.834    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y59         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.382     1.452    
    SLICE_X98Y59         FDRE (Hold_fdre_C_D)         0.121     1.573    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.579     1.409    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.606    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.847     1.802    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.393     1.409    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.078     1.487    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/post_chif_fifo_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.605     1.435    u_jtag_mac/TCK_BUFG
    SLICE_X95Y63         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y63         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  u_jtag_mac/act_rd_cnt_reg[2]/Q
                         net (fo=2, routed)           0.067     1.643    u_jtag_mac/act_rd_cnt_reg_n_0_[2]
    SLICE_X94Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.688 r  u_jtag_mac/post_chif_fifo_rd_en_i_1/O
                         net (fo=1, routed)           0.000     1.688    u_jtag_mac/post_chif_fifo_rd_en_i_1_n_0
    SLICE_X94Y63         FDRE                                         r  u_jtag_mac/post_chif_fifo_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.874     1.829    u_jtag_mac/TCK_BUFG
    SLICE_X94Y63         FDRE                                         r  u_jtag_mac/post_chif_fifo_rd_en_reg/C
                         clock pessimism             -0.381     1.448    
    SLICE_X94Y63         FDRE (Hold_fdre_C_D)         0.120     1.568    u_jtag_mac/post_chif_fifo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.579     1.409    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.606    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.847     1.802    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.393     1.409    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.076     1.485    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.579     1.409    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.606    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.847     1.802    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y67         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.393     1.409    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.075     1.484    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.586     1.416    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y52         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y52         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.613    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X83Y52         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.855     1.810    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y52         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.394     1.416    
    SLICE_X83Y52         FDRE (Hold_fdre_C_D)         0.075     1.491    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.581     1.411    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y63         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.608    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X89Y63         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.850     1.805    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y63         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.394     1.411    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.075     1.486    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.581     1.411    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y64         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.608    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X89Y64         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.850     1.805    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y64         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.394     1.411    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.075     1.486    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.581     1.411    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y65         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.608    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X89Y65         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.849     1.804    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y65         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.393     1.411    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.075     1.486    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.585     1.415    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.612    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X85Y56         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.854     1.809    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.394     1.415    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.075     1.490    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y11   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y13   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X4Y24   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X92Y66   u_jtag_mac/act_rd_len_sft_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X92Y66   u_jtag_mac/act_rd_len_sft_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X92Y64   u_jtag_mac/act_rd_len_sft_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X92Y64   u_jtag_mac/act_rd_len_sft_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X92Y64   u_jtag_mac/act_rd_len_sft_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X92Y65   u_jtag_mac/act_rd_len_sft_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y62   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y62   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y70   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y70   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X92Y64   u_jtag_mac/act_rd_len_sft_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X92Y64   u_jtag_mac/act_rd_len_sft_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y62   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y62   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y70   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y70   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X98Y58   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X96Y64   u_jtag_mac/act_wr_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X96Y64   u_jtag_mac/act_wr_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 2.542ns (26.409%)  route 7.084ns (73.591%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.642     8.690    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X86Y58         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    38.104    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 2.542ns (25.899%)  route 7.273ns (74.101%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.832     8.880    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/E[0]
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X87Y58         FDRE (Setup_fdre_C_CE)      -0.413    38.432    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                 29.553    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 2.542ns (25.899%)  route 7.273ns (74.101%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.781    -0.935    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X92Y59         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]/Q
                         net (fo=4, routed)           1.338     0.921    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[0]
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.045 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.642     1.686    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          1.218     3.028    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X93Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.152 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.152    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.684    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.798 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.798    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.912    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.225 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.818     5.043    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]
    SLICE_X91Y62         LUT4 (Prop_lut4_I0_O)        0.306     5.349 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.846     6.195    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.319 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.580     7.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X88Y57         LUT3 (Prop_lut3_I1_O)        0.149     8.048 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.832     8.880    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/E[0]
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.545    38.376    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                         clock pessimism              0.567    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X87Y58         FDRE (Setup_fdre_C_CE)      -0.413    38.432    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                 29.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.290    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y58         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.251    -0.636    
    SLICE_X86Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.271    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.633    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.323    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.582    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X87Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=23, routed)          0.271    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.852    -0.888    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.254    -0.633    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.323    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y13     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y24     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y63     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y63     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y64     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y65     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y65     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y62     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y58     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



