{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622536847653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622536847668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 17:40:47 2021 " "Processing started: Tue Jun 01 17:40:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622536847668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622536847668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622536847668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622536848546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622536848546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622536861342 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622536861342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(88) " "Verilog HDL warning at watch_date.v(88): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(97) " "Verilog HDL warning at watch_date.v(97): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(106) " "Verilog HDL warning at watch_date.v(106): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(115) " "Verilog HDL warning at watch_date.v(115): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(124) " "Verilog HDL warning at watch_date.v(124): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_date.v 1 1 " "Found 1 design units, including 1 entities, in source file watch_date.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch_date " "Found entity 1: watch_date" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(20) " "Verilog HDL information at bin2bcd.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622536861357 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622536861373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(33) " "Verilog HDL Implicit Net warning at digital_clock.v(33): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622536861437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622536861468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_date watch_date:TIME " "Elaborating entity \"watch_date\" for hierarchy \"watch_date:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861468 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_date.v(78) " "Verilog HDL Case Statement warning at watch_date.v(78): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 78 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622536861468 "|digital_clock|watch_date:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(115) " "Verilog HDL Casex/Casez warning at watch_date.v(115): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 115 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622536861468 "|digital_clock|watch_date:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(124) " "Verilog HDL Casex/Casez warning at watch_date.v(124): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 124 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622536861468 "|digital_clock|watch_date:TIME"}
{ "Warning" "WSGN_SEARCH_FILE" "watch_set.v 1 1 " "Using design file watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_set " "Found entity 1: watch_set" {  } { { "watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_set watch_set:TIME_SET " "Elaborating entity \"watch_set\" for hierarchy \"watch_set:TIME_SET\"" {  } { { "digital_clock.v" "TIME_SET" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cursor watch_set.v(23) " "Output port \"cursor\" at watch_set.v(23) has no driver" {  } { { "watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 "|digital_clock|watch_set:TIME_SET"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:CVT_second_set " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:CVT_second_set\"" {  } { { "digital_clock.v" "CVT_second_set" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(37) " "Verilog HDL assignment warning at bin2bcd.v(37): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(35) " "Verilog HDL assignment warning at bin2bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(61) " "Verilog HDL assignment warning at bin2bcd.v(61): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(59) " "Verilog HDL assignment warning at bin2bcd.v(59): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622536861543 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_list.v 1 1 " "Using design file lcd_display_list.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_list " "Found entity 1: lcd_display_list" {  } { { "lcd_display_list.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622536861574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_list lcd_display_list:STL " "Elaborating entity \"lcd_display_list\" for hierarchy \"lcd_display_list:STL\"" {  } { { "digital_clock.v" "STL" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622536861621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622536861652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622536861652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622536861652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622536861652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622536861652 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622536861652 "|digital_clock|lcd_driver:comb_4"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[47\] bin2bcd:CVT_year_set\|bin_bcd\[7\] " "Net \"bin_time\[47\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[47\] " "Net is fed by \"watch_date:TIME\|bin_time\[47\]\"" {  } { { "watch_date.v" "bin_time\[47\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[47\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[47\]\"" {  } { { "watch_set.v" "bin_time\[47\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[47\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[46\] bin2bcd:CVT_year_set\|bin_bcd\[6\] " "Net \"bin_time\[46\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[46\] " "Net is fed by \"watch_date:TIME\|bin_time\[46\]\"" {  } { { "watch_date.v" "bin_time\[46\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[46\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[46\]\"" {  } { { "watch_set.v" "bin_time\[46\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[46\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[45\] bin2bcd:CVT_year_set\|bin_bcd\[5\] " "Net \"bin_time\[45\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[45\] " "Net is fed by \"watch_date:TIME\|bin_time\[45\]\"" {  } { { "watch_date.v" "bin_time\[45\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[45\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[45\]\"" {  } { { "watch_set.v" "bin_time\[45\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[45\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[44\] bin2bcd:CVT_year_set\|bin_bcd\[4\] " "Net \"bin_time\[44\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[44\] " "Net is fed by \"watch_date:TIME\|bin_time\[44\]\"" {  } { { "watch_date.v" "bin_time\[44\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[44\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[44\]\"" {  } { { "watch_set.v" "bin_time\[44\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[44\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[43\] bin2bcd:CVT_year_set\|bin_bcd\[3\] " "Net \"bin_time\[43\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[43\] " "Net is fed by \"watch_date:TIME\|bin_time\[43\]\"" {  } { { "watch_date.v" "bin_time\[43\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[43\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[43\]\"" {  } { { "watch_set.v" "bin_time\[43\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[43\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[42\] bin2bcd:CVT_year_set\|bin_bcd\[2\] " "Net \"bin_time\[42\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[42\] " "Net is fed by \"watch_date:TIME\|bin_time\[42\]\"" {  } { { "watch_date.v" "bin_time\[42\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[42\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[42\]\"" {  } { { "watch_set.v" "bin_time\[42\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[42\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[41\] bin2bcd:CVT_year_set\|bin_bcd\[1\] " "Net \"bin_time\[41\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[41\] " "Net is fed by \"watch_date:TIME\|bin_time\[41\]\"" {  } { { "watch_date.v" "bin_time\[41\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[41\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[41\]\"" {  } { { "watch_set.v" "bin_time\[41\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[41\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[40\] bin2bcd:CVT_year_set\|bin_bcd\[0\] " "Net \"bin_time\[40\]\", which fans out to \"bin2bcd:CVT_year_set\|bin_bcd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[40\] " "Net is fed by \"watch_date:TIME\|bin_time\[40\]\"" {  } { { "watch_date.v" "bin_time\[40\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[40\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[40\]\"" {  } { { "watch_set.v" "bin_time\[40\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[40\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[39\] bin2bcd:CVT_month_set\|bin_bcd\[7\] " "Net \"bin_time\[39\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[39\] " "Net is fed by \"watch_date:TIME\|bin_time\[39\]\"" {  } { { "watch_date.v" "bin_time\[39\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[39\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[39\]\"" {  } { { "watch_set.v" "bin_time\[39\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[39\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[38\] bin2bcd:CVT_month_set\|bin_bcd\[6\] " "Net \"bin_time\[38\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[38\] " "Net is fed by \"watch_date:TIME\|bin_time\[38\]\"" {  } { { "watch_date.v" "bin_time\[38\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[38\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[38\]\"" {  } { { "watch_set.v" "bin_time\[38\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[38\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[37\] bin2bcd:CVT_month_set\|bin_bcd\[5\] " "Net \"bin_time\[37\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[37\] " "Net is fed by \"watch_date:TIME\|bin_time\[37\]\"" {  } { { "watch_date.v" "bin_time\[37\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[37\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[37\]\"" {  } { { "watch_set.v" "bin_time\[37\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[37\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[36\] bin2bcd:CVT_month_set\|bin_bcd\[4\] " "Net \"bin_time\[36\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[36\] " "Net is fed by \"watch_date:TIME\|bin_time\[36\]\"" {  } { { "watch_date.v" "bin_time\[36\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[36\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[36\]\"" {  } { { "watch_set.v" "bin_time\[36\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[36\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[35\] bin2bcd:CVT_month_set\|bin_bcd\[3\] " "Net \"bin_time\[35\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[35\] " "Net is fed by \"watch_date:TIME\|bin_time\[35\]\"" {  } { { "watch_date.v" "bin_time\[35\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[35\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[35\]\"" {  } { { "watch_set.v" "bin_time\[35\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[35\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[34\] bin2bcd:CVT_month_set\|bin_bcd\[2\] " "Net \"bin_time\[34\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[34\] " "Net is fed by \"watch_date:TIME\|bin_time\[34\]\"" {  } { { "watch_date.v" "bin_time\[34\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[34\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[34\]\"" {  } { { "watch_set.v" "bin_time\[34\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[34\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[33\] bin2bcd:CVT_month_set\|bin_bcd\[1\] " "Net \"bin_time\[33\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[33\] " "Net is fed by \"watch_date:TIME\|bin_time\[33\]\"" {  } { { "watch_date.v" "bin_time\[33\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[33\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[33\]\"" {  } { { "watch_set.v" "bin_time\[33\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[33\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[32\] bin2bcd:CVT_month_set\|bin_bcd\[0\] " "Net \"bin_time\[32\]\", which fans out to \"bin2bcd:CVT_month_set\|bin_bcd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[32\] " "Net is fed by \"watch_date:TIME\|bin_time\[32\]\"" {  } { { "watch_date.v" "bin_time\[32\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[32\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[32\]\"" {  } { { "watch_set.v" "bin_time\[32\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[32\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[28\] bin2bcd:CVT_day_set\|bin_bcd\[7\] " "Net \"bin_time\[28\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[28\] " "Net is fed by \"watch_date:TIME\|bin_time\[28\]\"" {  } { { "watch_date.v" "bin_time\[28\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[28\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[28\]\"" {  } { { "watch_set.v" "bin_time\[28\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[28\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[27\] bin2bcd:CVT_day_set\|bin_bcd\[6\] " "Net \"bin_time\[27\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[27\] " "Net is fed by \"watch_date:TIME\|bin_time\[27\]\"" {  } { { "watch_date.v" "bin_time\[27\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[27\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[27\]\"" {  } { { "watch_set.v" "bin_time\[27\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[27\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[26\] bin2bcd:CVT_day_set\|bin_bcd\[5\] " "Net \"bin_time\[26\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[26\] " "Net is fed by \"watch_date:TIME\|bin_time\[26\]\"" {  } { { "watch_date.v" "bin_time\[26\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[26\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[26\]\"" {  } { { "watch_set.v" "bin_time\[26\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[26\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[25\] bin2bcd:CVT_day_set\|bin_bcd\[4\] " "Net \"bin_time\[25\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[25\] " "Net is fed by \"watch_date:TIME\|bin_time\[25\]\"" {  } { { "watch_date.v" "bin_time\[25\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[25\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[25\]\"" {  } { { "watch_set.v" "bin_time\[25\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[25\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[24\] bin2bcd:CVT_day_set\|bin_bcd\[3\] " "Net \"bin_time\[24\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[24\] " "Net is fed by \"watch_date:TIME\|bin_time\[24\]\"" {  } { { "watch_date.v" "bin_time\[24\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[24\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[24\]\"" {  } { { "watch_set.v" "bin_time\[24\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[24\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[23\] bin2bcd:CVT_day_set\|bin_bcd\[2\] " "Net \"bin_time\[23\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[23\] " "Net is fed by \"watch_date:TIME\|bin_time\[23\]\"" {  } { { "watch_date.v" "bin_time\[23\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[23\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[23\]\"" {  } { { "watch_set.v" "bin_time\[23\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[23\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[22\] bin2bcd:CVT_day_set\|bin_bcd\[1\] " "Net \"bin_time\[22\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[22\] " "Net is fed by \"watch_date:TIME\|bin_time\[22\]\"" {  } { { "watch_date.v" "bin_time\[22\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[22\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[22\]\"" {  } { { "watch_set.v" "bin_time\[22\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[22\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[21\] bin2bcd:CVT_day_set\|bin_bcd\[0\] " "Net \"bin_time\[21\]\", which fans out to \"bin2bcd:CVT_day_set\|bin_bcd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[21\] " "Net is fed by \"watch_date:TIME\|bin_time\[21\]\"" {  } { { "watch_date.v" "bin_time\[21\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[21\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[21\]\"" {  } { { "watch_set.v" "bin_time\[21\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[21\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[20\] bin2bcd:CVT_hour_set\|bin_bcd\[4\] " "Net \"bin_time\[20\]\", which fans out to \"bin2bcd:CVT_hour_set\|bin_bcd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[20\] " "Net is fed by \"watch_date:TIME\|bin_time\[20\]\"" {  } { { "watch_date.v" "bin_time\[20\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[20\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[20\]\"" {  } { { "watch_set.v" "bin_time\[20\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[20\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[19\] bin2bcd:CVT_hour_set\|bin_bcd\[3\] " "Net \"bin_time\[19\]\", which fans out to \"bin2bcd:CVT_hour_set\|bin_bcd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[19\] " "Net is fed by \"watch_date:TIME\|bin_time\[19\]\"" {  } { { "watch_date.v" "bin_time\[19\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[19\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[19\]\"" {  } { { "watch_set.v" "bin_time\[19\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[19\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[18\] bin2bcd:CVT_hour_set\|bin_bcd\[2\] " "Net \"bin_time\[18\]\", which fans out to \"bin2bcd:CVT_hour_set\|bin_bcd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[18\] " "Net is fed by \"watch_date:TIME\|bin_time\[18\]\"" {  } { { "watch_date.v" "bin_time\[18\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[18\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[18\]\"" {  } { { "watch_set.v" "bin_time\[18\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[18\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[17\] bin2bcd:CVT_hour_set\|bin_bcd\[1\] " "Net \"bin_time\[17\]\", which fans out to \"bin2bcd:CVT_hour_set\|bin_bcd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[17\] " "Net is fed by \"watch_date:TIME\|bin_time\[17\]\"" {  } { { "watch_date.v" "bin_time\[17\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[17\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[17\]\"" {  } { { "watch_set.v" "bin_time\[17\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[17\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[16\] bin2bcd:CVT_hour_set\|bin_bcd\[0\] " "Net \"bin_time\[16\]\", which fans out to \"bin2bcd:CVT_hour_set\|bin_bcd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[16\] " "Net is fed by \"watch_date:TIME\|bin_time\[16\]\"" {  } { { "watch_date.v" "bin_time\[16\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[16\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[16\]\"" {  } { { "watch_set.v" "bin_time\[16\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[16\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[15\] bin2bcd:CVT_minute_set\|bin_bcd\[7\] " "Net \"bin_time\[15\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[15\] " "Net is fed by \"watch_date:TIME\|bin_time\[15\]\"" {  } { { "watch_date.v" "bin_time\[15\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[15\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[15\]\"" {  } { { "watch_set.v" "bin_time\[15\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[15\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[14\] bin2bcd:CVT_minute_set\|bin_bcd\[6\] " "Net \"bin_time\[14\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[14\] " "Net is fed by \"watch_date:TIME\|bin_time\[14\]\"" {  } { { "watch_date.v" "bin_time\[14\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[14\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[14\]\"" {  } { { "watch_set.v" "bin_time\[14\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[14\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[13\] bin2bcd:CVT_minute_set\|bin_bcd\[5\] " "Net \"bin_time\[13\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[13\] " "Net is fed by \"watch_date:TIME\|bin_time\[13\]\"" {  } { { "watch_date.v" "bin_time\[13\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[13\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[13\]\"" {  } { { "watch_set.v" "bin_time\[13\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[13\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[12\] bin2bcd:CVT_minute_set\|bin_bcd\[4\] " "Net \"bin_time\[12\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[12\] " "Net is fed by \"watch_date:TIME\|bin_time\[12\]\"" {  } { { "watch_date.v" "bin_time\[12\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[12\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[12\]\"" {  } { { "watch_set.v" "bin_time\[12\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[12\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[11\] bin2bcd:CVT_minute_set\|bin_bcd\[3\] " "Net \"bin_time\[11\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[11\] " "Net is fed by \"watch_date:TIME\|bin_time\[11\]\"" {  } { { "watch_date.v" "bin_time\[11\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[11\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[11\]\"" {  } { { "watch_set.v" "bin_time\[11\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[11\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[10\] bin2bcd:CVT_minute_set\|bin_bcd\[2\] " "Net \"bin_time\[10\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[10\] " "Net is fed by \"watch_date:TIME\|bin_time\[10\]\"" {  } { { "watch_date.v" "bin_time\[10\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[10\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[10\]\"" {  } { { "watch_set.v" "bin_time\[10\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[10\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[9\] bin2bcd:CVT_minute_set\|bin_bcd\[1\] " "Net \"bin_time\[9\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[9\] " "Net is fed by \"watch_date:TIME\|bin_time\[9\]\"" {  } { { "watch_date.v" "bin_time\[9\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[9\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[9\]\"" {  } { { "watch_set.v" "bin_time\[9\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[9\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[8\] bin2bcd:CVT_minute_set\|bin_bcd\[0\] " "Net \"bin_time\[8\]\", which fans out to \"bin2bcd:CVT_minute_set\|bin_bcd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[8\] " "Net is fed by \"watch_date:TIME\|bin_time\[8\]\"" {  } { { "watch_date.v" "bin_time\[8\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[8\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[8\]\"" {  } { { "watch_set.v" "bin_time\[8\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[8\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[7\] bin2bcd:CVT_second_set\|bin_bcd\[7\] " "Net \"bin_time\[7\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[7\] " "Net is fed by \"watch_date:TIME\|bin_time\[7\]\"" {  } { { "watch_date.v" "bin_time\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[7\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[7\]\"" {  } { { "watch_set.v" "bin_time\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[7\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[6\] bin2bcd:CVT_second_set\|bin_bcd\[6\] " "Net \"bin_time\[6\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[6\] " "Net is fed by \"watch_date:TIME\|bin_time\[6\]\"" {  } { { "watch_date.v" "bin_time\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[6\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[6\]\"" {  } { { "watch_set.v" "bin_time\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[6\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[5\] bin2bcd:CVT_second_set\|bin_bcd\[5\] " "Net \"bin_time\[5\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[5\] " "Net is fed by \"watch_date:TIME\|bin_time\[5\]\"" {  } { { "watch_date.v" "bin_time\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[5\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[5\]\"" {  } { { "watch_set.v" "bin_time\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[5\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[4\] bin2bcd:CVT_second_set\|bin_bcd\[4\] " "Net \"bin_time\[4\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[4\] " "Net is fed by \"watch_date:TIME\|bin_time\[4\]\"" {  } { { "watch_date.v" "bin_time\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[4\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[4\]\"" {  } { { "watch_set.v" "bin_time\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[4\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[3\] bin2bcd:CVT_second_set\|bin_bcd\[3\] " "Net \"bin_time\[3\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[3\] " "Net is fed by \"watch_date:TIME\|bin_time\[3\]\"" {  } { { "watch_date.v" "bin_time\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[3\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[3\]\"" {  } { { "watch_set.v" "bin_time\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[2\] bin2bcd:CVT_second_set\|bin_bcd\[2\] " "Net \"bin_time\[2\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[2\] " "Net is fed by \"watch_date:TIME\|bin_time\[2\]\"" {  } { { "watch_date.v" "bin_time\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[2\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[2\]\"" {  } { { "watch_set.v" "bin_time\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[1\] bin2bcd:CVT_second_set\|bin_bcd\[1\] " "Net \"bin_time\[1\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[1\] " "Net is fed by \"watch_date:TIME\|bin_time\[1\]\"" {  } { { "watch_date.v" "bin_time\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[1\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[1\]\"" {  } { { "watch_set.v" "bin_time\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bin_time\[0\] bin2bcd:CVT_second_set\|bin_bcd\[0\] " "Net \"bin_time\[0\]\", which fans out to \"bin2bcd:CVT_second_set\|bin_bcd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_date:TIME\|bin_time\[0\] " "Net is fed by \"watch_date:TIME\|bin_time\[0\]\"" {  } { { "watch_date.v" "bin_time\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_date.v" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "watch_set:TIME_SET\|bin_time\[0\] " "Net is fed by \"watch_set:TIME_SET\|bin_time\[0\]\"" {  } { { "watch_set.v" "bin_time\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_set.v" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "bin_time\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 27 -1 0 } } { "bin2bcd.v" "bin_bcd\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten1\[3\] lcd_display_list:STL\|tenSecond\[3\] " "Net \"ten1\[3\]\", which fans out to \"lcd_display_list:STL\|tenSecond\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_second_set\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_second\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten1\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenSecond\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten1\[2\] lcd_display_list:STL\|tenSecond\[2\] " "Net \"ten1\[2\]\", which fans out to \"lcd_display_list:STL\|tenSecond\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_second_set\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_second\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten1\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenSecond\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten1\[1\] lcd_display_list:STL\|tenSecond\[1\] " "Net \"ten1\[1\]\", which fans out to \"lcd_display_list:STL\|tenSecond\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_second_set\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_second\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten1\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenSecond\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten1\[0\] lcd_display_list:STL\|tenSecond\[0\] " "Net \"ten1\[0\]\", which fans out to \"lcd_display_list:STL\|tenSecond\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_second_set\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_second\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten1\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenSecond\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one1\[3\] lcd_display_list:STL\|oneSecond\[3\] " "Net \"one1\[3\]\", which fans out to \"lcd_display_list:STL\|oneSecond\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|one\[3\] " "Net is fed by \"bin2bcd:CVT_second_set\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|one\[3\] " "Net is fed by \"bin2bcd:CVT_second\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one1\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneSecond\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one1\[2\] lcd_display_list:STL\|oneSecond\[2\] " "Net \"one1\[2\]\", which fans out to \"lcd_display_list:STL\|oneSecond\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|one\[2\] " "Net is fed by \"bin2bcd:CVT_second_set\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|one\[2\] " "Net is fed by \"bin2bcd:CVT_second\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one1\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneSecond\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one1\[1\] lcd_display_list:STL\|oneSecond\[1\] " "Net \"one1\[1\]\", which fans out to \"lcd_display_list:STL\|oneSecond\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|one\[1\] " "Net is fed by \"bin2bcd:CVT_second_set\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|one\[1\] " "Net is fed by \"bin2bcd:CVT_second\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one1\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneSecond\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one1\[0\] lcd_display_list:STL\|oneSecond\[0\] " "Net \"one1\[0\]\", which fans out to \"lcd_display_list:STL\|oneSecond\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second_set\|one\[0\] " "Net is fed by \"bin2bcd:CVT_second_set\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_second\|one\[0\] " "Net is fed by \"bin2bcd:CVT_second\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one1\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneSecond\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten2\[3\] lcd_display_list:STL\|tenMinute\[3\] " "Net \"ten2\[3\]\", which fans out to \"lcd_display_list:STL\|tenMinute\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_minute_set\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_minute\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten2\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMinute\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten2\[2\] lcd_display_list:STL\|tenMinute\[2\] " "Net \"ten2\[2\]\", which fans out to \"lcd_display_list:STL\|tenMinute\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_minute_set\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_minute\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten2\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMinute\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten2\[1\] lcd_display_list:STL\|tenMinute\[1\] " "Net \"ten2\[1\]\", which fans out to \"lcd_display_list:STL\|tenMinute\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_minute_set\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_minute\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten2\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMinute\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten2\[0\] lcd_display_list:STL\|tenMinute\[0\] " "Net \"ten2\[0\]\", which fans out to \"lcd_display_list:STL\|tenMinute\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_minute_set\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_minute\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten2\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMinute\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one2\[3\] lcd_display_list:STL\|oneMinute\[3\] " "Net \"one2\[3\]\", which fans out to \"lcd_display_list:STL\|oneMinute\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|one\[3\] " "Net is fed by \"bin2bcd:CVT_minute_set\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|one\[3\] " "Net is fed by \"bin2bcd:CVT_minute\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one2\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMinute\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one2\[2\] lcd_display_list:STL\|oneMinute\[2\] " "Net \"one2\[2\]\", which fans out to \"lcd_display_list:STL\|oneMinute\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|one\[2\] " "Net is fed by \"bin2bcd:CVT_minute_set\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|one\[2\] " "Net is fed by \"bin2bcd:CVT_minute\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one2\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMinute\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one2\[1\] lcd_display_list:STL\|oneMinute\[1\] " "Net \"one2\[1\]\", which fans out to \"lcd_display_list:STL\|oneMinute\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|one\[1\] " "Net is fed by \"bin2bcd:CVT_minute_set\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|one\[1\] " "Net is fed by \"bin2bcd:CVT_minute\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one2\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMinute\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one2\[0\] lcd_display_list:STL\|oneMinute\[0\] " "Net \"one2\[0\]\", which fans out to \"lcd_display_list:STL\|oneMinute\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute_set\|one\[0\] " "Net is fed by \"bin2bcd:CVT_minute_set\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_minute\|one\[0\] " "Net is fed by \"bin2bcd:CVT_minute\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one2\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMinute\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten3\[3\] lcd_display_list:STL\|tenHour\[3\] " "Net \"ten3\[3\]\", which fans out to \"lcd_display_list:STL\|tenHour\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_hour_set\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_hour\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten3\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenHour\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten3\[2\] lcd_display_list:STL\|tenHour\[2\] " "Net \"ten3\[2\]\", which fans out to \"lcd_display_list:STL\|tenHour\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_hour_set\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_hour\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten3\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenHour\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten3\[1\] lcd_display_list:STL\|tenHour\[1\] " "Net \"ten3\[1\]\", which fans out to \"lcd_display_list:STL\|tenHour\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_hour_set\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_hour\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten3\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenHour\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten3\[0\] lcd_display_list:STL\|tenHour\[0\] " "Net \"ten3\[0\]\", which fans out to \"lcd_display_list:STL\|tenHour\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_hour_set\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_hour\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten3\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenHour\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one3\[3\] lcd_display_list:STL\|oneHour\[3\] " "Net \"one3\[3\]\", which fans out to \"lcd_display_list:STL\|oneHour\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|one\[3\] " "Net is fed by \"bin2bcd:CVT_hour_set\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|one\[3\] " "Net is fed by \"bin2bcd:CVT_hour\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one3\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneHour\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one3\[2\] lcd_display_list:STL\|oneHour\[2\] " "Net \"one3\[2\]\", which fans out to \"lcd_display_list:STL\|oneHour\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|one\[2\] " "Net is fed by \"bin2bcd:CVT_hour_set\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|one\[2\] " "Net is fed by \"bin2bcd:CVT_hour\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one3\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneHour\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one3\[1\] lcd_display_list:STL\|oneHour\[1\] " "Net \"one3\[1\]\", which fans out to \"lcd_display_list:STL\|oneHour\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|one\[1\] " "Net is fed by \"bin2bcd:CVT_hour_set\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|one\[1\] " "Net is fed by \"bin2bcd:CVT_hour\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one3\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneHour\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one3\[0\] lcd_display_list:STL\|oneHour\[0\] " "Net \"one3\[0\]\", which fans out to \"lcd_display_list:STL\|oneHour\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour_set\|one\[0\] " "Net is fed by \"bin2bcd:CVT_hour_set\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_hour\|one\[0\] " "Net is fed by \"bin2bcd:CVT_hour\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one3\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneHour\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten4\[3\] lcd_display_list:STL\|tenDay\[3\] " "Net \"ten4\[3\]\", which fans out to \"lcd_display_list:STL\|tenDay\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_day_set\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_day\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten4\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenDay\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten4\[2\] lcd_display_list:STL\|tenDay\[2\] " "Net \"ten4\[2\]\", which fans out to \"lcd_display_list:STL\|tenDay\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_day_set\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_day\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten4\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenDay\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten4\[1\] lcd_display_list:STL\|tenDay\[1\] " "Net \"ten4\[1\]\", which fans out to \"lcd_display_list:STL\|tenDay\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_day_set\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_day\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten4\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenDay\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten4\[0\] lcd_display_list:STL\|tenDay\[0\] " "Net \"ten4\[0\]\", which fans out to \"lcd_display_list:STL\|tenDay\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_day_set\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_day\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten4\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenDay\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one4\[3\] lcd_display_list:STL\|oneDay\[3\] " "Net \"one4\[3\]\", which fans out to \"lcd_display_list:STL\|oneDay\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|one\[3\] " "Net is fed by \"bin2bcd:CVT_day_set\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|one\[3\] " "Net is fed by \"bin2bcd:CVT_day\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one4\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneDay\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one4\[2\] lcd_display_list:STL\|oneDay\[2\] " "Net \"one4\[2\]\", which fans out to \"lcd_display_list:STL\|oneDay\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|one\[2\] " "Net is fed by \"bin2bcd:CVT_day_set\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|one\[2\] " "Net is fed by \"bin2bcd:CVT_day\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one4\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneDay\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one4\[1\] lcd_display_list:STL\|oneDay\[1\] " "Net \"one4\[1\]\", which fans out to \"lcd_display_list:STL\|oneDay\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|one\[1\] " "Net is fed by \"bin2bcd:CVT_day_set\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|one\[1\] " "Net is fed by \"bin2bcd:CVT_day\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one4\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneDay\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one4\[0\] lcd_display_list:STL\|oneDay\[0\] " "Net \"one4\[0\]\", which fans out to \"lcd_display_list:STL\|oneDay\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day_set\|one\[0\] " "Net is fed by \"bin2bcd:CVT_day_set\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_day\|one\[0\] " "Net is fed by \"bin2bcd:CVT_day\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one4\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneDay\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten5\[3\] lcd_display_list:STL\|tenMonth\[3\] " "Net \"ten5\[3\]\", which fans out to \"lcd_display_list:STL\|tenMonth\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_month_set\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_month\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten5\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMonth\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten5\[2\] lcd_display_list:STL\|tenMonth\[2\] " "Net \"ten5\[2\]\", which fans out to \"lcd_display_list:STL\|tenMonth\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_month_set\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_month\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten5\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMonth\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten5\[1\] lcd_display_list:STL\|tenMonth\[1\] " "Net \"ten5\[1\]\", which fans out to \"lcd_display_list:STL\|tenMonth\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_month_set\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_month\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten5\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMonth\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten5\[0\] lcd_display_list:STL\|tenMonth\[0\] " "Net \"ten5\[0\]\", which fans out to \"lcd_display_list:STL\|tenMonth\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_month_set\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_month\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten5\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenMonth\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one5\[3\] lcd_display_list:STL\|oneMonth\[3\] " "Net \"one5\[3\]\", which fans out to \"lcd_display_list:STL\|oneMonth\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|one\[3\] " "Net is fed by \"bin2bcd:CVT_month_set\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|one\[3\] " "Net is fed by \"bin2bcd:CVT_month\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one5\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMonth\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one5\[2\] lcd_display_list:STL\|oneMonth\[2\] " "Net \"one5\[2\]\", which fans out to \"lcd_display_list:STL\|oneMonth\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|one\[2\] " "Net is fed by \"bin2bcd:CVT_month_set\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|one\[2\] " "Net is fed by \"bin2bcd:CVT_month\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one5\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMonth\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one5\[1\] lcd_display_list:STL\|oneMonth\[1\] " "Net \"one5\[1\]\", which fans out to \"lcd_display_list:STL\|oneMonth\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|one\[1\] " "Net is fed by \"bin2bcd:CVT_month_set\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|one\[1\] " "Net is fed by \"bin2bcd:CVT_month\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one5\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMonth\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one5\[0\] lcd_display_list:STL\|oneMonth\[0\] " "Net \"one5\[0\]\", which fans out to \"lcd_display_list:STL\|oneMonth\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month_set\|one\[0\] " "Net is fed by \"bin2bcd:CVT_month_set\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_month\|one\[0\] " "Net is fed by \"bin2bcd:CVT_month\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one5\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneMonth\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hun6\[3\] lcd_display_list:STL\|hunYear\[3\] " "Net \"hun6\[3\]\", which fans out to \"lcd_display_list:STL\|hunYear\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|hun\[3\] " "Net is fed by \"bin2bcd:CVT_year_set\|hun\[3\]\"" {  } { { "bin2bcd.v" "hun\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|hun\[3\] " "Net is fed by \"bin2bcd:CVT_year\|hun\[3\]\"" {  } { { "bin2bcd.v" "hun\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "hun6\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "hunYear\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hun6\[2\] lcd_display_list:STL\|hunYear\[2\] " "Net \"hun6\[2\]\", which fans out to \"lcd_display_list:STL\|hunYear\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|hun\[2\] " "Net is fed by \"bin2bcd:CVT_year_set\|hun\[2\]\"" {  } { { "bin2bcd.v" "hun\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|hun\[2\] " "Net is fed by \"bin2bcd:CVT_year\|hun\[2\]\"" {  } { { "bin2bcd.v" "hun\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "hun6\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "hunYear\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hun6\[1\] lcd_display_list:STL\|hunYear\[1\] " "Net \"hun6\[1\]\", which fans out to \"lcd_display_list:STL\|hunYear\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|hun\[1\] " "Net is fed by \"bin2bcd:CVT_year_set\|hun\[1\]\"" {  } { { "bin2bcd.v" "hun\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|hun\[1\] " "Net is fed by \"bin2bcd:CVT_year\|hun\[1\]\"" {  } { { "bin2bcd.v" "hun\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "hun6\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "hunYear\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hun6\[0\] lcd_display_list:STL\|hunYear\[0\] " "Net \"hun6\[0\]\", which fans out to \"lcd_display_list:STL\|hunYear\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|hun\[0\] " "Net is fed by \"bin2bcd:CVT_year_set\|hun\[0\]\"" {  } { { "bin2bcd.v" "hun\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|hun\[0\] " "Net is fed by \"bin2bcd:CVT_year\|hun\[0\]\"" {  } { { "bin2bcd.v" "hun\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "hun6\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "hunYear\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten6\[3\] lcd_display_list:STL\|tenYear\[3\] " "Net \"ten6\[3\]\", which fans out to \"lcd_display_list:STL\|tenYear\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_year_set\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|ten\[3\] " "Net is fed by \"bin2bcd:CVT_year\|ten\[3\]\"" {  } { { "bin2bcd.v" "ten\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten6\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenYear\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten6\[2\] lcd_display_list:STL\|tenYear\[2\] " "Net \"ten6\[2\]\", which fans out to \"lcd_display_list:STL\|tenYear\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_year_set\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|ten\[2\] " "Net is fed by \"bin2bcd:CVT_year\|ten\[2\]\"" {  } { { "bin2bcd.v" "ten\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten6\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenYear\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten6\[1\] lcd_display_list:STL\|tenYear\[1\] " "Net \"ten6\[1\]\", which fans out to \"lcd_display_list:STL\|tenYear\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_year_set\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|ten\[1\] " "Net is fed by \"bin2bcd:CVT_year\|ten\[1\]\"" {  } { { "bin2bcd.v" "ten\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten6\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenYear\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ten6\[0\] lcd_display_list:STL\|tenYear\[0\] " "Net \"ten6\[0\]\", which fans out to \"lcd_display_list:STL\|tenYear\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_year_set\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|ten\[0\] " "Net is fed by \"bin2bcd:CVT_year\|ten\[0\]\"" {  } { { "bin2bcd.v" "ten\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "ten6\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "tenYear\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one6\[3\] lcd_display_list:STL\|oneYear\[3\] " "Net \"one6\[3\]\", which fans out to \"lcd_display_list:STL\|oneYear\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|one\[3\] " "Net is fed by \"bin2bcd:CVT_year_set\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|one\[3\] " "Net is fed by \"bin2bcd:CVT_year\|one\[3\]\"" {  } { { "bin2bcd.v" "one\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one6\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneYear\[3\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one6\[2\] lcd_display_list:STL\|oneYear\[2\] " "Net \"one6\[2\]\", which fans out to \"lcd_display_list:STL\|oneYear\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|one\[2\] " "Net is fed by \"bin2bcd:CVT_year_set\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|one\[2\] " "Net is fed by \"bin2bcd:CVT_year\|one\[2\]\"" {  } { { "bin2bcd.v" "one\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one6\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneYear\[2\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one6\[1\] lcd_display_list:STL\|oneYear\[1\] " "Net \"one6\[1\]\", which fans out to \"lcd_display_list:STL\|oneYear\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|one\[1\] " "Net is fed by \"bin2bcd:CVT_year_set\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|one\[1\] " "Net is fed by \"bin2bcd:CVT_year\|one\[1\]\"" {  } { { "bin2bcd.v" "one\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one6\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneYear\[1\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "one6\[0\] lcd_display_list:STL\|oneYear\[0\] " "Net \"one6\[0\]\", which fans out to \"lcd_display_list:STL\|oneYear\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year_set\|one\[0\] " "Net is fed by \"bin2bcd:CVT_year_set\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bin2bcd:CVT_year\|one\[0\] " "Net is fed by \"bin2bcd:CVT_year\|one\[0\]\"" {  } { { "bin2bcd.v" "one\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1622536861777 ""}  } { { "digital_clock.v" "one6\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 30 -1 0 } } { "lcd_display_list.v" "oneYear\[0\]" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1622536861777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622536861793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622536861872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 291 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 291 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622536861948 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 01 17:41:01 2021 " "Processing ended: Tue Jun 01 17:41:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622536861948 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622536861948 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622536861948 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622536861948 ""}
