Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx2018/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 55e7aacc0e5c48718c6c4728c2864e1e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Risc5CPU_tb_v_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Risc5CPU_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_4bits
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder_4bitsx2
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.dffre(n=32)
Compiling module xil_defaultlib.InstructionROM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.RBWRegisters
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.dffre(n=4)
Compiling module xil_defaultlib.dffre(n=2)
Compiling module xil_defaultlib.dffre(n=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD1
Compiling module xil_defaultlib.RAM64X1S_HD2
Compiling module xil_defaultlib.RAM64X1S_HD3
Compiling module xil_defaultlib.RAM64X1S_HD4
Compiling module xil_defaultlib.RAM64X1S_HD5
Compiling module xil_defaultlib.RAM64X1S_HD6
Compiling module xil_defaultlib.RAM64X1S_HD7
Compiling module xil_defaultlib.RAM64X1S_HD8
Compiling module xil_defaultlib.RAM64X1S_HD9
Compiling module xil_defaultlib.RAM64X1S_HD10
Compiling module xil_defaultlib.RAM64X1S_HD11
Compiling module xil_defaultlib.RAM64X1S_HD12
Compiling module xil_defaultlib.RAM64X1S_HD13
Compiling module xil_defaultlib.RAM64X1S_HD14
Compiling module xil_defaultlib.RAM64X1S_HD15
Compiling module xil_defaultlib.RAM64X1S_HD16
Compiling module xil_defaultlib.RAM64X1S_HD17
Compiling module xil_defaultlib.RAM64X1S_HD18
Compiling module xil_defaultlib.RAM64X1S_HD19
Compiling module xil_defaultlib.RAM64X1S_HD20
Compiling module xil_defaultlib.RAM64X1S_HD21
Compiling module xil_defaultlib.RAM64X1S_HD22
Compiling module xil_defaultlib.RAM64X1S_HD23
Compiling module xil_defaultlib.RAM64X1S_HD24
Compiling module xil_defaultlib.RAM64X1S_HD25
Compiling module xil_defaultlib.RAM64X1S_HD26
Compiling module xil_defaultlib.RAM64X1S_HD27
Compiling module xil_defaultlib.RAM64X1S_HD28
Compiling module xil_defaultlib.RAM64X1S_HD29
Compiling module xil_defaultlib.RAM64X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.DataRAM__spram
Compiling module xil_defaultlib.DataRAM__dist_mem_gen_v8_0_12_sy...
Compiling module xil_defaultlib.DataRAM__dist_mem_gen_v8_0_12
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.Risc5CPU
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.Risc5CPU_tb_v
Built simulation snapshot Risc5CPU_tb_v_time_impl
