
fsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad0c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  0800af10  0800af10  0001af10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b334  0800b334  00020234  2**0
                  CONTENTS
  4 .ARM          00000008  0800b334  0800b334  0001b334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b33c  0800b33c  00020234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b33c  0800b33c  0001b33c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b340  0800b340  0001b340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  0800b344  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005cc  20000234  0800b578  00020234  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000800  0800b578  00020800  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 12 .debug_info   000211c5  00000000  00000000  00020262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004559  00000000  00000000  00041427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001570  00000000  00000000  00045980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001378  00000000  00000000  00046ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cc74  00000000  00000000  00048268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c2b8  00000000  00000000  00074edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001066f8  00000000  00000000  00091194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019788c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006358  00000000  00000000  001978e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000234 	.word	0x20000234
 800021c:	00000000 	.word	0x00000000
 8000220:	0800aef4 	.word	0x0800aef4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000238 	.word	0x20000238
 800023c:	0800aef4 	.word	0x0800aef4

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005fa:	4b28      	ldr	r3, [pc, #160]	; (800069c <MX_ADC1_Init+0xb4>)
 80005fc:	4a28      	ldr	r2, [pc, #160]	; (80006a0 <MX_ADC1_Init+0xb8>)
 80005fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000600:	4b26      	ldr	r3, [pc, #152]	; (800069c <MX_ADC1_Init+0xb4>)
 8000602:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000606:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000608:	4b24      	ldr	r3, [pc, #144]	; (800069c <MX_ADC1_Init+0xb4>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800060e:	4b23      	ldr	r3, [pc, #140]	; (800069c <MX_ADC1_Init+0xb4>)
 8000610:	2201      	movs	r2, #1
 8000612:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000614:	4b21      	ldr	r3, [pc, #132]	; (800069c <MX_ADC1_Init+0xb4>)
 8000616:	2201      	movs	r2, #1
 8000618:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <MX_ADC1_Init+0xb4>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000622:	4b1e      	ldr	r3, [pc, #120]	; (800069c <MX_ADC1_Init+0xb4>)
 8000624:	2200      	movs	r2, #0
 8000626:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000628:	4b1c      	ldr	r3, [pc, #112]	; (800069c <MX_ADC1_Init+0xb4>)
 800062a:	4a1e      	ldr	r2, [pc, #120]	; (80006a4 <MX_ADC1_Init+0xbc>)
 800062c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062e:	4b1b      	ldr	r3, [pc, #108]	; (800069c <MX_ADC1_Init+0xb4>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000634:	4b19      	ldr	r3, [pc, #100]	; (800069c <MX_ADC1_Init+0xb4>)
 8000636:	2202      	movs	r2, #2
 8000638:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800063a:	4b18      	ldr	r3, [pc, #96]	; (800069c <MX_ADC1_Init+0xb4>)
 800063c:	2201      	movs	r2, #1
 800063e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000642:	4b16      	ldr	r3, [pc, #88]	; (800069c <MX_ADC1_Init+0xb4>)
 8000644:	2201      	movs	r2, #1
 8000646:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000648:	4814      	ldr	r0, [pc, #80]	; (800069c <MX_ADC1_Init+0xb4>)
 800064a:	f001 fff5 	bl	8002638 <HAL_ADC_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000654:	f000 fbec 	bl	8000e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000658:	2303      	movs	r3, #3
 800065a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800065c:	2301      	movs	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000660:	2307      	movs	r3, #7
 8000662:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	480c      	ldr	r0, [pc, #48]	; (800069c <MX_ADC1_Init+0xb4>)
 800066a:	f002 fbf3 	bl	8002e54 <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000674:	f000 fbdc 	bl	8000e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000678:	2307      	movs	r3, #7
 800067a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800067c:	2302      	movs	r3, #2
 800067e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000680:	463b      	mov	r3, r7
 8000682:	4619      	mov	r1, r3
 8000684:	4805      	ldr	r0, [pc, #20]	; (800069c <MX_ADC1_Init+0xb4>)
 8000686:	f002 fbe5 	bl	8002e54 <HAL_ADC_ConfigChannel>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000690:	f000 fbce 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000694:	bf00      	nop
 8000696:	3710      	adds	r7, #16
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200002d0 	.word	0x200002d0
 80006a0:	40012000 	.word	0x40012000
 80006a4:	0f000001 	.word	0x0f000001

080006a8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ae:	463b      	mov	r3, r7
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80006ba:	4b36      	ldr	r3, [pc, #216]	; (8000794 <MX_ADC3_Init+0xec>)
 80006bc:	4a36      	ldr	r2, [pc, #216]	; (8000798 <MX_ADC3_Init+0xf0>)
 80006be:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006c0:	4b34      	ldr	r3, [pc, #208]	; (8000794 <MX_ADC3_Init+0xec>)
 80006c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006c6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80006c8:	4b32      	ldr	r3, [pc, #200]	; (8000794 <MX_ADC3_Init+0xec>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006ce:	4b31      	ldr	r3, [pc, #196]	; (8000794 <MX_ADC3_Init+0xec>)
 80006d0:	2201      	movs	r2, #1
 80006d2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80006d4:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <MX_ADC3_Init+0xec>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80006da:	4b2e      	ldr	r3, [pc, #184]	; (8000794 <MX_ADC3_Init+0xec>)
 80006dc:	2200      	movs	r2, #0
 80006de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e2:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <MX_ADC3_Init+0xec>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e8:	4b2a      	ldr	r3, [pc, #168]	; (8000794 <MX_ADC3_Init+0xec>)
 80006ea:	4a2c      	ldr	r2, [pc, #176]	; (800079c <MX_ADC3_Init+0xf4>)
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ee:	4b29      	ldr	r3, [pc, #164]	; (8000794 <MX_ADC3_Init+0xec>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 4;
 80006f4:	4b27      	ldr	r3, [pc, #156]	; (8000794 <MX_ADC3_Init+0xec>)
 80006f6:	2204      	movs	r2, #4
 80006f8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80006fa:	4b26      	ldr	r3, [pc, #152]	; (8000794 <MX_ADC3_Init+0xec>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000702:	4b24      	ldr	r3, [pc, #144]	; (8000794 <MX_ADC3_Init+0xec>)
 8000704:	2201      	movs	r2, #1
 8000706:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000708:	4822      	ldr	r0, [pc, #136]	; (8000794 <MX_ADC3_Init+0xec>)
 800070a:	f001 ff95 	bl	8002638 <HAL_ADC_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000714:	f000 fb8c 	bl	8000e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000718:	230d      	movs	r3, #13
 800071a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800071c:	2301      	movs	r3, #1
 800071e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000720:	2307      	movs	r3, #7
 8000722:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000724:	463b      	mov	r3, r7
 8000726:	4619      	mov	r1, r3
 8000728:	481a      	ldr	r0, [pc, #104]	; (8000794 <MX_ADC3_Init+0xec>)
 800072a:	f002 fb93 	bl	8002e54 <HAL_ADC_ConfigChannel>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000734:	f000 fb7c 	bl	8000e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000738:	2309      	movs	r3, #9
 800073a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800073c:	2302      	movs	r3, #2
 800073e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000740:	463b      	mov	r3, r7
 8000742:	4619      	mov	r1, r3
 8000744:	4813      	ldr	r0, [pc, #76]	; (8000794 <MX_ADC3_Init+0xec>)
 8000746:	f002 fb85 	bl	8002e54 <HAL_ADC_ConfigChannel>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 8000750:	f000 fb6e 	bl	8000e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000754:	230f      	movs	r3, #15
 8000756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000758:	2303      	movs	r3, #3
 800075a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800075c:	463b      	mov	r3, r7
 800075e:	4619      	mov	r1, r3
 8000760:	480c      	ldr	r0, [pc, #48]	; (8000794 <MX_ADC3_Init+0xec>)
 8000762:	f002 fb77 	bl	8002e54 <HAL_ADC_ConfigChannel>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 800076c:	f000 fb60 	bl	8000e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000770:	2308      	movs	r3, #8
 8000772:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000774:	2304      	movs	r3, #4
 8000776:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000778:	463b      	mov	r3, r7
 800077a:	4619      	mov	r1, r3
 800077c:	4805      	ldr	r0, [pc, #20]	; (8000794 <MX_ADC3_Init+0xec>)
 800077e:	f002 fb69 	bl	8002e54 <HAL_ADC_ConfigChannel>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_ADC3_Init+0xe4>
  {
    Error_Handler();
 8000788:	f000 fb52 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000318 	.word	0x20000318
 8000798:	40012200 	.word	0x40012200
 800079c:	0f000001 	.word	0x0f000001

080007a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08e      	sub	sp, #56	; 0x38
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a7b      	ldr	r2, [pc, #492]	; (80009ac <HAL_ADC_MspInit+0x20c>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d174      	bne.n	80008ac <HAL_ADC_MspInit+0x10c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007c2:	4b7b      	ldr	r3, [pc, #492]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c6:	4a7a      	ldr	r2, [pc, #488]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007cc:	6453      	str	r3, [r2, #68]	; 0x44
 80007ce:	4b78      	ldr	r3, [pc, #480]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007d6:	623b      	str	r3, [r7, #32]
 80007d8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007da:	4b75      	ldr	r3, [pc, #468]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a74      	ldr	r2, [pc, #464]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b72      	ldr	r3, [pc, #456]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0304 	and.w	r3, r3, #4
 80007ee:	61fb      	str	r3, [r7, #28]
 80007f0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	4b6f      	ldr	r3, [pc, #444]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	4a6e      	ldr	r2, [pc, #440]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	6313      	str	r3, [r2, #48]	; 0x30
 80007fe:	4b6c      	ldr	r3, [pc, #432]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	61bb      	str	r3, [r7, #24]
 8000808:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA3     ------> ADC1_IN3
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = SENSOR1_Pin;
 800080a:	2301      	movs	r3, #1
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800080e:	2303      	movs	r3, #3
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SENSOR1_GPIO_Port, &GPIO_InitStruct);
 8000816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081a:	4619      	mov	r1, r3
 800081c:	4865      	ldr	r0, [pc, #404]	; (80009b4 <HAL_ADC_MspInit+0x214>)
 800081e:	f003 fb05 	bl	8003e2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSOR1A3_Pin|SENSOR8_Pin;
 8000822:	2388      	movs	r3, #136	; 0x88
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000826:	2303      	movs	r3, #3
 8000828:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000832:	4619      	mov	r1, r3
 8000834:	4860      	ldr	r0, [pc, #384]	; (80009b8 <HAL_ADC_MspInit+0x218>)
 8000836:	f003 faf9 	bl	8003e2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800083a:	4b60      	ldr	r3, [pc, #384]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 800083c:	4a60      	ldr	r2, [pc, #384]	; (80009c0 <HAL_ADC_MspInit+0x220>)
 800083e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000840:	4b5e      	ldr	r3, [pc, #376]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000842:	2200      	movs	r2, #0
 8000844:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000846:	4b5d      	ldr	r3, [pc, #372]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800084c:	4b5b      	ldr	r3, [pc, #364]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000852:	4b5a      	ldr	r3, [pc, #360]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000854:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000858:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800085a:	4b58      	ldr	r3, [pc, #352]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 800085c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000860:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000862:	4b56      	ldr	r3, [pc, #344]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000864:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000868:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800086a:	4b54      	ldr	r3, [pc, #336]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 800086c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000870:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000872:	4b52      	ldr	r3, [pc, #328]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000878:	4b50      	ldr	r3, [pc, #320]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 800087a:	2200      	movs	r2, #0
 800087c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800087e:	484f      	ldr	r0, [pc, #316]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000880:	f002 feca 	bl	8003618 <HAL_DMA_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 800088a:	f000 fad1 	bl	8000e30 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4a4a      	ldr	r2, [pc, #296]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000892:	639a      	str	r2, [r3, #56]	; 0x38
 8000894:	4a49      	ldr	r2, [pc, #292]	; (80009bc <HAL_ADC_MspInit+0x21c>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2100      	movs	r1, #0
 800089e:	2012      	movs	r0, #18
 80008a0:	f002 fe83 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80008a4:	2012      	movs	r0, #18
 80008a6:	f002 fe9c 	bl	80035e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80008aa:	e07a      	b.n	80009a2 <HAL_ADC_MspInit+0x202>
  else if(adcHandle->Instance==ADC3)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a44      	ldr	r2, [pc, #272]	; (80009c4 <HAL_ADC_MspInit+0x224>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d175      	bne.n	80009a2 <HAL_ADC_MspInit+0x202>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80008b6:	4b3e      	ldr	r3, [pc, #248]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ba:	4a3d      	ldr	r2, [pc, #244]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008c0:	6453      	str	r3, [r2, #68]	; 0x44
 80008c2:	4b3b      	ldr	r3, [pc, #236]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ce:	4b38      	ldr	r3, [pc, #224]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a37      	ldr	r2, [pc, #220]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008d4:	f043 0320 	orr.w	r3, r3, #32
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b35      	ldr	r3, [pc, #212]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0320 	and.w	r3, r3, #32
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e6:	4b32      	ldr	r3, [pc, #200]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a31      	ldr	r2, [pc, #196]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008ec:	f043 0304 	orr.w	r3, r3, #4
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b2f      	ldr	r3, [pc, #188]	; (80009b0 <HAL_ADC_MspInit+0x210>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0304 	and.w	r3, r3, #4
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SENSOR4_Pin|SENSOR5_Pin|SENSOR6_Pin;
 80008fe:	f44f 6385 	mov.w	r3, #1064	; 0x428
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000904:	2303      	movs	r3, #3
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800090c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000910:	4619      	mov	r1, r3
 8000912:	482d      	ldr	r0, [pc, #180]	; (80009c8 <HAL_ADC_MspInit+0x228>)
 8000914:	f003 fa8a 	bl	8003e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SENSOR3_Pin;
 8000918:	2308      	movs	r3, #8
 800091a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800091c:	2303      	movs	r3, #3
 800091e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SENSOR3_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000928:	4619      	mov	r1, r3
 800092a:	4822      	ldr	r0, [pc, #136]	; (80009b4 <HAL_ADC_MspInit+0x214>)
 800092c:	f003 fa7e 	bl	8003e2c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8000930:	4b26      	ldr	r3, [pc, #152]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000932:	4a27      	ldr	r2, [pc, #156]	; (80009d0 <HAL_ADC_MspInit+0x230>)
 8000934:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8000936:	4b25      	ldr	r3, [pc, #148]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000938:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800093c:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800093e:	4b23      	ldr	r3, [pc, #140]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000944:	4b21      	ldr	r3, [pc, #132]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800094a:	4b20      	ldr	r3, [pc, #128]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 800094c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000950:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000952:	4b1e      	ldr	r3, [pc, #120]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000954:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000958:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800095a:	4b1c      	ldr	r3, [pc, #112]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 800095c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000960:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000962:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000964:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000968:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800096a:	4b18      	ldr	r3, [pc, #96]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 800096c:	2200      	movs	r2, #0
 800096e:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000970:	4b16      	ldr	r3, [pc, #88]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000972:	2200      	movs	r2, #0
 8000974:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000976:	4815      	ldr	r0, [pc, #84]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 8000978:	f002 fe4e 	bl	8003618 <HAL_DMA_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <HAL_ADC_MspInit+0x1e6>
      Error_Handler();
 8000982:	f000 fa55 	bl	8000e30 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a10      	ldr	r2, [pc, #64]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 800098a:	639a      	str	r2, [r3, #56]	; 0x38
 800098c:	4a0f      	ldr	r2, [pc, #60]	; (80009cc <HAL_ADC_MspInit+0x22c>)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	2012      	movs	r0, #18
 8000998:	f002 fe07 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800099c:	2012      	movs	r0, #18
 800099e:	f002 fe20 	bl	80035e2 <HAL_NVIC_EnableIRQ>
}
 80009a2:	bf00      	nop
 80009a4:	3738      	adds	r7, #56	; 0x38
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40012000 	.word	0x40012000
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40020800 	.word	0x40020800
 80009b8:	40020000 	.word	0x40020000
 80009bc:	20000360 	.word	0x20000360
 80009c0:	40026410 	.word	0x40026410
 80009c4:	40012200 	.word	0x40012200
 80009c8:	40021400 	.word	0x40021400
 80009cc:	20000270 	.word	0x20000270
 80009d0:	40026428 	.word	0x40026428

080009d4 <HAL_ADC_ConvCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
//	if(hadc == &OBS_DETECTOR_ADC)
//		// obstacle detector ISR
//		isr_obs_detector();
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009ee:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <MX_DMA_Init+0x48>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	4a0f      	ldr	r2, [pc, #60]	; (8000a30 <MX_DMA_Init+0x48>)
 80009f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009f8:	6313      	str	r3, [r2, #48]	; 0x30
 80009fa:	4b0d      	ldr	r3, [pc, #52]	; (8000a30 <MX_DMA_Init+0x48>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	2038      	movs	r0, #56	; 0x38
 8000a0c:	f002 fdcd 	bl	80035aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a10:	2038      	movs	r0, #56	; 0x38
 8000a12:	f002 fde6 	bl	80035e2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
 8000a1a:	2039      	movs	r0, #57	; 0x39
 8000a1c:	f002 fdc5 	bl	80035aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000a20:	2039      	movs	r0, #57	; 0x39
 8000a22:	f002 fdde 	bl	80035e2 <HAL_NVIC_EnableIRQ>

}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800

08000a34 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08a      	sub	sp, #40	; 0x28
 8000a38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3a:	f107 0314 	add.w	r3, r7, #20
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a4a:	4b4f      	ldr	r3, [pc, #316]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a4e      	ldr	r2, [pc, #312]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a50:	f043 0320 	orr.w	r3, r3, #32
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b4c      	ldr	r3, [pc, #304]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0320 	and.w	r3, r3, #32
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a62:	4b49      	ldr	r3, [pc, #292]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a48      	ldr	r2, [pc, #288]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a68:	f043 0304 	orr.w	r3, r3, #4
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b46      	ldr	r3, [pc, #280]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	4b43      	ldr	r3, [pc, #268]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a42      	ldr	r2, [pc, #264]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b40      	ldr	r3, [pc, #256]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	60bb      	str	r3, [r7, #8]
 8000a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a92:	4b3d      	ldr	r3, [pc, #244]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a3c      	ldr	r2, [pc, #240]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b3a      	ldr	r3, [pc, #232]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	4b37      	ldr	r3, [pc, #220]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a36      	ldr	r2, [pc, #216]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000ab0:	f043 0308 	orr.w	r3, r3, #8
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b34      	ldr	r3, [pc, #208]	; (8000b88 <MX_GPIO_Init+0x154>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN2_RIGHT_Pin|IN1_LEFT_Pin, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2160      	movs	r1, #96	; 0x60
 8000ac6:	4831      	ldr	r0, [pc, #196]	; (8000b8c <MX_GPIO_Init+0x158>)
 8000ac8:	f003 fb5c 	bl	8004184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|IN1_RIGHT_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	f244 2101 	movw	r1, #16897	; 0x4201
 8000ad2:	482f      	ldr	r0, [pc, #188]	; (8000b90 <MX_GPIO_Init+0x15c>)
 8000ad4:	f003 fb56 	bl	8004184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IN2_LEFT_Pin|SPI3_SDA_Pin, GPIO_PIN_RESET);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	f244 0104 	movw	r1, #16388	; 0x4004
 8000ade:	482d      	ldr	r0, [pc, #180]	; (8000b94 <MX_GPIO_Init+0x160>)
 8000ae0:	f003 fb50 	bl	8004184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_RSET_GPIO_Port, SPI3_RSET_Pin, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aea:	482b      	ldr	r0, [pc, #172]	; (8000b98 <MX_GPIO_Init+0x164>)
 8000aec:	f003 fb4a 	bl	8004184 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN2_RIGHT_Pin|IN1_LEFT_Pin;
 8000af0:	2360      	movs	r3, #96	; 0x60
 8000af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af4:	2301      	movs	r3, #1
 8000af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	4619      	mov	r1, r3
 8000b06:	4821      	ldr	r0, [pc, #132]	; (8000b8c <MX_GPIO_Init+0x158>)
 8000b08:	f003 f990 	bl	8003e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|IN1_RIGHT_Pin;
 8000b0c:	f244 2301 	movw	r3, #16897	; 0x4201
 8000b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	4619      	mov	r1, r3
 8000b24:	481a      	ldr	r0, [pc, #104]	; (8000b90 <MX_GPIO_Init+0x15c>)
 8000b26:	f003 f981 	bl	8003e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN2_LEFT_Pin|SPI3_SDA_Pin;
 8000b2a:	f244 0304 	movw	r3, #16388	; 0x4004
 8000b2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	4619      	mov	r1, r3
 8000b42:	4814      	ldr	r0, [pc, #80]	; (8000b94 <MX_GPIO_Init+0x160>)
 8000b44:	f003 f972 	bl	8003e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8000b48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b56:	f107 0314 	add.w	r3, r7, #20
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	480e      	ldr	r0, [pc, #56]	; (8000b98 <MX_GPIO_Init+0x164>)
 8000b5e:	f003 f965 	bl	8003e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_RSET_Pin;
 8000b62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_RSET_GPIO_Port, &GPIO_InitStruct);
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4807      	ldr	r0, [pc, #28]	; (8000b98 <MX_GPIO_Init+0x164>)
 8000b7c:	f003 f956 	bl	8003e2c <HAL_GPIO_Init>

}
 8000b80:	bf00      	nop
 8000b82:	3728      	adds	r7, #40	; 0x28
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40020000 	.word	0x40020000
 8000b90:	40020400 	.word	0x40020400
 8000b94:	40020c00 	.word	0x40020c00
 8000b98:	40020800 	.word	0x40020800

08000b9c <lfollower_start>:
@brief	Starts line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_start(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	// start storing QTR Sensor values
	qtr_init();
 8000ba0:	f000 fac4 	bl	800112c <qtr_init>
	// start sampling for PID application
	HAL_TIM_Base_Start_IT(&TIM_LFOLLOWER_PID);
 8000ba4:	4805      	ldr	r0, [pc, #20]	; (8000bbc <lfollower_start+0x20>)
 8000ba6:	f005 fbb9 	bl	800631c <HAL_TIM_Base_Start_IT>

	// start movement
	move_start();
 8000baa:	f000 f99d 	bl	8000ee8 <move_start>

	// start obstacle detectors
	obs_detector_init();
 8000bae:	f000 ffe3 	bl	8001b78 <obs_detector_init>

	// mark line follower is enabled
	lfollower_status = 1;
 8000bb2:	4b03      	ldr	r3, [pc, #12]	; (8000bc0 <lfollower_start+0x24>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	701a      	strb	r2, [r3, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	20000538 	.word	0x20000538
 8000bc0:	20000252 	.word	0x20000252

08000bc4 <lfollower_stop>:
@brief 	Stops line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_stop(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	// stop storing QTR sensor values
	qtr_kill();
 8000bc8:	f000 fabe 	bl	8001148 <qtr_kill>
	// stop sampling for PID application
	HAL_TIM_Base_Stop_IT(&TIM_LFOLLOWER_PID);
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <lfollower_stop+0x20>)
 8000bce:	f005 fc1d 	bl	800640c <HAL_TIM_Base_Stop_IT>

	// stop movement
	move_stop();
 8000bd2:	f000 f99d 	bl	8000f10 <move_stop>

	// stop obstacle detectors
	obs_detector_deInit();
 8000bd6:	f000 ffdd 	bl	8001b94 <obs_detector_deInit>

	// mark line follower is disabled
	lfollower_status = 0;
 8000bda:	4b03      	ldr	r3, [pc, #12]	; (8000be8 <lfollower_stop+0x24>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	701a      	strb	r2, [r3, #0]
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000538 	.word	0x20000538
 8000be8:	20000252 	.word	0x20000252
 8000bec:	00000000 	.word	0x00000000

08000bf0 <lfollower_pid>:
	.u_sat_a	= +1.0,
	.u_sat_b	= -1.0
};

void lfollower_pid(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	// is line follower disabled?
	if(lfollower_status == 0)
 8000bf4:	4b2a      	ldr	r3, [pc, #168]	; (8000ca0 <lfollower_pid+0xb0>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d045      	beq.n	8000c88 <lfollower_pid+0x98>
		return;

	// Apply PID to adjust motor PWM/velocity
	// error = S_LEFT_VAL - S_RIGHT_VAL
	pid_calcule(&pid, 	DIG_TO_ANALOG(qtr_sens[SENSOR6]),
 8000bfc:	4b29      	ldr	r3, [pc, #164]	; (8000ca4 <lfollower_pid+0xb4>)
 8000bfe:	691b      	ldr	r3, [r3, #16]
 8000c00:	ee07 3a90 	vmov	s15, r3
 8000c04:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000c08:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8000c90 <lfollower_pid+0xa0>
 8000c0c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000c10:	ed9f 5b21 	vldr	d5, [pc, #132]	; 8000c98 <lfollower_pid+0xa8>
 8000c14:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000c18:	eef7 4bc7 	vcvt.f32.f64	s9, d7
						DIG_TO_ANALOG(qtr_sens[SENSOR3]));
 8000c1c:	4b21      	ldr	r3, [pc, #132]	; (8000ca4 <lfollower_pid+0xb4>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	ee07 3a90 	vmov	s15, r3
 8000c24:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000c28:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8000c90 <lfollower_pid+0xa0>
 8000c2c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000c30:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8000c98 <lfollower_pid+0xa8>
 8000c34:	ee86 7b05 	vdiv.f64	d7, d6, d5
	pid_calcule(&pid, 	DIG_TO_ANALOG(qtr_sens[SENSOR6]),
 8000c38:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c3c:	eef0 0a67 	vmov.f32	s1, s15
 8000c40:	eeb0 0a64 	vmov.f32	s0, s9
 8000c44:	4818      	ldr	r0, [pc, #96]	; (8000ca8 <lfollower_pid+0xb8>)
 8000c46:	f000 f9e5 	bl	8001014 <pid_calcule>

	move_control(GET_SPEED(-pid.u), GET_SPEED(+pid.u));
 8000c4a:	4b17      	ldr	r3, [pc, #92]	; (8000ca8 <lfollower_pid+0xb8>)
 8000c4c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000c50:	eef1 7a67 	vneg.f32	s15, s15
 8000c54:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000cac <lfollower_pid+0xbc>
 8000c58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c5c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000cb0 <lfollower_pid+0xc0>
 8000c60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000c64:	4b10      	ldr	r3, [pc, #64]	; (8000ca8 <lfollower_pid+0xb8>)
 8000c66:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000c6a:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000cac <lfollower_pid+0xbc>
 8000c6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000c72:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8000cb0 <lfollower_pid+0xc0>
 8000c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000c7a:	eef0 0a67 	vmov.f32	s1, s15
 8000c7e:	eeb0 0a47 	vmov.f32	s0, s14
 8000c82:	f000 f959 	bl	8000f38 <move_control>
 8000c86:	e000      	b.n	8000c8a <lfollower_pid+0x9a>
		return;
 8000c88:	bf00      	nop
}
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	f3af 8000 	nop.w
 8000c90:	66666666 	.word	0x66666666
 8000c94:	400a6666 	.word	0x400a6666
 8000c98:	00000000 	.word	0x00000000
 8000c9c:	40affe00 	.word	0x40affe00
 8000ca0:	20000252 	.word	0x20000252
 8000ca4:	200003c0 	.word	0x200003c0
 8000ca8:	20000000 	.word	0x20000000
 8000cac:	3eb33334 	.word	0x3eb33334
 8000cb0:	3f266666 	.word	0x3f266666

08000cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cb8:	f001 fc3d 	bl	8002536 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cbc:	f000 f826 	bl	8000d0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc0:	f7ff feb8 	bl	8000a34 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cc4:	f7ff fe90 	bl	80009e8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000cc8:	f7ff fc8e 	bl	80005e8 <MX_ADC1_Init>
  MX_SPI3_Init();
 8000ccc:	f000 fe1e 	bl	800190c <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8000cd0:	f001 fb40 	bl	8002354 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000cd4:	f001 f948 	bl	8001f68 <MX_TIM6_Init>
  MX_ADC3_Init();
 8000cd8:	f7ff fce6 	bl	80006a8 <MX_ADC3_Init>
  MX_TIM4_Init();
 8000cdc:	f001 f8e0 	bl	8001ea0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000ce0:	f001 fb08 	bl	80022f4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000ce4:	f001 f864 	bl	8001db0 <MX_TIM3_Init>
  MX_TIM7_Init();
 8000ce8:	f001 f974 	bl	8001fd4 <MX_TIM7_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  state = S_STOPPED;
 8000cec:	4b05      	ldr	r3, [pc, #20]	; (8000d04 <main+0x50>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	701a      	strb	r2, [r3, #0]
  nstate = S_STOPPED;
 8000cf2:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <main+0x54>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]

  while (1)
  {
	  test_modules();
 8000cf8:	f001 f854 	bl	8001da4 <test_modules>
	  break;
 8000cfc:	bf00      	nop
 8000cfe:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000250 	.word	0x20000250
 8000d08:	20000251 	.word	0x20000251

08000d0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b0b8      	sub	sp, #224	; 0xe0
 8000d10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d12:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000d16:	2234      	movs	r2, #52	; 0x34
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f007 fca8 	bl	8008670 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d20:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
 8000d2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d30:	f107 0308 	add.w	r3, r7, #8
 8000d34:	2290      	movs	r2, #144	; 0x90
 8000d36:	2100      	movs	r1, #0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f007 fc99 	bl	8008670 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3e:	4b3a      	ldr	r3, [pc, #232]	; (8000e28 <SystemClock_Config+0x11c>)
 8000d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d42:	4a39      	ldr	r2, [pc, #228]	; (8000e28 <SystemClock_Config+0x11c>)
 8000d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d48:	6413      	str	r3, [r2, #64]	; 0x40
 8000d4a:	4b37      	ldr	r3, [pc, #220]	; (8000e28 <SystemClock_Config+0x11c>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d56:	4b35      	ldr	r3, [pc, #212]	; (8000e2c <SystemClock_Config+0x120>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a34      	ldr	r2, [pc, #208]	; (8000e2c <SystemClock_Config+0x120>)
 8000d5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	4b32      	ldr	r3, [pc, #200]	; (8000e2c <SystemClock_Config+0x120>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d6a:	603b      	str	r3, [r7, #0]
 8000d6c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d74:	2301      	movs	r3, #1
 8000d76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d7a:	2310      	movs	r3, #16
 8000d7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d80:	2302      	movs	r3, #2
 8000d82:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d86:	2300      	movs	r3, #0
 8000d88:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d8c:	2308      	movs	r3, #8
 8000d8e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000d92:	23d8      	movs	r3, #216	; 0xd8
 8000d94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000da8:	4618      	mov	r0, r3
 8000daa:	f003 fa6f 	bl	800428c <HAL_RCC_OscConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000db4:	f000 f83c 	bl	8000e30 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000db8:	f003 fa18 	bl	80041ec <HAL_PWREx_EnableOverDrive>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000dc2:	f000 f835 	bl	8000e30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc6:	230f      	movs	r3, #15
 8000dc8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000dd8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ddc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000de0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000de8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000dec:	2107      	movs	r1, #7
 8000dee:	4618      	mov	r0, r3
 8000df0:	f003 fcfa 	bl	80047e8 <HAL_RCC_ClockConfig>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000dfa:	f000 f819 	bl	8000e30 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3;
 8000dfe:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000e02:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e04:	2300      	movs	r3, #0
 8000e06:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e0c:	f107 0308 	add.w	r3, r7, #8
 8000e10:	4618      	mov	r0, r3
 8000e12:	f003 febf 	bl	8004b94 <HAL_RCCEx_PeriphCLKConfig>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <SystemClock_Config+0x114>
  {
    Error_Handler();
 8000e1c:	f000 f808 	bl	8000e30 <Error_Handler>
  }
}
 8000e20:	bf00      	nop
 8000e22:	37e0      	adds	r7, #224	; 0xe0
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40007000 	.word	0x40007000

08000e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e34:	b672      	cpsid	i
}
 8000e36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e38:	e7fe      	b.n	8000e38 <Error_Handler+0x8>
	...

08000e3c <motor_init>:
@brief	Start PWM generation to a given motor
@param	Motor to be initialized
@retval none
******************************************************************************/
void motor_init(motor_st *m)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&PWM_TIM_INSTANCE, m->pwm_channel);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4803      	ldr	r0, [pc, #12]	; (8000e58 <motor_init+0x1c>)
 8000e4c:	f005 fbc6 	bl	80065dc <HAL_TIM_PWM_Start>
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	200004a0 	.word	0x200004a0

08000e5c <motor_kill>:
@brief	Stops PWM generation to a given motor
@param	Motor to be killed
@retval none
******************************************************************************/
void motor_kill(motor_st *m)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(&PWM_TIM_INSTANCE, m->pwm_channel);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4806      	ldr	r0, [pc, #24]	; (8000e84 <motor_kill+0x28>)
 8000e6c:	f005 fcb0 	bl	80067d0 <HAL_TIM_PWM_Stop>
	// disable IN pins
	motor_control(m,  0, MOTOR_STOP);
 8000e70:	2202      	movs	r2, #2
 8000e72:	2100      	movs	r1, #0
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f000 f807 	bl	8000e88 <motor_control>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200004a0 	.word	0x200004a0

08000e88 <motor_control>:
		New PWM duty cycle
		Direction of motor rotation
@retval none
******************************************************************************/
void motor_control(motor_st *m,  uint8_t dc, motor_dir_e dir)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	460b      	mov	r3, r1
 8000e92:	70fb      	strb	r3, [r7, #3]
 8000e94:	4613      	mov	r3, r2
 8000e96:	70bb      	strb	r3, [r7, #2]
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN1, m->GPIO_pin_IN1, motor_pin_config[dir][0]);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6858      	ldr	r0, [r3, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	8919      	ldrh	r1, [r3, #8]
 8000ea0:	78bb      	ldrb	r3, [r7, #2]
 8000ea2:	4a0f      	ldr	r2, [pc, #60]	; (8000ee0 <motor_control+0x58>)
 8000ea4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	f003 f96b 	bl	8004184 <HAL_GPIO_WritePin>
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN2, m->GPIO_pin_IN2, motor_pin_config[dir][1]);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	68d8      	ldr	r0, [r3, #12]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	8a19      	ldrh	r1, [r3, #16]
 8000eb6:	78bb      	ldrb	r3, [r7, #2]
 8000eb8:	4a09      	ldr	r2, [pc, #36]	; (8000ee0 <motor_control+0x58>)
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4413      	add	r3, r2
 8000ebe:	785b      	ldrb	r3, [r3, #1]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	f003 f95f 	bl	8004184 <HAL_GPIO_WritePin>
	// Set/Update motor PWM duty cycle
	set_pwm(&PWM_TIM_INSTANCE, m->pwm_channel, dc);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	78fa      	ldrb	r2, [r7, #3]
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4804      	ldr	r0, [pc, #16]	; (8000ee4 <motor_control+0x5c>)
 8000ed4:	f001 f9ae 	bl	8002234 <set_pwm>
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	0800af28 	.word	0x0800af28
 8000ee4:	200004a0 	.word	0x200004a0

08000ee8 <move_start>:
@brief	Start movement. Enables both motors
@param	none
@retval none
******************************************************************************/
void move_start(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	motor_init(&motor_right);
 8000eec:	4805      	ldr	r0, [pc, #20]	; (8000f04 <move_start+0x1c>)
 8000eee:	f7ff ffa5 	bl	8000e3c <motor_init>
	motor_init(&motor_left);
 8000ef2:	4805      	ldr	r0, [pc, #20]	; (8000f08 <move_start+0x20>)
 8000ef4:	f7ff ffa2 	bl	8000e3c <motor_init>
	// indicate to the module that motors have been enabled
	move_flag = 1;
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <move_start+0x24>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000030 	.word	0x20000030
 8000f08:	20000044 	.word	0x20000044
 8000f0c:	20000253 	.word	0x20000253

08000f10 <move_stop>:
@brief	Stop movement. Disables both motors
@param	none
@retval none
******************************************************************************/
void move_stop(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	motor_kill(&motor_right);
 8000f14:	4805      	ldr	r0, [pc, #20]	; (8000f2c <move_stop+0x1c>)
 8000f16:	f7ff ffa1 	bl	8000e5c <motor_kill>
	motor_kill(&motor_left);
 8000f1a:	4805      	ldr	r0, [pc, #20]	; (8000f30 <move_stop+0x20>)
 8000f1c:	f7ff ff9e 	bl	8000e5c <motor_kill>
	// indicate to the module that motors have been disable
	move_flag = 0;
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <move_stop+0x24>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	701a      	strb	r2, [r3, #0]
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000030 	.word	0x20000030
 8000f30:	20000044 	.word	0x20000044
 8000f34:	20000253 	.word	0x20000253

08000f38 <move_control>:
@brief	Controls movement, setting speeds on each motor.
@param	Left and right motor speeds, respectively
@retval none
******************************************************************************/
void move_control(float speedL, float speedR)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f42:	edc7 0a02 	vstr	s1, [r7, #8]
	if(move_flag == 0)
 8000f46:	4b30      	ldr	r3, [pc, #192]	; (8001008 <move_control+0xd0>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <move_control+0x1a>
		// move_start hasn't occurred
		move_start();
 8000f4e:	f7ff ffcb 	bl	8000ee8 <move_start>
	// speedL and speedR are PWM values, from -1 to +1
	// since dirL and dirR are uint8_t, speed values are truncated
	// so, by adding 0.99 (number less than 1) we get:
	// dirX = 0 if speedX is negative
	// dirX = 1 if speedX is positive
	uint8_t dirL = 0.99 + speedL;
 8000f52:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f56:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f5a:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8000ff8 <move_control+0xc0>
 8000f5e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000f62:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000f66:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f6a:	793b      	ldrb	r3, [r7, #4]
 8000f6c:	75fb      	strb	r3, [r7, #23]
	uint8_t dirR = 0.99 + speedR;
 8000f6e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f76:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8000ff8 <move_control+0xc0>
 8000f7a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000f7e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000f82:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f86:	793b      	ldrb	r3, [r7, #4]
 8000f88:	75bb      	strb	r3, [r7, #22]

	// dirL and dirR (motor_dir_e) are:
	// 0 -> motor moving BACKWARDS (MOTOR_BACKWARD)
	// 1 -> motor moving FORWARD (MOTOR_FORWARD)
	motor_control(&motor_right, fabs(speedR) * 100, (motor_dir_e)(dirR & 0x01));
 8000f8a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f8e:	eef0 7ae7 	vabs.f32	s15, s15
 8000f92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f96:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 8001000 <move_control+0xc8>
 8000f9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f9e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000fa2:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fa6:	793b      	ldrb	r3, [r7, #4]
 8000fa8:	b2d9      	uxtb	r1, r3
 8000faa:	7dbb      	ldrb	r3, [r7, #22]
 8000fac:	f003 0301 	and.w	r3, r3, #1
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4815      	ldr	r0, [pc, #84]	; (800100c <move_control+0xd4>)
 8000fb6:	f7ff ff67 	bl	8000e88 <motor_control>
	motor_control(&motor_left, fabs(speedL) * 100, (motor_dir_e)(dirL & 0x01));
 8000fba:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fbe:	eef0 7ae7 	vabs.f32	s15, s15
 8000fc2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fc6:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8001000 <move_control+0xc8>
 8000fca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000fce:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000fd2:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fd6:	793b      	ldrb	r3, [r7, #4]
 8000fd8:	b2d9      	uxtb	r1, r3
 8000fda:	7dfb      	ldrb	r3, [r7, #23]
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	480a      	ldr	r0, [pc, #40]	; (8001010 <move_control+0xd8>)
 8000fe6:	f7ff ff4f 	bl	8000e88 <motor_control>
}
 8000fea:	bf00      	nop
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	f3af 8000 	nop.w
 8000ff8:	7ae147ae 	.word	0x7ae147ae
 8000ffc:	3fefae14 	.word	0x3fefae14
 8001000:	00000000 	.word	0x00000000
 8001004:	40590000 	.word	0x40590000
 8001008:	20000253 	.word	0x20000253
 800100c:	20000030 	.word	0x20000030
 8001010:	20000044 	.word	0x20000044

08001014 <pid_calcule>:
@param	PID struct
		inputs to the controller, in1 and in2
@retval none
******************************************************************************/
void pid_calcule(pid_st* pid, float in1, float in2)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001020:	edc7 0a01 	vstr	s1, [r7, #4]
	// set error
	pid->error = in1 - in2;
 8001024:	ed97 7a02 	vldr	s14, [r7, #8]
 8001028:	edd7 7a01 	vldr	s15, [r7, #4]
 800102c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	edc3 7a03 	vstr	s15, [r3, #12]

	// update sum of errors
	pid->sum_errors_bck = pid->sum_errors;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	695a      	ldr	r2, [r3, #20]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	619a      	str	r2, [r3, #24]
	pid->sum_errors += pid->prev_error;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	ed93 7a05 	vldr	s14, [r3, #20]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	edd3 7a04 	vldr	s15, [r3, #16]
 800104a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	edc3 7a05 	vstr	s15, [r3, #20]

	// calculate u
	pid->u_d =  pid->kd_h * (pid->error - pid->prev_error) + A_PID * pid->prev_u_d;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	ed93 7a02 	vldr	s14, [r3, #8]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	edd3 7a04 	vldr	s15, [r3, #16]
 8001066:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800106a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	edd3 7a08 	vldr	s15, [r3, #32]
 8001074:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001128 <pid_calcule+0x114>
 8001078:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800107c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	edc3 7a07 	vstr	s15, [r3, #28]
	pid->u = pid->kp_h * pid->error + pid->ki_h * pid->sum_errors + pid->u_d;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	ed93 7a00 	vldr	s14, [r3]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001092:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	edd3 6a01 	vldr	s13, [r3, #4]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	edd3 7a05 	vldr	s15, [r3, #20]
 80010a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	edd3 7a07 	vldr	s15, [r3, #28]
 80010b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// update previous values
	pid->prev_error = pid->error;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	68da      	ldr	r2, [r3, #12]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	611a      	str	r2, [r3, #16]
	pid->prev_u_d = pid->u_d;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	69da      	ldr	r2, [r3, #28]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	621a      	str	r2, [r3, #32]

	// is u above upper saturation?
	if(pid->u > pid->u_sat_a)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80010d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010de:	dd08      	ble.n	80010f2 <pid_calcule+0xde>
	{
		pid->u = pid->u_sat_a;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	625a      	str	r2, [r3, #36]	; 0x24
		//sum of errors frozen
		pid->sum_errors = pid->sum_errors_bck;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	699a      	ldr	r2, [r3, #24]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	615a      	str	r2, [r3, #20]
	{
		pid->u = pid->u_sat_b;
		//sum of errors frozen
		pid->sum_errors = pid->sum_errors_bck;
	}
}
 80010f0:	e013      	b.n	800111a <pid_calcule+0x106>
	else if	(pid->u < pid->u_sat_b)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80010fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001106:	d400      	bmi.n	800110a <pid_calcule+0xf6>
}
 8001108:	e007      	b.n	800111a <pid_calcule+0x106>
		pid->u = pid->u_sat_b;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	625a      	str	r2, [r3, #36]	; 0x24
		pid->sum_errors = pid->sum_errors_bck;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	699a      	ldr	r2, [r3, #24]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	615a      	str	r2, [r3, #20]
}
 800111a:	bf00      	nop
 800111c:	3714      	adds	r7, #20
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	3e99999a 	.word	0x3e99999a

0800112c <qtr_init>:
@brief 	Starts storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&ADC_QTR_DMA, qtr_sens, QTR_SENS_NUM);
 8001130:	2206      	movs	r2, #6
 8001132:	4903      	ldr	r1, [pc, #12]	; (8001140 <qtr_init+0x14>)
 8001134:	4803      	ldr	r0, [pc, #12]	; (8001144 <qtr_init+0x18>)
 8001136:	f001 fd1b 	bl	8002b70 <HAL_ADC_Start_DMA>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	200003c0 	.word	0x200003c0
 8001144:	200002d0 	.word	0x200002d0

08001148 <qtr_kill>:
@brief 	Stops storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_kill(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&ADC_QTR_DMA);
 800114c:	4802      	ldr	r0, [pc, #8]	; (8001158 <qtr_kill+0x10>)
 800114e:	f001 fe09 	bl	8002d64 <HAL_ADC_Stop_DMA>
}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	200002d0 	.word	0x200002d0

0800115c <RFID_RC522_Init>:
#include "rfid-rc522.h"
#include <stdlib.h>

//SPI_HandleTypeDef SpiHandle = hspi1;

void RFID_RC522_Init(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0

	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001160:	2001      	movs	r0, #1
 8001162:	f000 fb5d 	bl	8001820 <TM_MFRC522_CS_Write>

	TM_MFRC522_Reset();
 8001166:	f000 f932 	bl	80013ce <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 800116a:	218d      	movs	r1, #141	; 0x8d
 800116c:	202a      	movs	r0, #42	; 0x2a
 800116e:	f000 f86b 	bl	8001248 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8001172:	213e      	movs	r1, #62	; 0x3e
 8001174:	202b      	movs	r0, #43	; 0x2b
 8001176:	f000 f867 	bl	8001248 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0x03);
 800117a:	2103      	movs	r1, #3
 800117c:	202c      	movs	r0, #44	; 0x2c
 800117e:	f000 f863 	bl	8001248 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 0xE8);
 8001182:	21e8      	movs	r1, #232	; 0xe8
 8001184:	202d      	movs	r0, #45	; 0x2d
 8001186:	f000 f85f 	bl	8001248 <TM_MFRC522_WriteRegister>

	// 48dB gain
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 800118a:	2170      	movs	r1, #112	; 0x70
 800118c:	2026      	movs	r0, #38	; 0x26
 800118e:	f000 f85b 	bl	8001248 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8001192:	2140      	movs	r1, #64	; 0x40
 8001194:	2015      	movs	r0, #21
 8001196:	f000 f857 	bl	8001248 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(ModeReg, 0x3D);
 800119a:	213d      	movs	r1, #61	; 0x3d
 800119c:	2011      	movs	r0, #17
 800119e:	f000 f853 	bl	8001248 <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 80011a2:	f000 f8ff 	bl	80013a4 <TM_MFRC522_AntennaOn>
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}

080011aa <read_RFID>:
@brief 	Reads RFID card
@para 	rfid struct
@retval rfid status
******************************************************************************/
uint8_t read_RFID(rfid_t rfid)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b086      	sub	sp, #24
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	// RFID status reading
	int status;

  	// enable RFID reader
  	RFID_RC522_Init();
 80011b6:	f7ff ffd1 	bl	800115c <RFID_RC522_Init>

	do
	{
		// check if rfid was read
		status = TM_MFRC522_Check(rfid.CardID, &rfid.type);
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	1d1a      	adds	r2, r3, #4
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	4611      	mov	r1, r2
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 f816 	bl	80011f4 <TM_MFRC522_Check>
 80011c8:	4603      	mov	r3, r0
 80011ca:	617b      	str	r3, [r7, #20]

		if (status == MI_OK)
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d107      	bne.n	80011e2 <read_RFID+0x38>
			// rfid read
			// converts CardID to an hexadecimal string
			bin_to_strhex((unsigned char *)rfid.CardID, sizeof(rfid.CardID), &rfid.result);
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	f103 0208 	add.w	r2, r3, #8
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	2104      	movs	r1, #4
 80011dc:	4618      	mov	r0, r3
 80011de:	f000 fb31 	bl	8001844 <bin_to_strhex>

	} while(status != MI_OK); // && (!read_rfid_timeout));
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d1e8      	bne.n	80011ba <read_RFID+0x10>

	return status;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	b2db      	uxtb	r3, r3
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <TM_MFRC522_Check>:


TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id, uint8_t* type) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
	TM_MFRC522_Status_t status;
	//Find cards, return card type

	// REQuest command, Type A. Invites PICCs in state IDLE to go to READY and prepare for anticollision or selection. 7 bit frame.
	status = TM_MFRC522_Request(PICC_REQIDL, id);
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	2026      	movs	r0, #38	; 0x26
 8001202:	f000 f8ef 	bl	80013e4 <TM_MFRC522_Request>
 8001206:	4603      	mov	r3, r0
 8001208:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 800120a:	7bfb      	ldrb	r3, [r7, #15]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d10a      	bne.n	8001226 <TM_MFRC522_Check+0x32>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f000 f9fe 	bl	8001612 <TM_MFRC522_Anticoll>
 8001216:	4603      	mov	r3, r0
 8001218:	73fb      	strb	r3, [r7, #15]
		//select, return sak and crc
		status = TM_MFRC522_SelectTag(id, type);
 800121a:	6839      	ldr	r1, [r7, #0]
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f000 fa89 	bl	8001734 <TM_MFRC522_SelectTag>
 8001222:	4603      	mov	r3, r0
 8001224:	73fb      	strb	r3, [r7, #15]
	}

	TM_MFRC522_Halt();			//Command card into hibernation
 8001226:	f000 fadf 	bl	80017e8 <TM_MFRC522_Halt>

	return status;
 800122a:	7bfb      	ldrb	r3, [r7, #15]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <handleError>:
		}
	}
	return MI_OK;
}

void handleError() {
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	while(1) {
		//BSP_LED_On(LED_RED);
		HAL_Delay(100);
 8001238:	2064      	movs	r0, #100	; 0x64
 800123a:	f001 f9d9 	bl	80025f0 <HAL_Delay>
		//BSP_LED_Off(LED_RED);
		HAL_Delay(100);
 800123e:	2064      	movs	r0, #100	; 0x64
 8001240:	f001 f9d6 	bl	80025f0 <HAL_Delay>
		HAL_Delay(100);
 8001244:	e7f8      	b.n	8001238 <handleError+0x4>
	...

08001248 <TM_MFRC522_WriteRegister>:
	}
}

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	460a      	mov	r2, r1
 8001252:	71fb      	strb	r3, [r7, #7]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 8001258:	2000      	movs	r0, #0
 800125a:	f000 fae1 	bl	8001820 <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	
	//Send address ## HAL_MAX_DELAY --> infinite poll until process is successful
	addr = (addr << 1) & 0x7E;
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001268:	b2db      	uxtb	r3, r3
 800126a:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 800126c:	1df9      	adds	r1, r7, #7
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
 8001272:	2201      	movs	r2, #1
 8001274:	480f      	ldr	r0, [pc, #60]	; (80012b4 <TM_MFRC522_WriteRegister+0x6c>)
 8001276:	f004 f960 	bl	800553a <HAL_SPI_Transmit>
 800127a:	4603      	mov	r3, r0
 800127c:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <TM_MFRC522_WriteRegister+0x40>
		handleError();
 8001284:	f7ff ffd6 	bl	8001234 <handleError>
	}
	//Send data
	transmitStatus = HAL_SPI_Transmit(&hspi3, &val, 1, HAL_MAX_DELAY);
 8001288:	1db9      	adds	r1, r7, #6
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
 800128e:	2201      	movs	r2, #1
 8001290:	4808      	ldr	r0, [pc, #32]	; (80012b4 <TM_MFRC522_WriteRegister+0x6c>)
 8001292:	f004 f952 	bl	800553a <HAL_SPI_Transmit>
 8001296:	4603      	mov	r3, r0
 8001298:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <TM_MFRC522_WriteRegister+0x5c>
		handleError();
 80012a0:	f7ff ffc8 	bl	8001234 <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f000 fabb 	bl	8001820 <TM_MFRC522_CS_Write>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200003d8 	.word	0x200003d8

080012b8 <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af02      	add	r7, sp, #8
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
	uint8_t val = 0x00;
 80012c2:	2300      	movs	r3, #0
 80012c4:	73bb      	strb	r3, [r7, #14]
	//uint8_t retval = 0x00;
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 80012c6:	2000      	movs	r0, #0
 80012c8:	f000 faaa 	bl	8001820 <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	addr = (addr << 1) | 0x80;
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	b25b      	sxtb	r3, r3
 80012d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012d6:	b25b      	sxtb	r3, r3
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 80012dc:	1df9      	adds	r1, r7, #7
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	2201      	movs	r2, #1
 80012e4:	4812      	ldr	r0, [pc, #72]	; (8001330 <TM_MFRC522_ReadRegister+0x78>)
 80012e6:	f004 f928 	bl	800553a <HAL_SPI_Transmit>
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <TM_MFRC522_ReadRegister+0x40>
		handleError();
 80012f4:	f7ff ff9e 	bl	8001234 <handleError>
	}

	uint8_t dummy = MFRC522_DUMMY;
 80012f8:	2300      	movs	r3, #0
 80012fa:	737b      	strb	r3, [r7, #13]
	transmitStatus = HAL_SPI_TransmitReceive(&hspi3, &dummy, &val, 1, HAL_MAX_DELAY);
 80012fc:	f107 020e 	add.w	r2, r7, #14
 8001300:	f107 010d 	add.w	r1, r7, #13
 8001304:	f04f 33ff 	mov.w	r3, #4294967295
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	2301      	movs	r3, #1
 800130c:	4808      	ldr	r0, [pc, #32]	; (8001330 <TM_MFRC522_ReadRegister+0x78>)
 800130e:	f004 fa82 	bl	8005816 <HAL_SPI_TransmitReceive>
 8001312:	4603      	mov	r3, r0
 8001314:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <TM_MFRC522_ReadRegister+0x68>
		handleError();
 800131c:	f7ff ff8a 	bl	8001234 <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001320:	2001      	movs	r0, #1
 8001322:	f000 fa7d 	bl	8001820 <TM_MFRC522_CS_Write>

	return val;
 8001326:	7bbb      	ldrb	r3, [r7, #14]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200003d8 	.word	0x200003d8

08001334 <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ffb6 	bl	80012b8 <TM_MFRC522_ReadRegister>
 800134c:	4603      	mov	r3, r0
 800134e:	461a      	mov	r2, r3
 8001350:	79bb      	ldrb	r3, [r7, #6]
 8001352:	4313      	orrs	r3, r2
 8001354:	b2da      	uxtb	r2, r3
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4611      	mov	r1, r2
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff ff74 	bl	8001248 <TM_MFRC522_WriteRegister>
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	460a      	mov	r2, r1
 8001372:	71fb      	strb	r3, [r7, #7]
 8001374:	4613      	mov	r3, r2
 8001376:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff ff9c 	bl	80012b8 <TM_MFRC522_ReadRegister>
 8001380:	4603      	mov	r3, r0
 8001382:	b25a      	sxtb	r2, r3
 8001384:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001388:	43db      	mvns	r3, r3
 800138a:	b25b      	sxtb	r3, r3
 800138c:	4013      	ands	r3, r2
 800138e:	b25b      	sxtb	r3, r3
 8001390:	b2da      	uxtb	r2, r3
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	4611      	mov	r1, r2
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff56 	bl	8001248 <TM_MFRC522_WriteRegister>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 80013aa:	2014      	movs	r0, #20
 80013ac:	f7ff ff84 	bl	80012b8 <TM_MFRC522_ReadRegister>
 80013b0:	4603      	mov	r3, r0
 80013b2:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	f003 0303 	and.w	r3, r3, #3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d103      	bne.n	80013c6 <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 80013be:	2103      	movs	r1, #3
 80013c0:	2014      	movs	r0, #20
 80013c2:	f7ff ffb7 	bl	8001334 <TM_MFRC522_SetBitMask>
	}
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 80013ce:	b580      	push	{r7, lr}
 80013d0:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 80013d2:	210f      	movs	r1, #15
 80013d4:	2001      	movs	r0, #1
 80013d6:	f7ff ff37 	bl	8001248 <TM_MFRC522_WriteRegister>
	HAL_Delay(50);
 80013da:	2032      	movs	r0, #50	; 0x32
 80013dc:	f001 f908 	bl	80025f0 <HAL_Delay>
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af02      	add	r7, sp, #8
 80013ea:	4603      	mov	r3, r0
 80013ec:	6039      	str	r1, [r7, #0]
 80013ee:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 80013f0:	2107      	movs	r1, #7
 80013f2:	200d      	movs	r0, #13
 80013f4:	f7ff ff28 	bl	8001248 <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	79fa      	ldrb	r2, [r7, #7]
 80013fc:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	2201      	movs	r2, #1
 8001408:	6839      	ldr	r1, [r7, #0]
 800140a:	200c      	movs	r0, #12
 800140c:	f000 f80f 	bl	800142e <TM_MFRC522_ToCard>
 8001410:	4603      	mov	r3, r0
 8001412:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK && backBits != 0x10) {
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d104      	bne.n	8001424 <TM_MFRC522_Request+0x40>
 800141a:	89bb      	ldrh	r3, [r7, #12]
 800141c:	2b10      	cmp	r3, #16
 800141e:	d001      	beq.n	8001424 <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 8001420:	2302      	movs	r3, #2
 8001422:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8001424:	7bfb      	ldrb	r3, [r7, #15]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <TM_MFRC522_ToCard>:
TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, // the command to execute - one of the PCD_Command enums
										uint8_t* sendData, // pointer to the data to transfer to the FIFO
										uint8_t sendLen, // number of bytes to transfer to the FIFO
										uint8_t* backData, // NULL or pointer to buffer if data should be read back after executing the command
										uint16_t* backLen // in: max number of bytes to write to *backData, out: the number of bytes returned
									) {
 800142e:	b590      	push	{r4, r7, lr}
 8001430:	b087      	sub	sp, #28
 8001432:	af00      	add	r7, sp, #0
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	4603      	mov	r3, r0
 800143a:	73fb      	strb	r3, [r7, #15]
 800143c:	4613      	mov	r3, r2
 800143e:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 8001440:	2302      	movs	r3, #2
 8001442:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8001444:	2300      	movs	r3, #0
 8001446:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8001448:	2300      	movs	r3, #0
 800144a:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	2b0c      	cmp	r3, #12
 8001450:	d006      	beq.n	8001460 <TM_MFRC522_ToCard+0x32>
 8001452:	2b0e      	cmp	r3, #14
 8001454:	d109      	bne.n	800146a <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8001456:	2312      	movs	r3, #18
 8001458:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10; // bit 4
 800145a:	2310      	movs	r3, #16
 800145c:	757b      	strb	r3, [r7, #21]
			break;
 800145e:	e005      	b.n	800146c <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77; //
 8001460:	2377      	movs	r3, #119	; 0x77
 8001462:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30; // bit 4 IdleIRq, 5 RxIRq
 8001464:	2330      	movs	r3, #48	; 0x30
 8001466:	757b      	strb	r3, [r7, #21]
			break;
 8001468:	e000      	b.n	800146c <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 800146a:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 800146c:	7dbb      	ldrb	r3, [r7, #22]
 800146e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001472:	b2db      	uxtb	r3, r3
 8001474:	4619      	mov	r1, r3
 8001476:	2002      	movs	r0, #2
 8001478:	f7ff fee6 	bl	8001248 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 800147c:	2100      	movs	r1, #0
 800147e:	2001      	movs	r0, #1
 8001480:	f7ff fee2 	bl	8001248 <TM_MFRC522_WriteRegister>

	TM_MFRC522_ClearBitMask(MFRC522_REG_COLL, 0x80); // clear collision register
 8001484:	2180      	movs	r1, #128	; 0x80
 8001486:	200e      	movs	r0, #14
 8001488:	f7ff ff6e 	bl	8001368 <TM_MFRC522_ClearBitMask>

	//TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80); // Clear all seven interrupt request bits
	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IRQ, 0x7F); // Clear all seven interrupt request bits via ComIrqReg[7] - Set1, when 0, clear interrupts
 800148c:	217f      	movs	r1, #127	; 0x7f
 800148e:	2004      	movs	r0, #4
 8001490:	f7ff feda 	bl	8001248 <TM_MFRC522_WriteRegister>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80); // FlushBuffer = 1, FIFO initialization
 8001494:	2180      	movs	r1, #128	; 0x80
 8001496:	200a      	movs	r0, #10
 8001498:	f7ff ff4c 	bl	8001334 <TM_MFRC522_SetBitMask>
	//TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00); // make sure to clear bit adjustments (should be calculated though, missing some parameters)

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {
 800149c:	2300      	movs	r3, #0
 800149e:	827b      	strh	r3, [r7, #18]
 80014a0:	e00a      	b.n	80014b8 <TM_MFRC522_ToCard+0x8a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 80014a2:	8a7b      	ldrh	r3, [r7, #18]
 80014a4:	68ba      	ldr	r2, [r7, #8]
 80014a6:	4413      	add	r3, r2
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	4619      	mov	r1, r3
 80014ac:	2009      	movs	r0, #9
 80014ae:	f7ff fecb 	bl	8001248 <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {
 80014b2:	8a7b      	ldrh	r3, [r7, #18]
 80014b4:	3301      	adds	r3, #1
 80014b6:	827b      	strh	r3, [r7, #18]
 80014b8:	7bbb      	ldrb	r3, [r7, #14]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	8a7a      	ldrh	r2, [r7, #18]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d3ef      	bcc.n	80014a2 <TM_MFRC522_ToCard+0x74>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	4619      	mov	r1, r3
 80014c6:	2001      	movs	r0, #1
 80014c8:	f7ff febe 	bl	8001248 <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	2b0c      	cmp	r3, #12
 80014d0:	d103      	bne.n	80014da <TM_MFRC522_ToCard+0xac>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts
 80014d2:	2180      	movs	r1, #128	; 0x80
 80014d4:	200d      	movs	r0, #13
 80014d6:	f7ff ff2d 	bl	8001334 <TM_MFRC522_SetBitMask>
	}

	//Waiting to receive data to complete
	i = 36000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 80014da:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 80014de:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 80014e0:	2004      	movs	r0, #4
 80014e2:	f7ff fee9 	bl	80012b8 <TM_MFRC522_ReadRegister>
 80014e6:	4603      	mov	r3, r0
 80014e8:	753b      	strb	r3, [r7, #20]
		i--;
 80014ea:	8a7b      	ldrh	r3, [r7, #18]
 80014ec:	3b01      	subs	r3, #1
 80014ee:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) // i=0 is timeout
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
			);
 80014f0:	8a7b      	ldrh	r3, [r7, #18]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00a      	beq.n	800150c <TM_MFRC522_ToCard+0xde>
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
 80014f6:	7d3b      	ldrb	r3, [r7, #20]
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d105      	bne.n	800150c <TM_MFRC522_ToCard+0xde>
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
 8001500:	7d3a      	ldrb	r2, [r7, #20]
 8001502:	7d7b      	ldrb	r3, [r7, #21]
 8001504:	4013      	ands	r3, r2
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0e9      	beq.n	80014e0 <TM_MFRC522_ToCard+0xb2>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 800150c:	2180      	movs	r1, #128	; 0x80
 800150e:	200d      	movs	r0, #13
 8001510:	f7ff ff2a 	bl	8001368 <TM_MFRC522_ClearBitMask>

	uint8_t errorRegValue = 0x00;
 8001514:	2300      	movs	r3, #0
 8001516:	747b      	strb	r3, [r7, #17]
	errorRegValue = TM_MFRC522_ReadRegister(MFRC522_REG_ERROR);
 8001518:	2006      	movs	r0, #6
 800151a:	f7ff fecd 	bl	80012b8 <TM_MFRC522_ReadRegister>
 800151e:	4603      	mov	r3, r0
 8001520:	747b      	strb	r3, [r7, #17]
	if (errorRegValue & 0x13) {	 // BufferOvfl ParityErr ProtocolErr	
 8001522:	7c7b      	ldrb	r3, [r7, #17]
 8001524:	f003 0313 	and.w	r3, r3, #19
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <TM_MFRC522_ToCard+0x106>
		status = MI_ERR;
 800152c:	2302      	movs	r3, #2
 800152e:	75fb      	strb	r3, [r7, #23]
		return status;
 8001530:	7dfb      	ldrb	r3, [r7, #23]
 8001532:	e06a      	b.n	800160a <TM_MFRC522_ToCard+0x1dc>
	}

	if (i == 0) {
 8001534:	8a7b      	ldrh	r3, [r7, #18]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <TM_MFRC522_ToCard+0x110>
		return MI_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e065      	b.n	800160a <TM_MFRC522_ToCard+0x1dc>
	}

	if (n & 0x01 && !(n&waitIRq)) {
 800153e:	7d3b      	ldrb	r3, [r7, #20]
 8001540:	f003 0301 	and.w	r3, r3, #1
 8001544:	2b00      	cmp	r3, #0
 8001546:	d007      	beq.n	8001558 <TM_MFRC522_ToCard+0x12a>
 8001548:	7d3a      	ldrb	r2, [r7, #20]
 800154a:	7d7b      	ldrb	r3, [r7, #21]
 800154c:	4013      	ands	r3, r2
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b00      	cmp	r3, #0
 8001552:	d101      	bne.n	8001558 <TM_MFRC522_ToCard+0x12a>
		return MI_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e058      	b.n	800160a <TM_MFRC522_ToCard+0x1dc>
	}

	if (i != 0)  {
 8001558:	8a7b      	ldrh	r3, [r7, #18]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d04d      	beq.n	80015fa <TM_MFRC522_ToCard+0x1cc>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800155e:	2006      	movs	r0, #6
 8001560:	f7ff feaa 	bl	80012b8 <TM_MFRC522_ReadRegister>
 8001564:	4603      	mov	r3, r0
 8001566:	f003 031b 	and.w	r3, r3, #27
 800156a:	2b00      	cmp	r3, #0
 800156c:	d143      	bne.n	80015f6 <TM_MFRC522_ToCard+0x1c8>


			status = MI_OK;
 800156e:	2300      	movs	r3, #0
 8001570:	75fb      	strb	r3, [r7, #23]

			if (command == PCD_TRANSCEIVE) {
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	2b0c      	cmp	r3, #12
 8001576:	d140      	bne.n	80015fa <TM_MFRC522_ToCard+0x1cc>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8001578:	200a      	movs	r0, #10
 800157a:	f7ff fe9d 	bl	80012b8 <TM_MFRC522_ReadRegister>
 800157e:	4603      	mov	r3, r0
 8001580:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8001582:	200c      	movs	r0, #12
 8001584:	f7ff fe98 	bl	80012b8 <TM_MFRC522_ReadRegister>
 8001588:	4603      	mov	r3, r0
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	743b      	strb	r3, [r7, #16]

				if (n == 0) {
 8001590:	7d3b      	ldrb	r3, [r7, #20]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <TM_MFRC522_ToCard+0x16c>
					n = 1;
 8001596:	2301      	movs	r3, #1
 8001598:	753b      	strb	r3, [r7, #20]
				}

				if (lastBits) {
 800159a:	7c3b      	ldrb	r3, [r7, #16]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d00b      	beq.n	80015b8 <TM_MFRC522_ToCard+0x18a>
					*backLen = (n - 1) * 8 + lastBits;
 80015a0:	7d3b      	ldrb	r3, [r7, #20]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	7c3b      	ldrb	r3, [r7, #16]
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	4413      	add	r3, r2
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b4:	801a      	strh	r2, [r3, #0]
 80015b6:	e005      	b.n	80015c4 <TM_MFRC522_ToCard+0x196>
				} else {
					*backLen = n * 8;
 80015b8:	7d3b      	ldrb	r3, [r7, #20]
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	00db      	lsls	r3, r3, #3
 80015be:	b29a      	uxth	r2, r3
 80015c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015c2:	801a      	strh	r2, [r3, #0]
				}

				if (n > MFRC522_MAX_LEN) {
 80015c4:	7d3b      	ldrb	r3, [r7, #20]
 80015c6:	2b10      	cmp	r3, #16
 80015c8:	d901      	bls.n	80015ce <TM_MFRC522_ToCard+0x1a0>
					n = MFRC522_MAX_LEN;
 80015ca:	2310      	movs	r3, #16
 80015cc:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {
 80015ce:	2300      	movs	r3, #0
 80015d0:	827b      	strh	r3, [r7, #18]
 80015d2:	e00a      	b.n	80015ea <TM_MFRC522_ToCard+0x1bc>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);
 80015d4:	8a7b      	ldrh	r3, [r7, #18]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	18d4      	adds	r4, r2, r3
 80015da:	2009      	movs	r0, #9
 80015dc:	f7ff fe6c 	bl	80012b8 <TM_MFRC522_ReadRegister>
 80015e0:	4603      	mov	r3, r0
 80015e2:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 80015e4:	8a7b      	ldrh	r3, [r7, #18]
 80015e6:	3301      	adds	r3, #1
 80015e8:	827b      	strh	r3, [r7, #18]
 80015ea:	7d3b      	ldrb	r3, [r7, #20]
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	8a7a      	ldrh	r2, [r7, #18]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d3ef      	bcc.n	80015d4 <TM_MFRC522_ToCard+0x1a6>
 80015f4:	e001      	b.n	80015fa <TM_MFRC522_ToCard+0x1cc>
				}
			}
		} else {
			return MI_ERR;
 80015f6:	2302      	movs	r3, #2
 80015f8:	e007      	b.n	800160a <TM_MFRC522_ToCard+0x1dc>
		}
	} else {

	}

	if (errorRegValue & 0x08) {		// CollErr
 80015fa:	7c7b      	ldrb	r3, [r7, #17]
 80015fc:	f003 0308 	and.w	r3, r3, #8
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <TM_MFRC522_ToCard+0x1da>
		return MI_ERR;
 8001604:	2302      	movs	r3, #2
 8001606:	e000      	b.n	800160a <TM_MFRC522_ToCard+0x1dc>
	}

	return status;
 8001608:	7dfb      	ldrb	r3, [r7, #23]
}
 800160a:	4618      	mov	r0, r3
 800160c:	371c      	adds	r7, #28
 800160e:	46bd      	mov	sp, r7
 8001610:	bd90      	pop	{r4, r7, pc}

08001612 <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 8001612:	b580      	push	{r7, lr}
 8001614:	b086      	sub	sp, #24
 8001616:	af02      	add	r7, sp, #8
 8001618:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 800161e:	2100      	movs	r1, #0
 8001620:	200d      	movs	r0, #13
 8001622:	f7ff fe11 	bl	8001248 <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2293      	movs	r2, #147	; 0x93
 800162a:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3301      	adds	r3, #1
 8001630:	2220      	movs	r2, #32
 8001632:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001634:	f107 030a 	add.w	r3, r7, #10
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2202      	movs	r2, #2
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	200c      	movs	r0, #12
 8001642:	f7ff fef4 	bl	800142e <TM_MFRC522_ToCard>
 8001646:	4603      	mov	r3, r0
 8001648:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d118      	bne.n	8001682 <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {
 8001650:	2300      	movs	r3, #0
 8001652:	73bb      	strb	r3, [r7, #14]
 8001654:	e009      	b.n	800166a <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8001656:	7bbb      	ldrb	r3, [r7, #14]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	4413      	add	r3, r2
 800165c:	781a      	ldrb	r2, [r3, #0]
 800165e:	7b7b      	ldrb	r3, [r7, #13]
 8001660:	4053      	eors	r3, r2
 8001662:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 8001664:	7bbb      	ldrb	r3, [r7, #14]
 8001666:	3301      	adds	r3, #1
 8001668:	73bb      	strb	r3, [r7, #14]
 800166a:	7bbb      	ldrb	r3, [r7, #14]
 800166c:	2b03      	cmp	r3, #3
 800166e:	d9f2      	bls.n	8001656 <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {
 8001670:	7bbb      	ldrb	r3, [r7, #14]
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	4413      	add	r3, r2
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	7b7a      	ldrb	r2, [r7, #13]
 800167a:	429a      	cmp	r2, r3
 800167c:	d001      	beq.n	8001682 <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;
 800167e:	2302      	movs	r3, #2
 8001680:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 8001682:	7bfb      	ldrb	r3, [r7, #15]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <TM_MFRC522_CalculateCRC>:

TM_MFRC522_Status_t TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 800168c:	b590      	push	{r4, r7, lr}
 800168e:	b087      	sub	sp, #28
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	460b      	mov	r3, r1
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			//CRCIrq = 0
 800169a:	2104      	movs	r1, #4
 800169c:	2005      	movs	r0, #5
 800169e:	f7ff fe63 	bl	8001368 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 80016a2:	2180      	movs	r1, #128	; 0x80
 80016a4:	200a      	movs	r0, #10
 80016a6:	f7ff fe45 	bl	8001334 <TM_MFRC522_SetBitMask>
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 80016aa:	2100      	movs	r1, #0
 80016ac:	2001      	movs	r0, #1
 80016ae:	f7ff fdcb 	bl	8001248 <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < len; i++) {
 80016b2:	2300      	movs	r3, #0
 80016b4:	75fb      	strb	r3, [r7, #23]
 80016b6:	e00a      	b.n	80016ce <TM_MFRC522_CalculateCRC+0x42>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 80016b8:	7dfb      	ldrb	r3, [r7, #23]
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	4413      	add	r3, r2
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	2009      	movs	r0, #9
 80016c4:	f7ff fdc0 	bl	8001248 <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {
 80016c8:	7dfb      	ldrb	r3, [r7, #23]
 80016ca:	3301      	adds	r3, #1
 80016cc:	75fb      	strb	r3, [r7, #23]
 80016ce:	7dfa      	ldrb	r2, [r7, #23]
 80016d0:	7afb      	ldrb	r3, [r7, #11]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d3f0      	bcc.n	80016b8 <TM_MFRC522_CalculateCRC+0x2c>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80016d6:	2103      	movs	r1, #3
 80016d8:	2001      	movs	r0, #1
 80016da:	f7ff fdb5 	bl	8001248 <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 80016de:	23ff      	movs	r3, #255	; 0xff
 80016e0:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 80016e2:	2005      	movs	r0, #5
 80016e4:	f7ff fde8 	bl	80012b8 <TM_MFRC522_ReadRegister>
 80016e8:	4603      	mov	r3, r0
 80016ea:	75bb      	strb	r3, [r7, #22]
		i--;
 80016ec:	7dfb      	ldrb	r3, [r7, #23]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 80016f2:	7dfb      	ldrb	r3, [r7, #23]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d004      	beq.n	8001702 <TM_MFRC522_CalculateCRC+0x76>
 80016f8:	7dbb      	ldrb	r3, [r7, #22]
 80016fa:	f003 0304 	and.w	r3, r3, #4
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0ef      	beq.n	80016e2 <TM_MFRC522_CalculateCRC+0x56>

	if (i == 0) {
 8001702:	7dfb      	ldrb	r3, [r7, #23]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <TM_MFRC522_CalculateCRC+0x80>
		return MI_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e00e      	b.n	800172a <TM_MFRC522_CalculateCRC+0x9e>
	}

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 800170c:	2022      	movs	r0, #34	; 0x22
 800170e:	f7ff fdd3 	bl	80012b8 <TM_MFRC522_ReadRegister>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	1c5c      	adds	r4, r3, #1
 800171e:	2021      	movs	r0, #33	; 0x21
 8001720:	f7ff fdca 	bl	80012b8 <TM_MFRC522_ReadRegister>
 8001724:	4603      	mov	r3, r0
 8001726:	7023      	strb	r3, [r4, #0]

	return MI_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	371c      	adds	r7, #28
 800172e:	46bd      	mov	sp, r7
 8001730:	bd90      	pop	{r4, r7, pc}
	...

08001734 <TM_MFRC522_SelectTag>:

TM_MFRC522_Status_t TM_MFRC522_SelectTag(uint8_t* serNum, uint8_t* type) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	; 0x28
 8001738:	af02      	add	r7, sp, #8
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
	uint8_t i;
	TM_MFRC522_Status_t status;
//	uint8_t size;
	uint16_t recvBits;
	uint8_t buffer[9];
	uint8_t sak[3] = {0};
 800173e:	4b29      	ldr	r3, [pc, #164]	; (80017e4 <TM_MFRC522_SelectTag+0xb0>)
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	81bb      	strh	r3, [r7, #12]
 8001744:	2300      	movs	r3, #0
 8001746:	73bb      	strb	r3, [r7, #14]

	buffer[0] = PICC_SElECTTAG;
 8001748:	2393      	movs	r3, #147	; 0x93
 800174a:	743b      	strb	r3, [r7, #16]
	buffer[1] = 0x70;
 800174c:	2370      	movs	r3, #112	; 0x70
 800174e:	747b      	strb	r3, [r7, #17]
	for (i = 0; i < 4; i++) {
 8001750:	2300      	movs	r3, #0
 8001752:	77fb      	strb	r3, [r7, #31]
 8001754:	e00d      	b.n	8001772 <TM_MFRC522_SelectTag+0x3e>
		buffer[i+2] = *(serNum+i);
 8001756:	7ffb      	ldrb	r3, [r7, #31]
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	441a      	add	r2, r3
 800175c:	7ffb      	ldrb	r3, [r7, #31]
 800175e:	3302      	adds	r3, #2
 8001760:	7812      	ldrb	r2, [r2, #0]
 8001762:	f107 0120 	add.w	r1, r7, #32
 8001766:	440b      	add	r3, r1
 8001768:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < 4; i++) {
 800176c:	7ffb      	ldrb	r3, [r7, #31]
 800176e:	3301      	adds	r3, #1
 8001770:	77fb      	strb	r3, [r7, #31]
 8001772:	7ffb      	ldrb	r3, [r7, #31]
 8001774:	2b03      	cmp	r3, #3
 8001776:	d9ee      	bls.n	8001756 <TM_MFRC522_SelectTag+0x22>
	}
	buffer[6] = buffer[2] ^ buffer[3] ^ buffer[4] ^ buffer[5]; // Calculate BCC - Block Check Character
 8001778:	7cba      	ldrb	r2, [r7, #18]
 800177a:	7cfb      	ldrb	r3, [r7, #19]
 800177c:	4053      	eors	r3, r2
 800177e:	b2da      	uxtb	r2, r3
 8001780:	7d3b      	ldrb	r3, [r7, #20]
 8001782:	4053      	eors	r3, r2
 8001784:	b2da      	uxtb	r2, r3
 8001786:	7d7b      	ldrb	r3, [r7, #21]
 8001788:	4053      	eors	r3, r2
 800178a:	b2db      	uxtb	r3, r3
 800178c:	75bb      	strb	r3, [r7, #22]
	status = TM_MFRC522_CalculateCRC(buffer, 7, &buffer[7]);		//??
 800178e:	f107 0310 	add.w	r3, r7, #16
 8001792:	1dda      	adds	r2, r3, #7
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2107      	movs	r1, #7
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ff76 	bl	800168c <TM_MFRC522_CalculateCRC>
 80017a0:	4603      	mov	r3, r0
 80017a2:	77bb      	strb	r3, [r7, #30]

	if (status != MI_OK) {
 80017a4:	7fbb      	ldrb	r3, [r7, #30]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <TM_MFRC522_SelectTag+0x7a>
		return status;
 80017aa:	7fbb      	ldrb	r3, [r7, #30]
 80017ac:	e016      	b.n	80017dc <TM_MFRC522_SelectTag+0xa8>
	}

	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, buffer, 9, sak, &recvBits);
 80017ae:	f107 020c 	add.w	r2, r7, #12
 80017b2:	f107 0110 	add.w	r1, r7, #16
 80017b6:	f107 031c 	add.w	r3, r7, #28
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	4613      	mov	r3, r2
 80017be:	2209      	movs	r2, #9
 80017c0:	200c      	movs	r0, #12
 80017c2:	f7ff fe34 	bl	800142e <TM_MFRC522_ToCard>
 80017c6:	4603      	mov	r3, r0
 80017c8:	77bb      	strb	r3, [r7, #30]
//		size = buffer[0];
//	} else {
//		size = 0;
//	}

	if (recvBits != 24) { // SAK must be exactly 24 bits (1 byte + CRC_A).
 80017ca:	8bbb      	ldrh	r3, [r7, #28]
 80017cc:	2b18      	cmp	r3, #24
 80017ce:	d001      	beq.n	80017d4 <TM_MFRC522_SelectTag+0xa0>
		return MI_ERR;
 80017d0:	2302      	movs	r3, #2
 80017d2:	e003      	b.n	80017dc <TM_MFRC522_SelectTag+0xa8>
	}

	*type = sak[0];
 80017d4:	7b3a      	ldrb	r2, [r7, #12]
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	701a      	strb	r2, [r3, #0]

	return status;
 80017da:	7fbb      	ldrb	r3, [r7, #30]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3720      	adds	r7, #32
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	0800af10 	.word	0x0800af10

080017e8 <TM_MFRC522_Halt>:

void TM_MFRC522_Halt(void) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 80017ee:	2350      	movs	r3, #80	; 0x50
 80017f0:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 80017f2:	2300      	movs	r3, #0
 80017f4:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 80017f6:	463b      	mov	r3, r7
 80017f8:	1c9a      	adds	r2, r3, #2
 80017fa:	463b      	mov	r3, r7
 80017fc:	2102      	movs	r1, #2
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff ff44 	bl	800168c <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8001804:	463a      	mov	r2, r7
 8001806:	4639      	mov	r1, r7
 8001808:	1dbb      	adds	r3, r7, #6
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	4613      	mov	r3, r2
 800180e:	2204      	movs	r2, #4
 8001810:	200c      	movs	r0, #12
 8001812:	f7ff fe0c 	bl	800142e <TM_MFRC522_ToCard>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <TM_MFRC522_CS_Write>:

void TM_MFRC522_CS_Write(uint8_t val) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SPIx_CS_GPIO_PORT, SPIx_CS_PIN, val);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	461a      	mov	r2, r3
 800182e:	2102      	movs	r1, #2
 8001830:	4803      	ldr	r0, [pc, #12]	; (8001840 <TM_MFRC522_CS_Write+0x20>)
 8001832:	f002 fca7 	bl	8004184 <HAL_GPIO_WritePin>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40021400 	.word	0x40021400

08001844 <bin_to_strhex>:

void bin_to_strhex(unsigned char *bin, unsigned int binsz, char **result)
{
 8001844:	b5b0      	push	{r4, r5, r7, lr}
 8001846:	b08a      	sub	sp, #40	; 0x28
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  char          hex_str[]= "0123456789abcdef";
 8001850:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <bin_to_strhex+0xc4>)
 8001852:	f107 0410 	add.w	r4, r7, #16
 8001856:	461d      	mov	r5, r3
 8001858:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800185a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800185c:	682b      	ldr	r3, [r5, #0]
 800185e:	7023      	strb	r3, [r4, #0]
  unsigned int  i;

  *result = (char *)malloc(binsz * 2 + 3);
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	3303      	adds	r3, #3
 8001866:	4618      	mov	r0, r3
 8001868:	f006 fefa 	bl	8008660 <malloc>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	601a      	str	r2, [r3, #0]
  (*result)[binsz * 2 + 2] = 0;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	3301      	adds	r3, #1
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	4413      	add	r3, r2
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]

  if (!binsz)
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d039      	beq.n	80018fe <bin_to_strhex+0xba>
    return;

  (*result)[0] = '0';
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2230      	movs	r2, #48	; 0x30
 8001890:	701a      	strb	r2, [r3, #0]
  (*result)[1] = 'x';
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	3301      	adds	r3, #1
 8001898:	2278      	movs	r2, #120	; 0x78
 800189a:	701a      	strb	r2, [r3, #0]

  for (i = 0; i < binsz; i++)
 800189c:	2300      	movs	r3, #0
 800189e:	627b      	str	r3, [r7, #36]	; 0x24
 80018a0:	e028      	b.n	80018f4 <bin_to_strhex+0xb0>
    {
      (*result)[i * 2 + 2] = hex_str[(bin[i] >> 4) & 0x0F];
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	091b      	lsrs	r3, r3, #4
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f003 020f 	and.w	r2, r3, #15
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6819      	ldr	r1, [r3, #0]
 80018b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b8:	3301      	adds	r3, #1
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	440b      	add	r3, r1
 80018be:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80018c2:	440a      	add	r2, r1
 80018c4:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80018c8:	701a      	strb	r2, [r3, #0]
      (*result)[i * 2 + 3] = hex_str[(bin[i]     ) & 0x0F];
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ce:	4413      	add	r3, r2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	f003 020f 	and.w	r2, r3, #15
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6819      	ldr	r1, [r3, #0]
 80018da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	3303      	adds	r3, #3
 80018e0:	440b      	add	r3, r1
 80018e2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80018e6:	440a      	add	r2, r1
 80018e8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80018ec:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < binsz; i++)
 80018ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f0:	3301      	adds	r3, #1
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24
 80018f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d3d2      	bcc.n	80018a2 <bin_to_strhex+0x5e>
 80018fc:	e000      	b.n	8001900 <bin_to_strhex+0xbc>
    return;
 80018fe:	bf00      	nop
    }  
}
 8001900:	3728      	adds	r7, #40	; 0x28
 8001902:	46bd      	mov	sp, r7
 8001904:	bdb0      	pop	{r4, r5, r7, pc}
 8001906:	bf00      	nop
 8001908:	0800af14 	.word	0x0800af14

0800190c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001910:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <MX_SPI3_Init+0x74>)
 8001912:	4a1c      	ldr	r2, [pc, #112]	; (8001984 <MX_SPI3_Init+0x78>)
 8001914:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001916:	4b1a      	ldr	r3, [pc, #104]	; (8001980 <MX_SPI3_Init+0x74>)
 8001918:	f44f 7282 	mov.w	r2, #260	; 0x104
 800191c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800191e:	4b18      	ldr	r3, [pc, #96]	; (8001980 <MX_SPI3_Init+0x74>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001924:	4b16      	ldr	r3, [pc, #88]	; (8001980 <MX_SPI3_Init+0x74>)
 8001926:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800192a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800192c:	4b14      	ldr	r3, [pc, #80]	; (8001980 <MX_SPI3_Init+0x74>)
 800192e:	2200      	movs	r2, #0
 8001930:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <MX_SPI3_Init+0x74>)
 8001934:	2200      	movs	r2, #0
 8001936:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <MX_SPI3_Init+0x74>)
 800193a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800193e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001940:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <MX_SPI3_Init+0x74>)
 8001942:	2218      	movs	r2, #24
 8001944:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001946:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <MX_SPI3_Init+0x74>)
 8001948:	2200      	movs	r2, #0
 800194a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <MX_SPI3_Init+0x74>)
 800194e:	2200      	movs	r2, #0
 8001950:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <MX_SPI3_Init+0x74>)
 8001954:	2200      	movs	r2, #0
 8001956:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001958:	4b09      	ldr	r3, [pc, #36]	; (8001980 <MX_SPI3_Init+0x74>)
 800195a:	2207      	movs	r2, #7
 800195c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800195e:	4b08      	ldr	r3, [pc, #32]	; (8001980 <MX_SPI3_Init+0x74>)
 8001960:	2200      	movs	r2, #0
 8001962:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001964:	4b06      	ldr	r3, [pc, #24]	; (8001980 <MX_SPI3_Init+0x74>)
 8001966:	2200      	movs	r2, #0
 8001968:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800196a:	4805      	ldr	r0, [pc, #20]	; (8001980 <MX_SPI3_Init+0x74>)
 800196c:	f003 fd3a 	bl	80053e4 <HAL_SPI_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001976:	f7ff fa5b 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200003d8 	.word	0x200003d8
 8001984:	40003c00 	.word	0x40003c00

08001988 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a1b      	ldr	r2, [pc, #108]	; (8001a14 <HAL_SPI_MspInit+0x8c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d130      	bne.n	8001a0c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019aa:	4b1b      	ldr	r3, [pc, #108]	; (8001a18 <HAL_SPI_MspInit+0x90>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	4a1a      	ldr	r2, [pc, #104]	; (8001a18 <HAL_SPI_MspInit+0x90>)
 80019b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019b4:	6413      	str	r3, [r2, #64]	; 0x40
 80019b6:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <HAL_SPI_MspInit+0x90>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_SPI_MspInit+0x90>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <HAL_SPI_MspInit+0x90>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_SPI_MspInit+0x90>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80019da:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80019de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e8:	2303      	movs	r3, #3
 80019ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019ec:	2306      	movs	r3, #6
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4619      	mov	r1, r3
 80019f6:	4809      	ldr	r0, [pc, #36]	; (8001a1c <HAL_SPI_MspInit+0x94>)
 80019f8:	f002 fa18 	bl	8003e2c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2100      	movs	r1, #0
 8001a00:	2033      	movs	r0, #51	; 0x33
 8001a02:	f001 fdd2 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001a06:	2033      	movs	r0, #51	; 0x33
 8001a08:	f001 fdeb 	bl	80035e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	3728      	adds	r7, #40	; 0x28
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40003c00 	.word	0x40003c00
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40020800 	.word	0x40020800

08001a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a26:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <HAL_MspInit+0x44>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	4a0e      	ldr	r2, [pc, #56]	; (8001a64 <HAL_MspInit+0x44>)
 8001a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a30:	6413      	str	r3, [r2, #64]	; 0x40
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <HAL_MspInit+0x44>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_MspInit+0x44>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a42:	4a08      	ldr	r2, [pc, #32]	; (8001a64 <HAL_MspInit+0x44>)
 8001a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a48:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4a:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <HAL_MspInit+0x44>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a52:	603b      	str	r3, [r7, #0]
 8001a54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	40023800 	.word	0x40023800

08001a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a6c:	e7fe      	b.n	8001a6c <NMI_Handler+0x4>

08001a6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a72:	e7fe      	b.n	8001a72 <HardFault_Handler+0x4>

08001a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <MemManage_Handler+0x4>

08001a7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7e:	e7fe      	b.n	8001a7e <BusFault_Handler+0x4>

08001a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a84:	e7fe      	b.n	8001a84 <UsageFault_Handler+0x4>

08001a86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab4:	f000 fd7c 	bl	80025b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}

08001abc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ac0:	4803      	ldr	r0, [pc, #12]	; (8001ad0 <ADC_IRQHandler+0x14>)
 8001ac2:	f000 ff13 	bl	80028ec <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8001ac6:	4803      	ldr	r0, [pc, #12]	; (8001ad4 <ADC_IRQHandler+0x18>)
 8001ac8:	f000 ff10 	bl	80028ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	200002d0 	.word	0x200002d0
 8001ad4:	20000318 	.word	0x20000318

08001ad8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <TIM4_IRQHandler+0x10>)
 8001ade:	f004 fef7 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200004a0 	.word	0x200004a0

08001aec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001af0:	4802      	ldr	r0, [pc, #8]	; (8001afc <USART1_IRQHandler+0x10>)
 8001af2:	f005 ff39 	bl	8007968 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000754 	.word	0x20000754

08001b00 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b04:	4802      	ldr	r0, [pc, #8]	; (8001b10 <USART3_IRQHandler+0x10>)
 8001b06:	f005 ff2f 	bl	8007968 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200005d0 	.word	0x200005d0

08001b14 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001b18:	4802      	ldr	r0, [pc, #8]	; (8001b24 <SPI3_IRQHandler+0x10>)
 8001b1a:	f004 f88f 	bl	8005c3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200003d8 	.word	0x200003d8

08001b28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b2c:	4802      	ldr	r0, [pc, #8]	; (8001b38 <TIM6_DAC_IRQHandler+0x10>)
 8001b2e:	f004 fecf 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000538 	.word	0x20000538

08001b3c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <TIM7_IRQHandler+0x10>)
 8001b42:	f004 fec5 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000584 	.word	0x20000584

08001b50 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b54:	4802      	ldr	r0, [pc, #8]	; (8001b60 <DMA2_Stream0_IRQHandler+0x10>)
 8001b56:	f001 feff 	bl	8003958 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000360 	.word	0x20000360

08001b64 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <DMA2_Stream1_IRQHandler+0x10>)
 8001b6a:	f001 fef5 	bl	8003958 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000270 	.word	0x20000270

08001b78 <obs_detector_init>:

/******************************************************************************
Obstacle Detector
******************************************************************************/
void obs_detector_init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
	// start Obstacle detector timer
	HAL_TIM_Base_Start(&OBS_DETECTOR_TIM);
 8001b7c:	4803      	ldr	r0, [pc, #12]	; (8001b8c <obs_detector_init+0x14>)
 8001b7e:	f004 fb35 	bl	80061ec <HAL_TIM_Base_Start>
	// start Obstacle detector ADC
	HAL_ADC_Start_IT(&OBS_DETECTOR_ADC);
 8001b82:	4803      	ldr	r0, [pc, #12]	; (8001b90 <obs_detector_init+0x18>)
 8001b84:	f000 fd9c 	bl	80026c0 <HAL_ADC_Start_IT>
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	200004ec 	.word	0x200004ec
 8001b90:	20000318 	.word	0x20000318

08001b94 <obs_detector_deInit>:

void obs_detector_deInit(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	// start Obstacle detector timer
	HAL_TIM_Base_Stop(&OBS_DETECTOR_TIM);
 8001b98:	4803      	ldr	r0, [pc, #12]	; (8001ba8 <obs_detector_deInit+0x14>)
 8001b9a:	f004 fb97 	bl	80062cc <HAL_TIM_Base_Stop>
	// start Obstacle detector ADC
	HAL_ADC_Stop_IT(&OBS_DETECTOR_ADC);
 8001b9e:	4803      	ldr	r0, [pc, #12]	; (8001bac <obs_detector_deInit+0x18>)
 8001ba0:	f000 fe66 	bl	8002870 <HAL_ADC_Stop_IT>
}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	200004ec 	.word	0x200004ec
 8001bac:	20000318 	.word	0x20000318

08001bb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
	return 1;
 8001bb4:	2301      	movs	r3, #1
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <_kill>:

int _kill(int pid, int sig)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bca:	f006 fd1f 	bl	800860c <__errno>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2216      	movs	r2, #22
 8001bd2:	601a      	str	r2, [r3, #0]
	return -1;
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <_exit>:

void _exit (int status)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001be8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff ffe7 	bl	8001bc0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bf2:	e7fe      	b.n	8001bf2 <_exit+0x12>

08001bf4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
 8001c04:	e00a      	b.n	8001c1c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c06:	f3af 8000 	nop.w
 8001c0a:	4601      	mov	r1, r0
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	60ba      	str	r2, [r7, #8]
 8001c12:	b2ca      	uxtb	r2, r1
 8001c14:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	dbf0      	blt.n	8001c06 <_read+0x12>
	}

return len;
 8001c24:	687b      	ldr	r3, [r7, #4]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b086      	sub	sp, #24
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	60f8      	str	r0, [r7, #12]
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	e009      	b.n	8001c54 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	1c5a      	adds	r2, r3, #1
 8001c44:	60ba      	str	r2, [r7, #8]
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	3301      	adds	r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	dbf1      	blt.n	8001c40 <_write+0x12>
	}
	return len;
 8001c5c:	687b      	ldr	r3, [r7, #4]
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3718      	adds	r7, #24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <_close>:

int _close(int file)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
	return -1;
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c8e:	605a      	str	r2, [r3, #4]
	return 0;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <_isatty>:

int _isatty(int file)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
	return 1;
 8001ca6:	2301      	movs	r3, #1
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
	return 0;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd8:	4a14      	ldr	r2, [pc, #80]	; (8001d2c <_sbrk+0x5c>)
 8001cda:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <_sbrk+0x60>)
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce4:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <_sbrk+0x64>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d102      	bne.n	8001cf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cec:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <_sbrk+0x64>)
 8001cee:	4a12      	ldr	r2, [pc, #72]	; (8001d38 <_sbrk+0x68>)
 8001cf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf2:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <_sbrk+0x64>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d207      	bcs.n	8001d10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d00:	f006 fc84 	bl	800860c <__errno>
 8001d04:	4603      	mov	r3, r0
 8001d06:	220c      	movs	r2, #12
 8001d08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0e:	e009      	b.n	8001d24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d10:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <_sbrk+0x64>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d16:	4b07      	ldr	r3, [pc, #28]	; (8001d34 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	4a05      	ldr	r2, [pc, #20]	; (8001d34 <_sbrk+0x64>)
 8001d20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d22:	68fb      	ldr	r3, [r7, #12]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20080000 	.word	0x20080000
 8001d30:	00000400 	.word	0x00000400
 8001d34:	20000254 	.word	0x20000254
 8001d38:	20000800 	.word	0x20000800

08001d3c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <SystemInit+0x20>)
 8001d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d46:	4a05      	ldr	r2, [pc, #20]	; (8001d5c <SystemInit+0x20>)
 8001d48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <test_rfid>:

/******************************************************************************
Test RFID module
******************************************************************************/
void test_rfid(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
	uint8_t status;

	// follow line
	lfollower_start();
 8001d66:	f7fe ff19 	bl	8000b9c <lfollower_start>
	// detect cross
//	while (!cross_found_flag)
//		;

	// stop following line
	lfollower_stop();
 8001d6a:	f7fe ff2b 	bl	8000bc4 <lfollower_stop>

	// moves forward until read the rfid card
	move_forward(0.7);
 8001d6e:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8001d9c <test_rfid+0x3c>
 8001d72:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8001d9c <test_rfid+0x3c>
 8001d76:	f7ff f8df 	bl	8000f38 <move_control>

	while (status != MI_OK)
 8001d7a:	e006      	b.n	8001d8a <test_rfid+0x2a>
	{
		status = read_RFID(rfid_test);
 8001d7c:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <test_rfid+0x40>)
 8001d7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001d82:	f7ff fa12 	bl	80011aa <read_RFID>
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
	while (status != MI_OK)
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1f5      	bne.n	8001d7c <test_rfid+0x1c>
	}

	// stop movement
	move_stop();
 8001d90:	f7ff f8be 	bl	8000f10 <move_stop>
}
 8001d94:	bf00      	nop
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	3f333333 	.word	0x3f333333
 8001da0:	20000258 	.word	0x20000258

08001da4 <test_modules>:

/******************************************************************************
Test modules functions
******************************************************************************/
void test_modules(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
	//test_lfollower_rotate(MOVE_RIGHT);
	//test_print_qtr();

	//lfollower_start();

	test_rfid();
 8001da8:	f7ff ffda 	bl	8001d60 <test_rfid>
}
 8001dac:	bf00      	nop
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08e      	sub	sp, #56	; 0x38
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc4:	f107 031c 	add.w	r3, r7, #28
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dd0:	463b      	mov	r3, r7
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]
 8001dda:	60da      	str	r2, [r3, #12]
 8001ddc:	611a      	str	r2, [r3, #16]
 8001dde:	615a      	str	r2, [r3, #20]
 8001de0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001de2:	4b2d      	ldr	r3, [pc, #180]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001de4:	4a2d      	ldr	r2, [pc, #180]	; (8001e9c <MX_TIM3_Init+0xec>)
 8001de6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 864-1;
 8001de8:	4b2b      	ldr	r3, [pc, #172]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001dea:	f240 325f 	movw	r2, #863	; 0x35f
 8001dee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df0:	4b29      	ldr	r3, [pc, #164]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 62500-1;
 8001df6:	4b28      	ldr	r3, [pc, #160]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001df8:	f24f 4223 	movw	r2, #62499	; 0xf423
 8001dfc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dfe:	4b26      	ldr	r3, [pc, #152]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e04:	4b24      	ldr	r3, [pc, #144]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e06:	2280      	movs	r2, #128	; 0x80
 8001e08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e0a:	4823      	ldr	r0, [pc, #140]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e0c:	f004 f996 	bl	800613c <HAL_TIM_Base_Init>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001e16:	f7ff f80b 	bl	8000e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e20:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e24:	4619      	mov	r1, r3
 8001e26:	481c      	ldr	r0, [pc, #112]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e28:	f004 fff8 	bl	8006e1c <HAL_TIM_ConfigClockSource>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001e32:	f7fe fffd 	bl	8000e30 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001e36:	4818      	ldr	r0, [pc, #96]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e38:	f004 fb17 	bl	800646a <HAL_TIM_OC_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001e42:	f7fe fff5 	bl	8000e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e4e:	f107 031c 	add.w	r3, r7, #28
 8001e52:	4619      	mov	r1, r3
 8001e54:	4810      	ldr	r0, [pc, #64]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e56:	f005 fc8d 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001e60:	f7fe ffe6 	bl	8000e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001e64:	2330      	movs	r3, #48	; 0x30
 8001e66:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e74:	463b      	mov	r3, r7
 8001e76:	220c      	movs	r2, #12
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4807      	ldr	r0, [pc, #28]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e7c:	f004 fe48 	bl	8006b10 <HAL_TIM_OC_ConfigChannel>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001e86:	f7fe ffd3 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e8a:	4803      	ldr	r0, [pc, #12]	; (8001e98 <MX_TIM3_Init+0xe8>)
 8001e8c:	f000 f956 	bl	800213c <HAL_TIM_MspPostInit>

}
 8001e90:	bf00      	nop
 8001e92:	3738      	adds	r7, #56	; 0x38
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	200004ec 	.word	0x200004ec
 8001e9c:	40000400 	.word	0x40000400

08001ea0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	; 0x28
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea6:	f107 031c 	add.w	r3, r7, #28
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb2:	463b      	mov	r3, r7
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
 8001ec0:	615a      	str	r2, [r3, #20]
 8001ec2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ec4:	4b26      	ldr	r3, [pc, #152]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001ec6:	4a27      	ldr	r2, [pc, #156]	; (8001f64 <MX_TIM4_Init+0xc4>)
 8001ec8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108-1;
 8001eca:	4b25      	ldr	r3, [pc, #148]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001ecc:	226b      	movs	r2, #107	; 0x6b
 8001ece:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed0:	4b23      	ldr	r3, [pc, #140]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-0;
 8001ed6:	4b22      	ldr	r3, [pc, #136]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001ed8:	2264      	movs	r2, #100	; 0x64
 8001eda:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001edc:	4b20      	ldr	r3, [pc, #128]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ee2:	4b1f      	ldr	r3, [pc, #124]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001ee4:	2280      	movs	r2, #128	; 0x80
 8001ee6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ee8:	481d      	ldr	r0, [pc, #116]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001eea:	f004 fb1f 	bl	800652c <HAL_TIM_PWM_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001ef4:	f7fe ff9c 	bl	8000e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f00:	f107 031c 	add.w	r3, r7, #28
 8001f04:	4619      	mov	r1, r3
 8001f06:	4816      	ldr	r0, [pc, #88]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001f08:	f005 fc34 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001f12:	f7fe ff8d 	bl	8000e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f16:	2360      	movs	r3, #96	; 0x60
 8001f18:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f26:	463b      	mov	r3, r7
 8001f28:	2208      	movs	r2, #8
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	480c      	ldr	r0, [pc, #48]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001f2e:	f004 fe65 	bl	8006bfc <HAL_TIM_PWM_ConfigChannel>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001f38:	f7fe ff7a 	bl	8000e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f3c:	463b      	mov	r3, r7
 8001f3e:	220c      	movs	r2, #12
 8001f40:	4619      	mov	r1, r3
 8001f42:	4807      	ldr	r0, [pc, #28]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001f44:	f004 fe5a 	bl	8006bfc <HAL_TIM_PWM_ConfigChannel>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001f4e:	f7fe ff6f 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f52:	4803      	ldr	r0, [pc, #12]	; (8001f60 <MX_TIM4_Init+0xc0>)
 8001f54:	f000 f8f2 	bl	800213c <HAL_TIM_MspPostInit>

}
 8001f58:	bf00      	nop
 8001f5a:	3728      	adds	r7, #40	; 0x28
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	200004a0 	.word	0x200004a0
 8001f64:	40000800 	.word	0x40000800

08001f68 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f6e:	1d3b      	adds	r3, r7, #4
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001f78:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <MX_TIM6_Init+0x64>)
 8001f7a:	4a15      	ldr	r2, [pc, #84]	; (8001fd0 <MX_TIM6_Init+0x68>)
 8001f7c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10800-1;
 8001f7e:	4b13      	ldr	r3, [pc, #76]	; (8001fcc <MX_TIM6_Init+0x64>)
 8001f80:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8001f84:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f86:	4b11      	ldr	r3, [pc, #68]	; (8001fcc <MX_TIM6_Init+0x64>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8001f8c:	4b0f      	ldr	r3, [pc, #60]	; (8001fcc <MX_TIM6_Init+0x64>)
 8001f8e:	2263      	movs	r2, #99	; 0x63
 8001f90:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f92:	4b0e      	ldr	r3, [pc, #56]	; (8001fcc <MX_TIM6_Init+0x64>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f98:	480c      	ldr	r0, [pc, #48]	; (8001fcc <MX_TIM6_Init+0x64>)
 8001f9a:	f004 f8cf 	bl	800613c <HAL_TIM_Base_Init>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001fa4:	f7fe ff44 	bl	8000e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001fa8:	2320      	movs	r3, #32
 8001faa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4805      	ldr	r0, [pc, #20]	; (8001fcc <MX_TIM6_Init+0x64>)
 8001fb6:	f005 fbdd 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001fc0:	f7fe ff36 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20000538 	.word	0x20000538
 8001fd0:	40001000 	.word	0x40001000

08001fd4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fda:	1d3b      	adds	r3, r7, #4
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001fe4:	4b15      	ldr	r3, [pc, #84]	; (800203c <MX_TIM7_Init+0x68>)
 8001fe6:	4a16      	ldr	r2, [pc, #88]	; (8002040 <MX_TIM7_Init+0x6c>)
 8001fe8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <MX_TIM7_Init+0x68>)
 8001fec:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8001ff0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff2:	4b12      	ldr	r3, [pc, #72]	; (800203c <MX_TIM7_Init+0x68>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 20000-1;
 8001ff8:	4b10      	ldr	r3, [pc, #64]	; (800203c <MX_TIM7_Init+0x68>)
 8001ffa:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001ffe:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002000:	4b0e      	ldr	r3, [pc, #56]	; (800203c <MX_TIM7_Init+0x68>)
 8002002:	2200      	movs	r2, #0
 8002004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002006:	480d      	ldr	r0, [pc, #52]	; (800203c <MX_TIM7_Init+0x68>)
 8002008:	f004 f898 	bl	800613c <HAL_TIM_Base_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002012:	f7fe ff0d 	bl	8000e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002016:	2320      	movs	r3, #32
 8002018:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	4619      	mov	r1, r3
 8002022:	4806      	ldr	r0, [pc, #24]	; (800203c <MX_TIM7_Init+0x68>)
 8002024:	f005 fba6 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800202e:	f7fe feff 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000584 	.word	0x20000584
 8002040:	40001400 	.word	0x40001400

08002044 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a23      	ldr	r2, [pc, #140]	; (80020e0 <HAL_TIM_Base_MspInit+0x9c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d10c      	bne.n	8002070 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002056:	4b23      	ldr	r3, [pc, #140]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	4a22      	ldr	r2, [pc, #136]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 800205c:	f043 0302 	orr.w	r3, r3, #2
 8002060:	6413      	str	r3, [r2, #64]	; 0x40
 8002062:	4b20      	ldr	r3, [pc, #128]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800206e:	e032      	b.n	80020d6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <HAL_TIM_Base_MspInit+0xa4>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d114      	bne.n	80020a4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800207a:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	4a19      	ldr	r2, [pc, #100]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 8002080:	f043 0310 	orr.w	r3, r3, #16
 8002084:	6413      	str	r3, [r2, #64]	; 0x40
 8002086:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	2036      	movs	r0, #54	; 0x36
 8002098:	f001 fa87 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800209c:	2036      	movs	r0, #54	; 0x36
 800209e:	f001 faa0 	bl	80035e2 <HAL_NVIC_EnableIRQ>
}
 80020a2:	e018      	b.n	80020d6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a10      	ldr	r2, [pc, #64]	; (80020ec <HAL_TIM_Base_MspInit+0xa8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d113      	bne.n	80020d6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80020ae:	4b0d      	ldr	r3, [pc, #52]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	4a0c      	ldr	r2, [pc, #48]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 80020b4:	f043 0320 	orr.w	r3, r3, #32
 80020b8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ba:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <HAL_TIM_Base_MspInit+0xa0>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	f003 0320 	and.w	r3, r3, #32
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80020c6:	2200      	movs	r2, #0
 80020c8:	2100      	movs	r1, #0
 80020ca:	2037      	movs	r0, #55	; 0x37
 80020cc:	f001 fa6d 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80020d0:	2037      	movs	r0, #55	; 0x37
 80020d2:	f001 fa86 	bl	80035e2 <HAL_NVIC_EnableIRQ>
}
 80020d6:	bf00      	nop
 80020d8:	3718      	adds	r7, #24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40000400 	.word	0x40000400
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40001000 	.word	0x40001000
 80020ec:	40001400 	.word	0x40001400

080020f0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a0d      	ldr	r2, [pc, #52]	; (8002134 <HAL_TIM_PWM_MspInit+0x44>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d113      	bne.n	800212a <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002102:	4b0d      	ldr	r3, [pc, #52]	; (8002138 <HAL_TIM_PWM_MspInit+0x48>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	4a0c      	ldr	r2, [pc, #48]	; (8002138 <HAL_TIM_PWM_MspInit+0x48>)
 8002108:	f043 0304 	orr.w	r3, r3, #4
 800210c:	6413      	str	r3, [r2, #64]	; 0x40
 800210e:	4b0a      	ldr	r3, [pc, #40]	; (8002138 <HAL_TIM_PWM_MspInit+0x48>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2100      	movs	r1, #0
 800211e:	201e      	movs	r0, #30
 8002120:	f001 fa43 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002124:	201e      	movs	r0, #30
 8002126:	f001 fa5c 	bl	80035e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800212a:	bf00      	nop
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40000800 	.word	0x40000800
 8002138:	40023800 	.word	0x40023800

0800213c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08a      	sub	sp, #40	; 0x28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a31      	ldr	r2, [pc, #196]	; (8002220 <HAL_TIM_MspPostInit+0xe4>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d11c      	bne.n	8002198 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800215e:	4b31      	ldr	r3, [pc, #196]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a30      	ldr	r2, [pc, #192]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 8002164:	f043 0302 	orr.w	r3, r3, #2
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b2e      	ldr	r3, [pc, #184]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002176:	2302      	movs	r3, #2
 8002178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217a:	2302      	movs	r3, #2
 800217c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002186:	2302      	movs	r3, #2
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218a:	f107 0314 	add.w	r3, r7, #20
 800218e:	4619      	mov	r1, r3
 8002190:	4825      	ldr	r0, [pc, #148]	; (8002228 <HAL_TIM_MspPostInit+0xec>)
 8002192:	f001 fe4b 	bl	8003e2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002196:	e03e      	b.n	8002216 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM4)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a23      	ldr	r2, [pc, #140]	; (800222c <HAL_TIM_MspPostInit+0xf0>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d139      	bne.n	8002216 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021a2:	4b20      	ldr	r3, [pc, #128]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	4a1f      	ldr	r2, [pc, #124]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 80021a8:	f043 0308 	orr.w	r3, r3, #8
 80021ac:	6313      	str	r3, [r2, #48]	; 0x30
 80021ae:	4b1d      	ldr	r3, [pc, #116]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	f003 0308 	and.w	r3, r3, #8
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ba:	4b1a      	ldr	r3, [pc, #104]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a19      	ldr	r2, [pc, #100]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 80021c0:	f043 0302 	orr.w	r3, r3, #2
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b17      	ldr	r3, [pc, #92]	; (8002224 <HAL_TIM_MspPostInit+0xe8>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_LEFT_Pin;
 80021d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	2300      	movs	r3, #0
 80021e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80021e4:	2302      	movs	r3, #2
 80021e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_LEFT_GPIO_Port, &GPIO_InitStruct);
 80021e8:	f107 0314 	add.w	r3, r7, #20
 80021ec:	4619      	mov	r1, r3
 80021ee:	4810      	ldr	r0, [pc, #64]	; (8002230 <HAL_TIM_MspPostInit+0xf4>)
 80021f0:	f001 fe1c 	bl	8003e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_RIGHT_Pin;
 80021f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fa:	2302      	movs	r3, #2
 80021fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2300      	movs	r3, #0
 8002204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002206:	2302      	movs	r3, #2
 8002208:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_RIGHT_GPIO_Port, &GPIO_InitStruct);
 800220a:	f107 0314 	add.w	r3, r7, #20
 800220e:	4619      	mov	r1, r3
 8002210:	4805      	ldr	r0, [pc, #20]	; (8002228 <HAL_TIM_MspPostInit+0xec>)
 8002212:	f001 fe0b 	bl	8003e2c <HAL_GPIO_Init>
}
 8002216:	bf00      	nop
 8002218:	3728      	adds	r7, #40	; 0x28
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40000400 	.word	0x40000400
 8002224:	40023800 	.word	0x40023800
 8002228:	40020400 	.word	0x40020400
 800222c:	40000800 	.word	0x40000800
 8002230:	40020c00 	.word	0x40020c00

08002234 <set_pwm>:
  }
}

/* USER CODE BEGIN 1 */
void set_pwm(TIM_HandleTypeDef *htim, uint16_t channel, uint16_t dc)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	807b      	strh	r3, [r7, #2]
 8002240:	4613      	mov	r3, r2
 8002242:	803b      	strh	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002244:	887b      	ldrh	r3, [r7, #2]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d104      	bne.n	8002254 <set_pwm+0x20>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	883a      	ldrh	r2, [r7, #0]
 8002250:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002252:	e023      	b.n	800229c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002254:	887b      	ldrh	r3, [r7, #2]
 8002256:	2b04      	cmp	r3, #4
 8002258:	d104      	bne.n	8002264 <set_pwm+0x30>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	883b      	ldrh	r3, [r7, #0]
 8002260:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002262:	e01b      	b.n	800229c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002264:	887b      	ldrh	r3, [r7, #2]
 8002266:	2b08      	cmp	r3, #8
 8002268:	d104      	bne.n	8002274 <set_pwm+0x40>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	883b      	ldrh	r3, [r7, #0]
 8002270:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002272:	e013      	b.n	800229c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002274:	887b      	ldrh	r3, [r7, #2]
 8002276:	2b0c      	cmp	r3, #12
 8002278:	d104      	bne.n	8002284 <set_pwm+0x50>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	883b      	ldrh	r3, [r7, #0]
 8002280:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002282:	e00b      	b.n	800229c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002284:	887b      	ldrh	r3, [r7, #2]
 8002286:	2b10      	cmp	r3, #16
 8002288:	d104      	bne.n	8002294 <set_pwm+0x60>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	883b      	ldrh	r3, [r7, #0]
 8002290:	6593      	str	r3, [r2, #88]	; 0x58
}
 8002292:	e003      	b.n	800229c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	883b      	ldrh	r3, [r7, #0]
 800229a:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <HAL_TIM_PeriodElapsedCallback>:
	// stop Rotate_Timeout
	HAL_TIM_Base_Stop_IT(&TIM_TIMEOUTS);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a0c      	ldr	r2, [pc, #48]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d102      	bne.n	80022be <HAL_TIM_PeriodElapsedCallback+0x16>
	{// enters every 10ms

		// line follower PID
		lfollower_pid();
 80022b8:	f7fe fc9a 	bl	8000bf0 <lfollower_pid>
		// count 2sec cycle
		num_timeout_2sec++;
		// toggle LED GREEN
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
	}
}
 80022bc:	e00d      	b.n	80022da <HAL_TIM_PeriodElapsedCallback+0x32>
	else if(htim == &TIM_TIMEOUTS)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a09      	ldr	r2, [pc, #36]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d109      	bne.n	80022da <HAL_TIM_PeriodElapsedCallback+0x32>
		num_timeout_2sec++;
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x44>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	3301      	adds	r3, #1
 80022cc:	b2da      	uxtb	r2, r3
 80022ce:	4b07      	ldr	r3, [pc, #28]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x44>)
 80022d0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80022d2:	2101      	movs	r1, #1
 80022d4:	4806      	ldr	r0, [pc, #24]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80022d6:	f001 ff6e 	bl	80041b6 <HAL_GPIO_TogglePin>
}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000538 	.word	0x20000538
 80022e8:	20000584 	.word	0x20000584
 80022ec:	20000264 	.word	0x20000264
 80022f0:	40020400 	.word	0x40020400

080022f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022f8:	4b14      	ldr	r3, [pc, #80]	; (800234c <MX_USART1_UART_Init+0x58>)
 80022fa:	4a15      	ldr	r2, [pc, #84]	; (8002350 <MX_USART1_UART_Init+0x5c>)
 80022fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80022fe:	4b13      	ldr	r3, [pc, #76]	; (800234c <MX_USART1_UART_Init+0x58>)
 8002300:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002304:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002306:	4b11      	ldr	r3, [pc, #68]	; (800234c <MX_USART1_UART_Init+0x58>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800230c:	4b0f      	ldr	r3, [pc, #60]	; (800234c <MX_USART1_UART_Init+0x58>)
 800230e:	2200      	movs	r2, #0
 8002310:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002312:	4b0e      	ldr	r3, [pc, #56]	; (800234c <MX_USART1_UART_Init+0x58>)
 8002314:	2200      	movs	r2, #0
 8002316:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002318:	4b0c      	ldr	r3, [pc, #48]	; (800234c <MX_USART1_UART_Init+0x58>)
 800231a:	220c      	movs	r2, #12
 800231c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800231e:	4b0b      	ldr	r3, [pc, #44]	; (800234c <MX_USART1_UART_Init+0x58>)
 8002320:	2200      	movs	r2, #0
 8002322:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002324:	4b09      	ldr	r3, [pc, #36]	; (800234c <MX_USART1_UART_Init+0x58>)
 8002326:	2200      	movs	r2, #0
 8002328:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800232a:	4b08      	ldr	r3, [pc, #32]	; (800234c <MX_USART1_UART_Init+0x58>)
 800232c:	2200      	movs	r2, #0
 800232e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002330:	4b06      	ldr	r3, [pc, #24]	; (800234c <MX_USART1_UART_Init+0x58>)
 8002332:	2200      	movs	r2, #0
 8002334:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002336:	4805      	ldr	r0, [pc, #20]	; (800234c <MX_USART1_UART_Init+0x58>)
 8002338:	f005 fac8 	bl	80078cc <HAL_UART_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002342:	f7fe fd75 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000754 	.word	0x20000754
 8002350:	40011000 	.word	0x40011000

08002354 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002358:	4b14      	ldr	r3, [pc, #80]	; (80023ac <MX_USART3_UART_Init+0x58>)
 800235a:	4a15      	ldr	r2, [pc, #84]	; (80023b0 <MX_USART3_UART_Init+0x5c>)
 800235c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800235e:	4b13      	ldr	r3, [pc, #76]	; (80023ac <MX_USART3_UART_Init+0x58>)
 8002360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002364:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002366:	4b11      	ldr	r3, [pc, #68]	; (80023ac <MX_USART3_UART_Init+0x58>)
 8002368:	2200      	movs	r2, #0
 800236a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <MX_USART3_UART_Init+0x58>)
 800236e:	2200      	movs	r2, #0
 8002370:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002372:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <MX_USART3_UART_Init+0x58>)
 8002374:	2200      	movs	r2, #0
 8002376:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002378:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <MX_USART3_UART_Init+0x58>)
 800237a:	220c      	movs	r2, #12
 800237c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800237e:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <MX_USART3_UART_Init+0x58>)
 8002380:	2200      	movs	r2, #0
 8002382:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <MX_USART3_UART_Init+0x58>)
 8002386:	2200      	movs	r2, #0
 8002388:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800238a:	4b08      	ldr	r3, [pc, #32]	; (80023ac <MX_USART3_UART_Init+0x58>)
 800238c:	2200      	movs	r2, #0
 800238e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <MX_USART3_UART_Init+0x58>)
 8002392:	2200      	movs	r2, #0
 8002394:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002396:	4805      	ldr	r0, [pc, #20]	; (80023ac <MX_USART3_UART_Init+0x58>)
 8002398:	f005 fa98 	bl	80078cc <HAL_UART_Init>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80023a2:	f7fe fd45 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	200005d0 	.word	0x200005d0
 80023b0:	40004800 	.word	0x40004800

080023b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08c      	sub	sp, #48	; 0x30
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023bc:	f107 031c 	add.w	r3, r7, #28
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]
 80023ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a3f      	ldr	r2, [pc, #252]	; (80024d0 <HAL_UART_MspInit+0x11c>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d141      	bne.n	800245a <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023d6:	4b3f      	ldr	r3, [pc, #252]	; (80024d4 <HAL_UART_MspInit+0x120>)
 80023d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023da:	4a3e      	ldr	r2, [pc, #248]	; (80024d4 <HAL_UART_MspInit+0x120>)
 80023dc:	f043 0310 	orr.w	r3, r3, #16
 80023e0:	6453      	str	r3, [r2, #68]	; 0x44
 80023e2:	4b3c      	ldr	r3, [pc, #240]	; (80024d4 <HAL_UART_MspInit+0x120>)
 80023e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e6:	f003 0310 	and.w	r3, r3, #16
 80023ea:	61bb      	str	r3, [r7, #24]
 80023ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ee:	4b39      	ldr	r3, [pc, #228]	; (80024d4 <HAL_UART_MspInit+0x120>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a38      	ldr	r2, [pc, #224]	; (80024d4 <HAL_UART_MspInit+0x120>)
 80023f4:	f043 0302 	orr.w	r3, r3, #2
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b36      	ldr	r3, [pc, #216]	; (80024d4 <HAL_UART_MspInit+0x120>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUET_RX_Pin;
 8002406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800240a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240c:	2302      	movs	r3, #2
 800240e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002414:	2303      	movs	r3, #3
 8002416:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002418:	2304      	movs	r3, #4
 800241a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_RX_GPIO_Port, &GPIO_InitStruct);
 800241c:	f107 031c 	add.w	r3, r7, #28
 8002420:	4619      	mov	r1, r3
 8002422:	482d      	ldr	r0, [pc, #180]	; (80024d8 <HAL_UART_MspInit+0x124>)
 8002424:	f001 fd02 	bl	8003e2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLUET_TX_Pin;
 8002428:	2340      	movs	r3, #64	; 0x40
 800242a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242c:	2302      	movs	r3, #2
 800242e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002430:	2300      	movs	r3, #0
 8002432:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002434:	2303      	movs	r3, #3
 8002436:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002438:	2307      	movs	r3, #7
 800243a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_TX_GPIO_Port, &GPIO_InitStruct);
 800243c:	f107 031c 	add.w	r3, r7, #28
 8002440:	4619      	mov	r1, r3
 8002442:	4825      	ldr	r0, [pc, #148]	; (80024d8 <HAL_UART_MspInit+0x124>)
 8002444:	f001 fcf2 	bl	8003e2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002448:	2200      	movs	r2, #0
 800244a:	2100      	movs	r1, #0
 800244c:	2025      	movs	r0, #37	; 0x25
 800244e:	f001 f8ac 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002452:	2025      	movs	r0, #37	; 0x25
 8002454:	f001 f8c5 	bl	80035e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002458:	e035      	b.n	80024c6 <HAL_UART_MspInit+0x112>
  else if(uartHandle->Instance==USART3)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1f      	ldr	r2, [pc, #124]	; (80024dc <HAL_UART_MspInit+0x128>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d130      	bne.n	80024c6 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002464:	4b1b      	ldr	r3, [pc, #108]	; (80024d4 <HAL_UART_MspInit+0x120>)
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	4a1a      	ldr	r2, [pc, #104]	; (80024d4 <HAL_UART_MspInit+0x120>)
 800246a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800246e:	6413      	str	r3, [r2, #64]	; 0x40
 8002470:	4b18      	ldr	r3, [pc, #96]	; (80024d4 <HAL_UART_MspInit+0x120>)
 8002472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002474:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800247c:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <HAL_UART_MspInit+0x120>)
 800247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002480:	4a14      	ldr	r2, [pc, #80]	; (80024d4 <HAL_UART_MspInit+0x120>)
 8002482:	f043 0308 	orr.w	r3, r3, #8
 8002486:	6313      	str	r3, [r2, #48]	; 0x30
 8002488:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <HAL_UART_MspInit+0x120>)
 800248a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002494:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002498:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249a:	2302      	movs	r3, #2
 800249c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a2:	2303      	movs	r3, #3
 80024a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024a6:	2307      	movs	r3, #7
 80024a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024aa:	f107 031c 	add.w	r3, r7, #28
 80024ae:	4619      	mov	r1, r3
 80024b0:	480b      	ldr	r0, [pc, #44]	; (80024e0 <HAL_UART_MspInit+0x12c>)
 80024b2:	f001 fcbb 	bl	8003e2c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80024b6:	2200      	movs	r2, #0
 80024b8:	2100      	movs	r1, #0
 80024ba:	2027      	movs	r0, #39	; 0x27
 80024bc:	f001 f875 	bl	80035aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024c0:	2027      	movs	r0, #39	; 0x27
 80024c2:	f001 f88e 	bl	80035e2 <HAL_NVIC_EnableIRQ>
}
 80024c6:	bf00      	nop
 80024c8:	3730      	adds	r7, #48	; 0x30
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40011000 	.word	0x40011000
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40020400 	.word	0x40020400
 80024dc:	40004800 	.word	0x40004800
 80024e0:	40020c00 	.word	0x40020c00

080024e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80024e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800251c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e8:	480d      	ldr	r0, [pc, #52]	; (8002520 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024ea:	490e      	ldr	r1, [pc, #56]	; (8002524 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024ec:	4a0e      	ldr	r2, [pc, #56]	; (8002528 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f0:	e002      	b.n	80024f8 <LoopCopyDataInit>

080024f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024f6:	3304      	adds	r3, #4

080024f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024fc:	d3f9      	bcc.n	80024f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002500:	4c0b      	ldr	r4, [pc, #44]	; (8002530 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002504:	e001      	b.n	800250a <LoopFillZerobss>

08002506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002508:	3204      	adds	r2, #4

0800250a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800250a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800250c:	d3fb      	bcc.n	8002506 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800250e:	f7ff fc15 	bl	8001d3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002512:	f006 f881 	bl	8008618 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002516:	f7fe fbcd 	bl	8000cb4 <main>
  bx  lr    
 800251a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800251c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002524:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8002528:	0800b344 	.word	0x0800b344
  ldr r2, =_sbss
 800252c:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 8002530:	20000800 	.word	0x20000800

08002534 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002534:	e7fe      	b.n	8002534 <CAN1_RX0_IRQHandler>

08002536 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800253a:	2003      	movs	r0, #3
 800253c:	f001 f82a 	bl	8003594 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002540:	2000      	movs	r0, #0
 8002542:	f000 f805 	bl	8002550 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002546:	f7ff fa6b 	bl	8001a20 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	bd80      	pop	{r7, pc}

08002550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002558:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <HAL_InitTick+0x54>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <HAL_InitTick+0x58>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	4619      	mov	r1, r3
 8002562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002566:	fbb3 f3f1 	udiv	r3, r3, r1
 800256a:	fbb2 f3f3 	udiv	r3, r2, r3
 800256e:	4618      	mov	r0, r3
 8002570:	f001 f845 	bl	80035fe <HAL_SYSTICK_Config>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e00e      	b.n	800259c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b0f      	cmp	r3, #15
 8002582:	d80a      	bhi.n	800259a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002584:	2200      	movs	r2, #0
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	f04f 30ff 	mov.w	r0, #4294967295
 800258c:	f001 f80d 	bl	80035aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002590:	4a06      	ldr	r2, [pc, #24]	; (80025ac <HAL_InitTick+0x5c>)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	e000      	b.n	800259c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000058 	.word	0x20000058
 80025a8:	20000060 	.word	0x20000060
 80025ac:	2000005c 	.word	0x2000005c

080025b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b4:	4b06      	ldr	r3, [pc, #24]	; (80025d0 <HAL_IncTick+0x20>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	461a      	mov	r2, r3
 80025ba:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <HAL_IncTick+0x24>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4413      	add	r3, r2
 80025c0:	4a04      	ldr	r2, [pc, #16]	; (80025d4 <HAL_IncTick+0x24>)
 80025c2:	6013      	str	r3, [r2, #0]
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	20000060 	.word	0x20000060
 80025d4:	200007ec 	.word	0x200007ec

080025d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return uwTick;
 80025dc:	4b03      	ldr	r3, [pc, #12]	; (80025ec <HAL_GetTick+0x14>)
 80025de:	681b      	ldr	r3, [r3, #0]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	200007ec 	.word	0x200007ec

080025f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025f8:	f7ff ffee 	bl	80025d8 <HAL_GetTick>
 80025fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002608:	d005      	beq.n	8002616 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800260a:	4b0a      	ldr	r3, [pc, #40]	; (8002634 <HAL_Delay+0x44>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4413      	add	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002616:	bf00      	nop
 8002618:	f7ff ffde 	bl	80025d8 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	429a      	cmp	r2, r3
 8002626:	d8f7      	bhi.n	8002618 <HAL_Delay+0x28>
  {
  }
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20000060 	.word	0x20000060

08002638 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002640:	2300      	movs	r3, #0
 8002642:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e031      	b.n	80026b2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	2b00      	cmp	r3, #0
 8002654:	d109      	bne.n	800266a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7fe f8a2 	bl	80007a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	f003 0310 	and.w	r3, r3, #16
 8002672:	2b00      	cmp	r3, #0
 8002674:	d116      	bne.n	80026a4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800267a:	4b10      	ldr	r3, [pc, #64]	; (80026bc <HAL_ADC_Init+0x84>)
 800267c:	4013      	ands	r3, r2
 800267e:	f043 0202 	orr.w	r2, r3, #2
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fd2e 	bl	80030e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f023 0303 	bic.w	r3, r3, #3
 800269a:	f043 0201 	orr.w	r2, r3, #1
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	641a      	str	r2, [r3, #64]	; 0x40
 80026a2:	e001      	b.n	80026a8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	ffffeefd 	.word	0xffffeefd

080026c0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d101      	bne.n	80026da <HAL_ADC_Start_IT+0x1a>
 80026d6:	2302      	movs	r3, #2
 80026d8:	e0b5      	b.n	8002846 <HAL_ADC_Start_IT+0x186>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d018      	beq.n	8002722 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689a      	ldr	r2, [r3, #8]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0201 	orr.w	r2, r2, #1
 80026fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002700:	4b54      	ldr	r3, [pc, #336]	; (8002854 <HAL_ADC_Start_IT+0x194>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a54      	ldr	r2, [pc, #336]	; (8002858 <HAL_ADC_Start_IT+0x198>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	0c9a      	lsrs	r2, r3, #18
 800270c:	4613      	mov	r3, r2
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	4413      	add	r3, r2
 8002712:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002714:	e002      	b.n	800271c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	3b01      	subs	r3, #1
 800271a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f9      	bne.n	8002716 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	2b01      	cmp	r3, #1
 800272e:	d17d      	bne.n	800282c <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002734:	4b49      	ldr	r3, [pc, #292]	; (800285c <HAL_ADC_Start_IT+0x19c>)
 8002736:	4013      	ands	r3, r2
 8002738:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800274a:	2b00      	cmp	r3, #0
 800274c:	d007      	beq.n	800275e <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002756:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800276a:	d106      	bne.n	800277a <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002770:	f023 0206 	bic.w	r2, r3, #6
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	645a      	str	r2, [r3, #68]	; 0x44
 8002778:	e002      	b.n	8002780 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002790:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6859      	ldr	r1, [r3, #4]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b30      	ldr	r3, [pc, #192]	; (8002860 <HAL_ADC_Start_IT+0x1a0>)
 800279e:	430b      	orrs	r3, r1
 80027a0:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80027a2:	4b30      	ldr	r3, [pc, #192]	; (8002864 <HAL_ADC_Start_IT+0x1a4>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f003 031f 	and.w	r3, r3, #31
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10f      	bne.n	80027ce <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d143      	bne.n	8002844 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	e03a      	b.n	8002844 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a25      	ldr	r2, [pc, #148]	; (8002868 <HAL_ADC_Start_IT+0x1a8>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d10e      	bne.n	80027f6 <HAL_ADC_Start_IT+0x136>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d107      	bne.n	80027f6 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027f4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <HAL_ADC_Start_IT+0x1a4>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f003 0310 	and.w	r3, r3, #16
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d120      	bne.n	8002844 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a19      	ldr	r2, [pc, #100]	; (800286c <HAL_ADC_Start_IT+0x1ac>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d11b      	bne.n	8002844 <HAL_ADC_Start_IT+0x184>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d114      	bne.n	8002844 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002828:	609a      	str	r2, [r3, #8]
 800282a:	e00b      	b.n	8002844 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f043 0210 	orr.w	r2, r3, #16
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283c:	f043 0201 	orr.w	r2, r3, #1
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3714      	adds	r7, #20
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	20000058 	.word	0x20000058
 8002858:	431bde83 	.word	0x431bde83
 800285c:	fffff8fe 	.word	0xfffff8fe
 8002860:	04000020 	.word	0x04000020
 8002864:	40012300 	.word	0x40012300
 8002868:	40012000 	.word	0x40012000
 800286c:	40012200 	.word	0x40012200

08002870 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_ADC_Stop_IT+0x16>
 8002882:	2302      	movs	r3, #2
 8002884:	e027      	b.n	80028d6 <HAL_ADC_Stop_IT+0x66>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0201 	bic.w	r2, r2, #1
 800289c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d10f      	bne.n	80028cc <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6859      	ldr	r1, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_ADC_Stop_IT+0x74>)
 80028b8:	400b      	ands	r3, r1
 80028ba:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028c0:	4b09      	ldr	r3, [pc, #36]	; (80028e8 <HAL_ADC_Stop_IT+0x78>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	f043 0201 	orr.w	r2, r3, #1
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	fbffffdf 	.word	0xfbffffdf
 80028e8:	ffffeefe 	.word	0xffffeefe

080028ec <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	2300      	movs	r3, #0
 80028fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b02      	cmp	r3, #2
 8002908:	bf0c      	ite	eq
 800290a:	2301      	moveq	r3, #1
 800290c:	2300      	movne	r3, #0
 800290e:	b2db      	uxtb	r3, r3
 8002910:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0320 	and.w	r3, r3, #32
 800291c:	2b20      	cmp	r3, #32
 800291e:	bf0c      	ite	eq
 8002920:	2301      	moveq	r3, #1
 8002922:	2300      	movne	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d049      	beq.n	80029c2 <HAL_ADC_IRQHandler+0xd6>
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d046      	beq.n	80029c2 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	f003 0310 	and.w	r3, r3, #16
 800293c:	2b00      	cmp	r3, #0
 800293e:	d105      	bne.n	800294c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002944:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d12b      	bne.n	80029b2 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800295e:	2b00      	cmp	r3, #0
 8002960:	d127      	bne.n	80029b2 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002968:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800296c:	2b00      	cmp	r3, #0
 800296e:	d006      	beq.n	800297e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800297a:	2b00      	cmp	r3, #0
 800297c:	d119      	bne.n	80029b2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0220 	bic.w	r2, r2, #32
 800298c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d105      	bne.n	80029b2 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	f043 0201 	orr.w	r2, r3, #1
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7fe f80e 	bl	80009d4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f06f 0212 	mvn.w	r2, #18
 80029c0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	bf0c      	ite	eq
 80029d0:	2301      	moveq	r3, #1
 80029d2:	2300      	movne	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e2:	2b80      	cmp	r3, #128	; 0x80
 80029e4:	bf0c      	ite	eq
 80029e6:	2301      	moveq	r3, #1
 80029e8:	2300      	movne	r3, #0
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d057      	beq.n	8002aa4 <HAL_ADC_IRQHandler+0x1b8>
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d054      	beq.n	8002aa4 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d105      	bne.n	8002a12 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d139      	bne.n	8002a94 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a26:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d006      	beq.n	8002a3c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d12b      	bne.n	8002a94 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d124      	bne.n	8002a94 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d11d      	bne.n	8002a94 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d119      	bne.n	8002a94 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a6e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d105      	bne.n	8002a94 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	f043 0201 	orr.w	r2, r3, #1
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 fca3 	bl	80033e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f06f 020c 	mvn.w	r2, #12
 8002aa2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	bf0c      	ite	eq
 8002ab2:	2301      	moveq	r3, #1
 8002ab4:	2300      	movne	r3, #0
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ac4:	2b40      	cmp	r3, #64	; 0x40
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d017      	beq.n	8002b06 <HAL_ADC_IRQHandler+0x21a>
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d014      	beq.n	8002b06 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d10d      	bne.n	8002b06 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f998 	bl	8002e2c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f06f 0201 	mvn.w	r2, #1
 8002b04:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0320 	and.w	r3, r3, #32
 8002b10:	2b20      	cmp	r3, #32
 8002b12:	bf0c      	ite	eq
 8002b14:	2301      	moveq	r3, #1
 8002b16:	2300      	movne	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b2a:	bf0c      	ite	eq
 8002b2c:	2301      	moveq	r3, #1
 8002b2e:	2300      	movne	r3, #0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d015      	beq.n	8002b66 <HAL_ADC_IRQHandler+0x27a>
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d012      	beq.n	8002b66 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b44:	f043 0202 	orr.w	r2, r3, #2
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f06f 0220 	mvn.w	r2, #32
 8002b54:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f972 	bl	8002e40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f06f 0220 	mvn.w	r2, #32
 8002b64:	601a      	str	r2, [r3, #0]
  }
}
 8002b66:	bf00      	nop
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_Start_DMA+0x1e>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e0d4      	b.n	8002d38 <HAL_ADC_Start_DMA+0x1c8>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d018      	beq.n	8002bd6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002bb4:	4b62      	ldr	r3, [pc, #392]	; (8002d40 <HAL_ADC_Start_DMA+0x1d0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a62      	ldr	r2, [pc, #392]	; (8002d44 <HAL_ADC_Start_DMA+0x1d4>)
 8002bba:	fba2 2303 	umull	r2, r3, r2, r3
 8002bbe:	0c9a      	lsrs	r2, r3, #18
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002bc8:	e002      	b.n	8002bd0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f9      	bne.n	8002bca <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	f040 809c 	bne.w	8002d1e <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bea:	4b57      	ldr	r3, [pc, #348]	; (8002d48 <HAL_ADC_Start_DMA+0x1d8>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d007      	beq.n	8002c14 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c0c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c20:	d106      	bne.n	8002c30 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	f023 0206 	bic.w	r2, r3, #6
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	645a      	str	r2, [r3, #68]	; 0x44
 8002c2e:	e002      	b.n	8002c36 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c42:	4a42      	ldr	r2, [pc, #264]	; (8002d4c <HAL_ADC_Start_DMA+0x1dc>)
 8002c44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4a:	4a41      	ldr	r2, [pc, #260]	; (8002d50 <HAL_ADC_Start_DMA+0x1e0>)
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c52:	4a40      	ldr	r2, [pc, #256]	; (8002d54 <HAL_ADC_Start_DMA+0x1e4>)
 8002c54:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c5e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002c6e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c7e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	334c      	adds	r3, #76	; 0x4c
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f000 fd70 	bl	8003774 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002c94:	4b30      	ldr	r3, [pc, #192]	; (8002d58 <HAL_ADC_Start_DMA+0x1e8>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 031f 	and.w	r3, r3, #31
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10f      	bne.n	8002cc0 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d143      	bne.n	8002d36 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	e03a      	b.n	8002d36 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a25      	ldr	r2, [pc, #148]	; (8002d5c <HAL_ADC_Start_DMA+0x1ec>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d10e      	bne.n	8002ce8 <HAL_ADC_Start_DMA+0x178>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d107      	bne.n	8002ce8 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ce6:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002ce8:	4b1b      	ldr	r3, [pc, #108]	; (8002d58 <HAL_ADC_Start_DMA+0x1e8>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d120      	bne.n	8002d36 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a19      	ldr	r2, [pc, #100]	; (8002d60 <HAL_ADC_Start_DMA+0x1f0>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d11b      	bne.n	8002d36 <HAL_ADC_Start_DMA+0x1c6>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d114      	bne.n	8002d36 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	e00b      	b.n	8002d36 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f043 0210 	orr.w	r2, r3, #16
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2e:	f043 0201 	orr.w	r2, r3, #1
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20000058 	.word	0x20000058
 8002d44:	431bde83 	.word	0x431bde83
 8002d48:	fffff8fe 	.word	0xfffff8fe
 8002d4c:	080032dd 	.word	0x080032dd
 8002d50:	08003397 	.word	0x08003397
 8002d54:	080033b3 	.word	0x080033b3
 8002d58:	40012300 	.word	0x40012300
 8002d5c:	40012000 	.word	0x40012000
 8002d60:	40012200 	.word	0x40012200

08002d64 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d101      	bne.n	8002d7e <HAL_ADC_Stop_DMA+0x1a>
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	e046      	b.n	8002e0c <HAL_ADC_Stop_DMA+0xa8>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0201 	bic.w	r2, r2, #1
 8002d94:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d12e      	bne.n	8002e02 <HAL_ADC_Stop_DMA+0x9e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002db2:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d10f      	bne.n	8002de2 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f000 fd34 	bl	8003834 <HAL_DMA_Abort>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d005      	beq.n	8002de2 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002df0:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002df6:	4b07      	ldr	r3, [pc, #28]	; (8002e14 <HAL_ADC_Stop_DMA+0xb0>)
 8002df8:	4013      	ands	r3, r2
 8002dfa:	f043 0201 	orr.w	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	ffffeefe 	.word	0xffffeefe

08002e18 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x1c>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e12a      	b.n	80030c6 <HAL_ADC_ConfigChannel+0x272>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2b09      	cmp	r3, #9
 8002e7e:	d93a      	bls.n	8002ef6 <HAL_ADC_ConfigChannel+0xa2>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e88:	d035      	beq.n	8002ef6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68d9      	ldr	r1, [r3, #12]
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	461a      	mov	r2, r3
 8002e98:	4613      	mov	r3, r2
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	4413      	add	r3, r2
 8002e9e:	3b1e      	subs	r3, #30
 8002ea0:	2207      	movs	r2, #7
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	43da      	mvns	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	400a      	ands	r2, r1
 8002eae:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a87      	ldr	r2, [pc, #540]	; (80030d4 <HAL_ADC_ConfigChannel+0x280>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d10a      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	68d9      	ldr	r1, [r3, #12]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	061a      	lsls	r2, r3, #24
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ece:	e035      	b.n	8002f3c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68d9      	ldr	r1, [r3, #12]
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	689a      	ldr	r2, [r3, #8]
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	4403      	add	r3, r0
 8002ee8:	3b1e      	subs	r3, #30
 8002eea:	409a      	lsls	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ef4:	e022      	b.n	8002f3c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6919      	ldr	r1, [r3, #16]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	461a      	mov	r2, r3
 8002f04:	4613      	mov	r3, r2
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4413      	add	r3, r2
 8002f0a:	2207      	movs	r2, #7
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43da      	mvns	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	400a      	ands	r2, r1
 8002f18:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6919      	ldr	r1, [r3, #16]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4403      	add	r3, r0
 8002f32:	409a      	lsls	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b06      	cmp	r3, #6
 8002f42:	d824      	bhi.n	8002f8e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	3b05      	subs	r3, #5
 8002f56:	221f      	movs	r2, #31
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43da      	mvns	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	400a      	ands	r2, r1
 8002f64:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	4618      	mov	r0, r3
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	3b05      	subs	r3, #5
 8002f80:	fa00 f203 	lsl.w	r2, r0, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	635a      	str	r2, [r3, #52]	; 0x34
 8002f8c:	e04c      	b.n	8003028 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b0c      	cmp	r3, #12
 8002f94:	d824      	bhi.n	8002fe0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	3b23      	subs	r3, #35	; 0x23
 8002fa8:	221f      	movs	r2, #31
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	400a      	ands	r2, r1
 8002fb6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	3b23      	subs	r3, #35	; 0x23
 8002fd2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	631a      	str	r2, [r3, #48]	; 0x30
 8002fde:	e023      	b.n	8003028 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685a      	ldr	r2, [r3, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	3b41      	subs	r3, #65	; 0x41
 8002ff2:	221f      	movs	r2, #31
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43da      	mvns	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	400a      	ands	r2, r1
 8003000:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	b29b      	uxth	r3, r3
 800300e:	4618      	mov	r0, r3
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	3b41      	subs	r3, #65	; 0x41
 800301c:	fa00 f203 	lsl.w	r2, r0, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a2a      	ldr	r2, [pc, #168]	; (80030d8 <HAL_ADC_ConfigChannel+0x284>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d10a      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x1f4>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800303a:	d105      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800303c:	4b27      	ldr	r3, [pc, #156]	; (80030dc <HAL_ADC_ConfigChannel+0x288>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	4a26      	ldr	r2, [pc, #152]	; (80030dc <HAL_ADC_ConfigChannel+0x288>)
 8003042:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003046:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a22      	ldr	r2, [pc, #136]	; (80030d8 <HAL_ADC_ConfigChannel+0x284>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d109      	bne.n	8003066 <HAL_ADC_ConfigChannel+0x212>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2b12      	cmp	r3, #18
 8003058:	d105      	bne.n	8003066 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800305a:	4b20      	ldr	r3, [pc, #128]	; (80030dc <HAL_ADC_ConfigChannel+0x288>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	4a1f      	ldr	r2, [pc, #124]	; (80030dc <HAL_ADC_ConfigChannel+0x288>)
 8003060:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003064:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a1b      	ldr	r2, [pc, #108]	; (80030d8 <HAL_ADC_ConfigChannel+0x284>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d125      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x268>
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a17      	ldr	r2, [pc, #92]	; (80030d4 <HAL_ADC_ConfigChannel+0x280>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d003      	beq.n	8003082 <HAL_ADC_ConfigChannel+0x22e>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2b11      	cmp	r3, #17
 8003080:	d11c      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003082:	4b16      	ldr	r3, [pc, #88]	; (80030dc <HAL_ADC_ConfigChannel+0x288>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	4a15      	ldr	r2, [pc, #84]	; (80030dc <HAL_ADC_ConfigChannel+0x288>)
 8003088:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800308c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a10      	ldr	r2, [pc, #64]	; (80030d4 <HAL_ADC_ConfigChannel+0x280>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d111      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003098:	4b11      	ldr	r3, [pc, #68]	; (80030e0 <HAL_ADC_ConfigChannel+0x28c>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a11      	ldr	r2, [pc, #68]	; (80030e4 <HAL_ADC_ConfigChannel+0x290>)
 800309e:	fba2 2303 	umull	r2, r3, r2, r3
 80030a2:	0c9a      	lsrs	r2, r3, #18
 80030a4:	4613      	mov	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80030ae:	e002      	b.n	80030b6 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1f9      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	10000012 	.word	0x10000012
 80030d8:	40012000 	.word	0x40012000
 80030dc:	40012300 	.word	0x40012300
 80030e0:	20000058 	.word	0x20000058
 80030e4:	431bde83 	.word	0x431bde83

080030e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80030f0:	4b78      	ldr	r3, [pc, #480]	; (80032d4 <ADC_Init+0x1ec>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4a77      	ldr	r2, [pc, #476]	; (80032d4 <ADC_Init+0x1ec>)
 80030f6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80030fa:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80030fc:	4b75      	ldr	r3, [pc, #468]	; (80032d4 <ADC_Init+0x1ec>)
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	4973      	ldr	r1, [pc, #460]	; (80032d4 <ADC_Init+0x1ec>)
 8003106:	4313      	orrs	r3, r2
 8003108:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685a      	ldr	r2, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003118:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6859      	ldr	r1, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	021a      	lsls	r2, r3, #8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800313c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6859      	ldr	r1, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800315e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003176:	4a58      	ldr	r2, [pc, #352]	; (80032d8 <ADC_Init+0x1f0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d022      	beq.n	80031c2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800318a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6899      	ldr	r1, [r3, #8]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6899      	ldr	r1, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	e00f      	b.n	80031e2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0202 	bic.w	r2, r2, #2
 80031f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6899      	ldr	r1, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	005a      	lsls	r2, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 3020 	ldrb.w	r3, [r3, #32]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01b      	beq.n	8003248 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800321e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800322e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6859      	ldr	r1, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	3b01      	subs	r3, #1
 800323c:	035a      	lsls	r2, r3, #13
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	e007      	b.n	8003258 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003256:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	3b01      	subs	r3, #1
 8003274:	051a      	lsls	r2, r3, #20
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800328c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6899      	ldr	r1, [r3, #8]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800329a:	025a      	lsls	r2, r3, #9
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689a      	ldr	r2, [r3, #8]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6899      	ldr	r1, [r3, #8]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	029a      	lsls	r2, r3, #10
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	430a      	orrs	r2, r1
 80032c6:	609a      	str	r2, [r3, #8]
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	40012300 	.word	0x40012300
 80032d8:	0f000001 	.word	0x0f000001

080032dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d13c      	bne.n	8003370 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d12b      	bne.n	8003368 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003314:	2b00      	cmp	r3, #0
 8003316:	d127      	bne.n	8003368 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003322:	2b00      	cmp	r3, #0
 8003324:	d006      	beq.n	8003334 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003330:	2b00      	cmp	r3, #0
 8003332:	d119      	bne.n	8003368 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0220 	bic.w	r2, r2, #32
 8003342:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003354:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d105      	bne.n	8003368 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003360:	f043 0201 	orr.w	r2, r3, #1
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f7fd fb33 	bl	80009d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800336e:	e00e      	b.n	800338e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	f003 0310 	and.w	r3, r3, #16
 8003378:	2b00      	cmp	r3, #0
 800337a:	d003      	beq.n	8003384 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f7ff fd5f 	bl	8002e40 <HAL_ADC_ErrorCallback>
}
 8003382:	e004      	b.n	800338e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	4798      	blx	r3
}
 800338e:	bf00      	nop
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b084      	sub	sp, #16
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f7ff fd37 	bl	8002e18 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033aa:	bf00      	nop
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b084      	sub	sp, #16
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033be:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2240      	movs	r2, #64	; 0x40
 80033c4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ca:	f043 0204 	orr.w	r2, r3, #4
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f7ff fd34 	bl	8002e40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033d8:	bf00      	nop
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b085      	sub	sp, #20
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f003 0307 	and.w	r3, r3, #7
 8003402:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <__NVIC_SetPriorityGrouping+0x40>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003410:	4013      	ands	r3, r2
 8003412:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800341c:	4b06      	ldr	r3, [pc, #24]	; (8003438 <__NVIC_SetPriorityGrouping+0x44>)
 800341e:	4313      	orrs	r3, r2
 8003420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003422:	4a04      	ldr	r2, [pc, #16]	; (8003434 <__NVIC_SetPriorityGrouping+0x40>)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	60d3      	str	r3, [r2, #12]
}
 8003428:	bf00      	nop
 800342a:	3714      	adds	r7, #20
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr
 8003434:	e000ed00 	.word	0xe000ed00
 8003438:	05fa0000 	.word	0x05fa0000

0800343c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003440:	4b04      	ldr	r3, [pc, #16]	; (8003454 <__NVIC_GetPriorityGrouping+0x18>)
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	0a1b      	lsrs	r3, r3, #8
 8003446:	f003 0307 	and.w	r3, r3, #7
}
 800344a:	4618      	mov	r0, r3
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	e000ed00 	.word	0xe000ed00

08003458 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003466:	2b00      	cmp	r3, #0
 8003468:	db0b      	blt.n	8003482 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800346a:	79fb      	ldrb	r3, [r7, #7]
 800346c:	f003 021f 	and.w	r2, r3, #31
 8003470:	4907      	ldr	r1, [pc, #28]	; (8003490 <__NVIC_EnableIRQ+0x38>)
 8003472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003476:	095b      	lsrs	r3, r3, #5
 8003478:	2001      	movs	r0, #1
 800347a:	fa00 f202 	lsl.w	r2, r0, r2
 800347e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	e000e100 	.word	0xe000e100

08003494 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	6039      	str	r1, [r7, #0]
 800349e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	db0a      	blt.n	80034be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	b2da      	uxtb	r2, r3
 80034ac:	490c      	ldr	r1, [pc, #48]	; (80034e0 <__NVIC_SetPriority+0x4c>)
 80034ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b2:	0112      	lsls	r2, r2, #4
 80034b4:	b2d2      	uxtb	r2, r2
 80034b6:	440b      	add	r3, r1
 80034b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034bc:	e00a      	b.n	80034d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	4908      	ldr	r1, [pc, #32]	; (80034e4 <__NVIC_SetPriority+0x50>)
 80034c4:	79fb      	ldrb	r3, [r7, #7]
 80034c6:	f003 030f 	and.w	r3, r3, #15
 80034ca:	3b04      	subs	r3, #4
 80034cc:	0112      	lsls	r2, r2, #4
 80034ce:	b2d2      	uxtb	r2, r2
 80034d0:	440b      	add	r3, r1
 80034d2:	761a      	strb	r2, [r3, #24]
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr
 80034e0:	e000e100 	.word	0xe000e100
 80034e4:	e000ed00 	.word	0xe000ed00

080034e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b089      	sub	sp, #36	; 0x24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	f1c3 0307 	rsb	r3, r3, #7
 8003502:	2b04      	cmp	r3, #4
 8003504:	bf28      	it	cs
 8003506:	2304      	movcs	r3, #4
 8003508:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	3304      	adds	r3, #4
 800350e:	2b06      	cmp	r3, #6
 8003510:	d902      	bls.n	8003518 <NVIC_EncodePriority+0x30>
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	3b03      	subs	r3, #3
 8003516:	e000      	b.n	800351a <NVIC_EncodePriority+0x32>
 8003518:	2300      	movs	r3, #0
 800351a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800351c:	f04f 32ff 	mov.w	r2, #4294967295
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43da      	mvns	r2, r3
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	401a      	ands	r2, r3
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003530:	f04f 31ff 	mov.w	r1, #4294967295
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	fa01 f303 	lsl.w	r3, r1, r3
 800353a:	43d9      	mvns	r1, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003540:	4313      	orrs	r3, r2
         );
}
 8003542:	4618      	mov	r0, r3
 8003544:	3724      	adds	r7, #36	; 0x24
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
	...

08003550 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	3b01      	subs	r3, #1
 800355c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003560:	d301      	bcc.n	8003566 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003562:	2301      	movs	r3, #1
 8003564:	e00f      	b.n	8003586 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003566:	4a0a      	ldr	r2, [pc, #40]	; (8003590 <SysTick_Config+0x40>)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3b01      	subs	r3, #1
 800356c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800356e:	210f      	movs	r1, #15
 8003570:	f04f 30ff 	mov.w	r0, #4294967295
 8003574:	f7ff ff8e 	bl	8003494 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003578:	4b05      	ldr	r3, [pc, #20]	; (8003590 <SysTick_Config+0x40>)
 800357a:	2200      	movs	r2, #0
 800357c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800357e:	4b04      	ldr	r3, [pc, #16]	; (8003590 <SysTick_Config+0x40>)
 8003580:	2207      	movs	r2, #7
 8003582:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3708      	adds	r7, #8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	e000e010 	.word	0xe000e010

08003594 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7ff ff29 	bl	80033f4 <__NVIC_SetPriorityGrouping>
}
 80035a2:	bf00      	nop
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b086      	sub	sp, #24
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	4603      	mov	r3, r0
 80035b2:	60b9      	str	r1, [r7, #8]
 80035b4:	607a      	str	r2, [r7, #4]
 80035b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035bc:	f7ff ff3e 	bl	800343c <__NVIC_GetPriorityGrouping>
 80035c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	6978      	ldr	r0, [r7, #20]
 80035c8:	f7ff ff8e 	bl	80034e8 <NVIC_EncodePriority>
 80035cc:	4602      	mov	r2, r0
 80035ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035d2:	4611      	mov	r1, r2
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff ff5d 	bl	8003494 <__NVIC_SetPriority>
}
 80035da:	bf00      	nop
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b082      	sub	sp, #8
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	4603      	mov	r3, r0
 80035ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff ff31 	bl	8003458 <__NVIC_EnableIRQ>
}
 80035f6:	bf00      	nop
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7ff ffa2 	bl	8003550 <SysTick_Config>
 800360c:	4603      	mov	r3, r0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
	...

08003618 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003620:	2300      	movs	r3, #0
 8003622:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003624:	f7fe ffd8 	bl	80025d8 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d101      	bne.n	8003634 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e099      	b.n	8003768 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f022 0201 	bic.w	r2, r2, #1
 8003652:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003654:	e00f      	b.n	8003676 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003656:	f7fe ffbf 	bl	80025d8 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b05      	cmp	r3, #5
 8003662:	d908      	bls.n	8003676 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2220      	movs	r2, #32
 8003668:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2203      	movs	r2, #3
 800366e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e078      	b.n	8003768 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0301 	and.w	r3, r3, #1
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1e8      	bne.n	8003656 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	4b38      	ldr	r3, [pc, #224]	; (8003770 <HAL_DMA_Init+0x158>)
 8003690:	4013      	ands	r3, r2
 8003692:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d107      	bne.n	80036e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d8:	4313      	orrs	r3, r2
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	4313      	orrs	r3, r2
 80036de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	697a      	ldr	r2, [r7, #20]
 80036e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	f023 0307 	bic.w	r3, r3, #7
 80036f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	4313      	orrs	r3, r2
 8003700:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003706:	2b04      	cmp	r3, #4
 8003708:	d117      	bne.n	800373a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4313      	orrs	r3, r2
 8003712:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00e      	beq.n	800373a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 fb09 	bl	8003d34 <DMA_CheckFifoParam>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d008      	beq.n	800373a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2240      	movs	r2, #64	; 0x40
 800372c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003736:	2301      	movs	r3, #1
 8003738:	e016      	b.n	8003768 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 fac0 	bl	8003cc8 <DMA_CalcBaseAndBitshift>
 8003748:	4603      	mov	r3, r0
 800374a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003750:	223f      	movs	r2, #63	; 0x3f
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	e010803f 	.word	0xe010803f

08003774 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
 8003780:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003782:	2300      	movs	r3, #0
 8003784:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003792:	2b01      	cmp	r3, #1
 8003794:	d101      	bne.n	800379a <HAL_DMA_Start_IT+0x26>
 8003796:	2302      	movs	r3, #2
 8003798:	e048      	b.n	800382c <HAL_DMA_Start_IT+0xb8>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d137      	bne.n	800381e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2202      	movs	r2, #2
 80037b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	68b9      	ldr	r1, [r7, #8]
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 fa52 	bl	8003c6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037cc:	223f      	movs	r2, #63	; 0x3f
 80037ce:	409a      	lsls	r2, r3
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0216 	orr.w	r2, r2, #22
 80037e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	695a      	ldr	r2, [r3, #20]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037f2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d007      	beq.n	800380c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0208 	orr.w	r2, r2, #8
 800380a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0201 	orr.w	r2, r2, #1
 800381a:	601a      	str	r2, [r3, #0]
 800381c:	e005      	b.n	800382a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003826:	2302      	movs	r3, #2
 8003828:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800382a:	7dfb      	ldrb	r3, [r7, #23]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003840:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003842:	f7fe fec9 	bl	80025d8 <HAL_GetTick>
 8003846:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d008      	beq.n	8003866 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2280      	movs	r2, #128	; 0x80
 8003858:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e052      	b.n	800390c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0216 	bic.w	r2, r2, #22
 8003874:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695a      	ldr	r2, [r3, #20]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003884:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	2b00      	cmp	r3, #0
 800388c:	d103      	bne.n	8003896 <HAL_DMA_Abort+0x62>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003892:	2b00      	cmp	r3, #0
 8003894:	d007      	beq.n	80038a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0208 	bic.w	r2, r2, #8
 80038a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0201 	bic.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038b6:	e013      	b.n	80038e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038b8:	f7fe fe8e 	bl	80025d8 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b05      	cmp	r3, #5
 80038c4:	d90c      	bls.n	80038e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2220      	movs	r2, #32
 80038ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2203      	movs	r2, #3
 80038d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e015      	b.n	800390c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1e4      	bne.n	80038b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f2:	223f      	movs	r2, #63	; 0x3f
 80038f4:	409a      	lsls	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d004      	beq.n	8003932 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2280      	movs	r2, #128	; 0x80
 800392c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e00c      	b.n	800394c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2205      	movs	r2, #5
 8003936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0201 	bic.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003964:	4b92      	ldr	r3, [pc, #584]	; (8003bb0 <HAL_DMA_IRQHandler+0x258>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a92      	ldr	r2, [pc, #584]	; (8003bb4 <HAL_DMA_IRQHandler+0x25c>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	0a9b      	lsrs	r3, r3, #10
 8003970:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003982:	2208      	movs	r2, #8
 8003984:	409a      	lsls	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	4013      	ands	r3, r2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d01a      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b00      	cmp	r3, #0
 800399a:	d013      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0204 	bic.w	r2, r2, #4
 80039aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b0:	2208      	movs	r2, #8
 80039b2:	409a      	lsls	r2, r3
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039bc:	f043 0201 	orr.w	r2, r3, #1
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c8:	2201      	movs	r2, #1
 80039ca:	409a      	lsls	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4013      	ands	r3, r2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d012      	beq.n	80039fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00b      	beq.n	80039fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e6:	2201      	movs	r2, #1
 80039e8:	409a      	lsls	r2, r3
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f2:	f043 0202 	orr.w	r2, r3, #2
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039fe:	2204      	movs	r2, #4
 8003a00:	409a      	lsls	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	4013      	ands	r3, r2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d012      	beq.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00b      	beq.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1c:	2204      	movs	r2, #4
 8003a1e:	409a      	lsls	r2, r3
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a28:	f043 0204 	orr.w	r2, r3, #4
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a34:	2210      	movs	r2, #16
 8003a36:	409a      	lsls	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d043      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d03c      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a52:	2210      	movs	r2, #16
 8003a54:	409a      	lsls	r2, r3
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d018      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d108      	bne.n	8003a88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d024      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	4798      	blx	r3
 8003a86:	e01f      	b.n	8003ac8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d01b      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	4798      	blx	r3
 8003a98:	e016      	b.n	8003ac8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d107      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0208 	bic.w	r2, r2, #8
 8003ab6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003acc:	2220      	movs	r2, #32
 8003ace:	409a      	lsls	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 808e 	beq.w	8003bf6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 8086 	beq.w	8003bf6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aee:	2220      	movs	r2, #32
 8003af0:	409a      	lsls	r2, r3
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b05      	cmp	r3, #5
 8003b00:	d136      	bne.n	8003b70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0216 	bic.w	r2, r2, #22
 8003b10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	695a      	ldr	r2, [r3, #20]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d103      	bne.n	8003b32 <HAL_DMA_IRQHandler+0x1da>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d007      	beq.n	8003b42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0208 	bic.w	r2, r2, #8
 8003b40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b46:	223f      	movs	r2, #63	; 0x3f
 8003b48:	409a      	lsls	r2, r3
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d07d      	beq.n	8003c62 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	4798      	blx	r3
        }
        return;
 8003b6e:	e078      	b.n	8003c62 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d01c      	beq.n	8003bb8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d108      	bne.n	8003b9e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d030      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	4798      	blx	r3
 8003b9c:	e02b      	b.n	8003bf6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d027      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	4798      	blx	r3
 8003bae:	e022      	b.n	8003bf6 <HAL_DMA_IRQHandler+0x29e>
 8003bb0:	20000058 	.word	0x20000058
 8003bb4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10f      	bne.n	8003be6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0210 	bic.w	r2, r2, #16
 8003bd4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d003      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d032      	beq.n	8003c64 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d022      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2205      	movs	r2, #5
 8003c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0201 	bic.w	r2, r2, #1
 8003c20:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	3301      	adds	r3, #1
 8003c26:	60bb      	str	r3, [r7, #8]
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d307      	bcc.n	8003c3e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1f2      	bne.n	8003c22 <HAL_DMA_IRQHandler+0x2ca>
 8003c3c:	e000      	b.n	8003c40 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003c3e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	4798      	blx	r3
 8003c60:	e000      	b.n	8003c64 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003c62:	bf00      	nop
    }
  }
}
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop

08003c6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
 8003c78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b40      	cmp	r3, #64	; 0x40
 8003c98:	d108      	bne.n	8003cac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003caa:	e007      	b.n	8003cbc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	60da      	str	r2, [r3, #12]
}
 8003cbc:	bf00      	nop
 8003cbe:	3714      	adds	r7, #20
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	3b10      	subs	r3, #16
 8003cd8:	4a13      	ldr	r2, [pc, #76]	; (8003d28 <DMA_CalcBaseAndBitshift+0x60>)
 8003cda:	fba2 2303 	umull	r2, r3, r2, r3
 8003cde:	091b      	lsrs	r3, r3, #4
 8003ce0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ce2:	4a12      	ldr	r2, [pc, #72]	; (8003d2c <DMA_CalcBaseAndBitshift+0x64>)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	461a      	mov	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d908      	bls.n	8003d08 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	4b0c      	ldr	r3, [pc, #48]	; (8003d30 <DMA_CalcBaseAndBitshift+0x68>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	1d1a      	adds	r2, r3, #4
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	659a      	str	r2, [r3, #88]	; 0x58
 8003d06:	e006      	b.n	8003d16 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	4b08      	ldr	r3, [pc, #32]	; (8003d30 <DMA_CalcBaseAndBitshift+0x68>)
 8003d10:	4013      	ands	r3, r2
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	aaaaaaab 	.word	0xaaaaaaab
 8003d2c:	0800af48 	.word	0x0800af48
 8003d30:	fffffc00 	.word	0xfffffc00

08003d34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d11f      	bne.n	8003d8e <DMA_CheckFifoParam+0x5a>
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d856      	bhi.n	8003e02 <DMA_CheckFifoParam+0xce>
 8003d54:	a201      	add	r2, pc, #4	; (adr r2, 8003d5c <DMA_CheckFifoParam+0x28>)
 8003d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5a:	bf00      	nop
 8003d5c:	08003d6d 	.word	0x08003d6d
 8003d60:	08003d7f 	.word	0x08003d7f
 8003d64:	08003d6d 	.word	0x08003d6d
 8003d68:	08003e03 	.word	0x08003e03
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d046      	beq.n	8003e06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d7c:	e043      	b.n	8003e06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d82:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d86:	d140      	bne.n	8003e0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d8c:	e03d      	b.n	8003e0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d96:	d121      	bne.n	8003ddc <DMA_CheckFifoParam+0xa8>
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	d837      	bhi.n	8003e0e <DMA_CheckFifoParam+0xda>
 8003d9e:	a201      	add	r2, pc, #4	; (adr r2, 8003da4 <DMA_CheckFifoParam+0x70>)
 8003da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da4:	08003db5 	.word	0x08003db5
 8003da8:	08003dbb 	.word	0x08003dbb
 8003dac:	08003db5 	.word	0x08003db5
 8003db0:	08003dcd 	.word	0x08003dcd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	73fb      	strb	r3, [r7, #15]
      break;
 8003db8:	e030      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d025      	beq.n	8003e12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dca:	e022      	b.n	8003e12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dd4:	d11f      	bne.n	8003e16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dda:	e01c      	b.n	8003e16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d903      	bls.n	8003dea <DMA_CheckFifoParam+0xb6>
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	2b03      	cmp	r3, #3
 8003de6:	d003      	beq.n	8003df0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003de8:	e018      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	73fb      	strb	r3, [r7, #15]
      break;
 8003dee:	e015      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00e      	beq.n	8003e1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8003e00:	e00b      	b.n	8003e1a <DMA_CheckFifoParam+0xe6>
      break;
 8003e02:	bf00      	nop
 8003e04:	e00a      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      break;
 8003e06:	bf00      	nop
 8003e08:	e008      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      break;
 8003e0a:	bf00      	nop
 8003e0c:	e006      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      break;
 8003e0e:	bf00      	nop
 8003e10:	e004      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      break;
 8003e12:	bf00      	nop
 8003e14:	e002      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      break;   
 8003e16:	bf00      	nop
 8003e18:	e000      	b.n	8003e1c <DMA_CheckFifoParam+0xe8>
      break;
 8003e1a:	bf00      	nop
    }
  } 
  
  return status; 
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop

08003e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b089      	sub	sp, #36	; 0x24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003e36:	2300      	movs	r3, #0
 8003e38:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003e46:	2300      	movs	r3, #0
 8003e48:	61fb      	str	r3, [r7, #28]
 8003e4a:	e175      	b.n	8004138 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	f040 8164 	bne.w	8004132 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d00b      	beq.n	8003e8a <HAL_GPIO_Init+0x5e>
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d007      	beq.n	8003e8a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e7e:	2b11      	cmp	r3, #17
 8003e80:	d003      	beq.n	8003e8a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b12      	cmp	r3, #18
 8003e88:	d130      	bne.n	8003eec <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	2203      	movs	r2, #3
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	68da      	ldr	r2, [r3, #12]
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	69ba      	ldr	r2, [r7, #24]
 8003eb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	091b      	lsrs	r3, r3, #4
 8003ed6:	f003 0201 	and.w	r2, r3, #1
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	2203      	movs	r2, #3
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	43db      	mvns	r3, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	005b      	lsls	r3, r3, #1
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d003      	beq.n	8003f2c <HAL_GPIO_Init+0x100>
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	2b12      	cmp	r3, #18
 8003f2a:	d123      	bne.n	8003f74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	08da      	lsrs	r2, r3, #3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3208      	adds	r2, #8
 8003f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	220f      	movs	r2, #15
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	43db      	mvns	r3, r3
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	08da      	lsrs	r2, r3, #3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	3208      	adds	r2, #8
 8003f6e:	69b9      	ldr	r1, [r7, #24]
 8003f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	2203      	movs	r2, #3
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	43db      	mvns	r3, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 0203 	and.w	r2, r3, #3
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	005b      	lsls	r3, r3, #1
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 80be 	beq.w	8004132 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fb6:	4b66      	ldr	r3, [pc, #408]	; (8004150 <HAL_GPIO_Init+0x324>)
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fba:	4a65      	ldr	r2, [pc, #404]	; (8004150 <HAL_GPIO_Init+0x324>)
 8003fbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fc0:	6453      	str	r3, [r2, #68]	; 0x44
 8003fc2:	4b63      	ldr	r3, [pc, #396]	; (8004150 <HAL_GPIO_Init+0x324>)
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fca:	60fb      	str	r3, [r7, #12]
 8003fcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003fce:	4a61      	ldr	r2, [pc, #388]	; (8004154 <HAL_GPIO_Init+0x328>)
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	089b      	lsrs	r3, r3, #2
 8003fd4:	3302      	adds	r3, #2
 8003fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	220f      	movs	r2, #15
 8003fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fea:	43db      	mvns	r3, r3
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a58      	ldr	r2, [pc, #352]	; (8004158 <HAL_GPIO_Init+0x32c>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d037      	beq.n	800406a <HAL_GPIO_Init+0x23e>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a57      	ldr	r2, [pc, #348]	; (800415c <HAL_GPIO_Init+0x330>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d031      	beq.n	8004066 <HAL_GPIO_Init+0x23a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a56      	ldr	r2, [pc, #344]	; (8004160 <HAL_GPIO_Init+0x334>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d02b      	beq.n	8004062 <HAL_GPIO_Init+0x236>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a55      	ldr	r2, [pc, #340]	; (8004164 <HAL_GPIO_Init+0x338>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d025      	beq.n	800405e <HAL_GPIO_Init+0x232>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a54      	ldr	r2, [pc, #336]	; (8004168 <HAL_GPIO_Init+0x33c>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d01f      	beq.n	800405a <HAL_GPIO_Init+0x22e>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a53      	ldr	r2, [pc, #332]	; (800416c <HAL_GPIO_Init+0x340>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d019      	beq.n	8004056 <HAL_GPIO_Init+0x22a>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a52      	ldr	r2, [pc, #328]	; (8004170 <HAL_GPIO_Init+0x344>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d013      	beq.n	8004052 <HAL_GPIO_Init+0x226>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a51      	ldr	r2, [pc, #324]	; (8004174 <HAL_GPIO_Init+0x348>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d00d      	beq.n	800404e <HAL_GPIO_Init+0x222>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a50      	ldr	r2, [pc, #320]	; (8004178 <HAL_GPIO_Init+0x34c>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d007      	beq.n	800404a <HAL_GPIO_Init+0x21e>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a4f      	ldr	r2, [pc, #316]	; (800417c <HAL_GPIO_Init+0x350>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d101      	bne.n	8004046 <HAL_GPIO_Init+0x21a>
 8004042:	2309      	movs	r3, #9
 8004044:	e012      	b.n	800406c <HAL_GPIO_Init+0x240>
 8004046:	230a      	movs	r3, #10
 8004048:	e010      	b.n	800406c <HAL_GPIO_Init+0x240>
 800404a:	2308      	movs	r3, #8
 800404c:	e00e      	b.n	800406c <HAL_GPIO_Init+0x240>
 800404e:	2307      	movs	r3, #7
 8004050:	e00c      	b.n	800406c <HAL_GPIO_Init+0x240>
 8004052:	2306      	movs	r3, #6
 8004054:	e00a      	b.n	800406c <HAL_GPIO_Init+0x240>
 8004056:	2305      	movs	r3, #5
 8004058:	e008      	b.n	800406c <HAL_GPIO_Init+0x240>
 800405a:	2304      	movs	r3, #4
 800405c:	e006      	b.n	800406c <HAL_GPIO_Init+0x240>
 800405e:	2303      	movs	r3, #3
 8004060:	e004      	b.n	800406c <HAL_GPIO_Init+0x240>
 8004062:	2302      	movs	r3, #2
 8004064:	e002      	b.n	800406c <HAL_GPIO_Init+0x240>
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <HAL_GPIO_Init+0x240>
 800406a:	2300      	movs	r3, #0
 800406c:	69fa      	ldr	r2, [r7, #28]
 800406e:	f002 0203 	and.w	r2, r2, #3
 8004072:	0092      	lsls	r2, r2, #2
 8004074:	4093      	lsls	r3, r2
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	4313      	orrs	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800407c:	4935      	ldr	r1, [pc, #212]	; (8004154 <HAL_GPIO_Init+0x328>)
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	089b      	lsrs	r3, r3, #2
 8004082:	3302      	adds	r3, #2
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800408a:	4b3d      	ldr	r3, [pc, #244]	; (8004180 <HAL_GPIO_Init+0x354>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	43db      	mvns	r3, r3
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	4013      	ands	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d003      	beq.n	80040ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040ae:	4a34      	ldr	r2, [pc, #208]	; (8004180 <HAL_GPIO_Init+0x354>)
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040b4:	4b32      	ldr	r3, [pc, #200]	; (8004180 <HAL_GPIO_Init+0x354>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	43db      	mvns	r3, r3
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	4013      	ands	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d003      	beq.n	80040d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040d8:	4a29      	ldr	r2, [pc, #164]	; (8004180 <HAL_GPIO_Init+0x354>)
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040de:	4b28      	ldr	r3, [pc, #160]	; (8004180 <HAL_GPIO_Init+0x354>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	43db      	mvns	r3, r3
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	4013      	ands	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d003      	beq.n	8004102 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	4313      	orrs	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004102:	4a1f      	ldr	r2, [pc, #124]	; (8004180 <HAL_GPIO_Init+0x354>)
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004108:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <HAL_GPIO_Init+0x354>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	43db      	mvns	r3, r3
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	4013      	ands	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800412c:	4a14      	ldr	r2, [pc, #80]	; (8004180 <HAL_GPIO_Init+0x354>)
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	3301      	adds	r3, #1
 8004136:	61fb      	str	r3, [r7, #28]
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	2b0f      	cmp	r3, #15
 800413c:	f67f ae86 	bls.w	8003e4c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004140:	bf00      	nop
 8004142:	bf00      	nop
 8004144:	3724      	adds	r7, #36	; 0x24
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	40023800 	.word	0x40023800
 8004154:	40013800 	.word	0x40013800
 8004158:	40020000 	.word	0x40020000
 800415c:	40020400 	.word	0x40020400
 8004160:	40020800 	.word	0x40020800
 8004164:	40020c00 	.word	0x40020c00
 8004168:	40021000 	.word	0x40021000
 800416c:	40021400 	.word	0x40021400
 8004170:	40021800 	.word	0x40021800
 8004174:	40021c00 	.word	0x40021c00
 8004178:	40022000 	.word	0x40022000
 800417c:	40022400 	.word	0x40022400
 8004180:	40013c00 	.word	0x40013c00

08004184 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	460b      	mov	r3, r1
 800418e:	807b      	strh	r3, [r7, #2]
 8004190:	4613      	mov	r3, r2
 8004192:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004194:	787b      	ldrb	r3, [r7, #1]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800419a:	887a      	ldrh	r2, [r7, #2]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80041a0:	e003      	b.n	80041aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80041a2:	887b      	ldrh	r3, [r7, #2]
 80041a4:	041a      	lsls	r2, r3, #16
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	619a      	str	r2, [r3, #24]
}
 80041aa:	bf00      	nop
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b085      	sub	sp, #20
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
 80041be:	460b      	mov	r3, r1
 80041c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80041c8:	887a      	ldrh	r2, [r7, #2]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	4013      	ands	r3, r2
 80041ce:	041a      	lsls	r2, r3, #16
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	43d9      	mvns	r1, r3
 80041d4:	887b      	ldrh	r3, [r7, #2]
 80041d6:	400b      	ands	r3, r1
 80041d8:	431a      	orrs	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	619a      	str	r2, [r3, #24]
}
 80041de:	bf00      	nop
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
	...

080041ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80041f2:	2300      	movs	r3, #0
 80041f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80041f6:	4b23      	ldr	r3, [pc, #140]	; (8004284 <HAL_PWREx_EnableOverDrive+0x98>)
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	4a22      	ldr	r2, [pc, #136]	; (8004284 <HAL_PWREx_EnableOverDrive+0x98>)
 80041fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004200:	6413      	str	r3, [r2, #64]	; 0x40
 8004202:	4b20      	ldr	r3, [pc, #128]	; (8004284 <HAL_PWREx_EnableOverDrive+0x98>)
 8004204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800420a:	603b      	str	r3, [r7, #0]
 800420c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800420e:	4b1e      	ldr	r3, [pc, #120]	; (8004288 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a1d      	ldr	r2, [pc, #116]	; (8004288 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004218:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800421a:	f7fe f9dd 	bl	80025d8 <HAL_GetTick>
 800421e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004220:	e009      	b.n	8004236 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004222:	f7fe f9d9 	bl	80025d8 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004230:	d901      	bls.n	8004236 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e022      	b.n	800427c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004236:	4b14      	ldr	r3, [pc, #80]	; (8004288 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800423e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004242:	d1ee      	bne.n	8004222 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004244:	4b10      	ldr	r3, [pc, #64]	; (8004288 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a0f      	ldr	r2, [pc, #60]	; (8004288 <HAL_PWREx_EnableOverDrive+0x9c>)
 800424a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800424e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004250:	f7fe f9c2 	bl	80025d8 <HAL_GetTick>
 8004254:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004256:	e009      	b.n	800426c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004258:	f7fe f9be 	bl	80025d8 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004266:	d901      	bls.n	800426c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e007      	b.n	800427c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800426c:	4b06      	ldr	r3, [pc, #24]	; (8004288 <HAL_PWREx_EnableOverDrive+0x9c>)
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004274:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004278:	d1ee      	bne.n	8004258 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3708      	adds	r7, #8
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40023800 	.word	0x40023800
 8004288:	40007000 	.word	0x40007000

0800428c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004294:	2300      	movs	r3, #0
 8004296:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e29b      	b.n	80047da <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 8087 	beq.w	80043be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042b0:	4b96      	ldr	r3, [pc, #600]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f003 030c 	and.w	r3, r3, #12
 80042b8:	2b04      	cmp	r3, #4
 80042ba:	d00c      	beq.n	80042d6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042bc:	4b93      	ldr	r3, [pc, #588]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f003 030c 	and.w	r3, r3, #12
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d112      	bne.n	80042ee <HAL_RCC_OscConfig+0x62>
 80042c8:	4b90      	ldr	r3, [pc, #576]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042d4:	d10b      	bne.n	80042ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d6:	4b8d      	ldr	r3, [pc, #564]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d06c      	beq.n	80043bc <HAL_RCC_OscConfig+0x130>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d168      	bne.n	80043bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e275      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042f6:	d106      	bne.n	8004306 <HAL_RCC_OscConfig+0x7a>
 80042f8:	4b84      	ldr	r3, [pc, #528]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a83      	ldr	r2, [pc, #524]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80042fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	e02e      	b.n	8004364 <HAL_RCC_OscConfig+0xd8>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10c      	bne.n	8004328 <HAL_RCC_OscConfig+0x9c>
 800430e:	4b7f      	ldr	r3, [pc, #508]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a7e      	ldr	r2, [pc, #504]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	4b7c      	ldr	r3, [pc, #496]	; (800450c <HAL_RCC_OscConfig+0x280>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a7b      	ldr	r2, [pc, #492]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004320:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	e01d      	b.n	8004364 <HAL_RCC_OscConfig+0xd8>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004330:	d10c      	bne.n	800434c <HAL_RCC_OscConfig+0xc0>
 8004332:	4b76      	ldr	r3, [pc, #472]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a75      	ldr	r2, [pc, #468]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004338:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	4b73      	ldr	r3, [pc, #460]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a72      	ldr	r2, [pc, #456]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	e00b      	b.n	8004364 <HAL_RCC_OscConfig+0xd8>
 800434c:	4b6f      	ldr	r3, [pc, #444]	; (800450c <HAL_RCC_OscConfig+0x280>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a6e      	ldr	r2, [pc, #440]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	4b6c      	ldr	r3, [pc, #432]	; (800450c <HAL_RCC_OscConfig+0x280>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a6b      	ldr	r2, [pc, #428]	; (800450c <HAL_RCC_OscConfig+0x280>)
 800435e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004362:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d013      	beq.n	8004394 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436c:	f7fe f934 	bl	80025d8 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004374:	f7fe f930 	bl	80025d8 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b64      	cmp	r3, #100	; 0x64
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e229      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004386:	4b61      	ldr	r3, [pc, #388]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0xe8>
 8004392:	e014      	b.n	80043be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004394:	f7fe f920 	bl	80025d8 <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800439c:	f7fe f91c 	bl	80025d8 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b64      	cmp	r3, #100	; 0x64
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e215      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ae:	4b57      	ldr	r3, [pc, #348]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f0      	bne.n	800439c <HAL_RCC_OscConfig+0x110>
 80043ba:	e000      	b.n	80043be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d069      	beq.n	800449e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043ca:	4b50      	ldr	r3, [pc, #320]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f003 030c 	and.w	r3, r3, #12
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00b      	beq.n	80043ee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043d6:	4b4d      	ldr	r3, [pc, #308]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d11c      	bne.n	800441c <HAL_RCC_OscConfig+0x190>
 80043e2:	4b4a      	ldr	r3, [pc, #296]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d116      	bne.n	800441c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ee:	4b47      	ldr	r3, [pc, #284]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_RCC_OscConfig+0x17a>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d001      	beq.n	8004406 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e1e9      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004406:	4b41      	ldr	r3, [pc, #260]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	493d      	ldr	r1, [pc, #244]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004416:	4313      	orrs	r3, r2
 8004418:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800441a:	e040      	b.n	800449e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d023      	beq.n	800446c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004424:	4b39      	ldr	r3, [pc, #228]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a38      	ldr	r2, [pc, #224]	; (800450c <HAL_RCC_OscConfig+0x280>)
 800442a:	f043 0301 	orr.w	r3, r3, #1
 800442e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004430:	f7fe f8d2 	bl	80025d8 <HAL_GetTick>
 8004434:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004436:	e008      	b.n	800444a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004438:	f7fe f8ce 	bl	80025d8 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	2b02      	cmp	r3, #2
 8004444:	d901      	bls.n	800444a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e1c7      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800444a:	4b30      	ldr	r3, [pc, #192]	; (800450c <HAL_RCC_OscConfig+0x280>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d0f0      	beq.n	8004438 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004456:	4b2d      	ldr	r3, [pc, #180]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	4929      	ldr	r1, [pc, #164]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004466:	4313      	orrs	r3, r2
 8004468:	600b      	str	r3, [r1, #0]
 800446a:	e018      	b.n	800449e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800446c:	4b27      	ldr	r3, [pc, #156]	; (800450c <HAL_RCC_OscConfig+0x280>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a26      	ldr	r2, [pc, #152]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004472:	f023 0301 	bic.w	r3, r3, #1
 8004476:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004478:	f7fe f8ae 	bl	80025d8 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004480:	f7fe f8aa 	bl	80025d8 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e1a3      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004492:	4b1e      	ldr	r3, [pc, #120]	; (800450c <HAL_RCC_OscConfig+0x280>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1f0      	bne.n	8004480 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d038      	beq.n	800451c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d019      	beq.n	80044e6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044b2:	4b16      	ldr	r3, [pc, #88]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80044b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b6:	4a15      	ldr	r2, [pc, #84]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80044b8:	f043 0301 	orr.w	r3, r3, #1
 80044bc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044be:	f7fe f88b 	bl	80025d8 <HAL_GetTick>
 80044c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044c4:	e008      	b.n	80044d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044c6:	f7fe f887 	bl	80025d8 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d901      	bls.n	80044d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e180      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044d8:	4b0c      	ldr	r3, [pc, #48]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80044da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d0f0      	beq.n	80044c6 <HAL_RCC_OscConfig+0x23a>
 80044e4:	e01a      	b.n	800451c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044e6:	4b09      	ldr	r3, [pc, #36]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80044e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044ea:	4a08      	ldr	r2, [pc, #32]	; (800450c <HAL_RCC_OscConfig+0x280>)
 80044ec:	f023 0301 	bic.w	r3, r3, #1
 80044f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f2:	f7fe f871 	bl	80025d8 <HAL_GetTick>
 80044f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044f8:	e00a      	b.n	8004510 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044fa:	f7fe f86d 	bl	80025d8 <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d903      	bls.n	8004510 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e166      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
 800450c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004510:	4b92      	ldr	r3, [pc, #584]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004512:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1ee      	bne.n	80044fa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	f000 80a4 	beq.w	8004672 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800452a:	4b8c      	ldr	r3, [pc, #560]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d10d      	bne.n	8004552 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004536:	4b89      	ldr	r3, [pc, #548]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453a:	4a88      	ldr	r2, [pc, #544]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800453c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004540:	6413      	str	r3, [r2, #64]	; 0x40
 8004542:	4b86      	ldr	r3, [pc, #536]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800454a:	60bb      	str	r3, [r7, #8]
 800454c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800454e:	2301      	movs	r3, #1
 8004550:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004552:	4b83      	ldr	r3, [pc, #524]	; (8004760 <HAL_RCC_OscConfig+0x4d4>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455a:	2b00      	cmp	r3, #0
 800455c:	d118      	bne.n	8004590 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800455e:	4b80      	ldr	r3, [pc, #512]	; (8004760 <HAL_RCC_OscConfig+0x4d4>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a7f      	ldr	r2, [pc, #508]	; (8004760 <HAL_RCC_OscConfig+0x4d4>)
 8004564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800456a:	f7fe f835 	bl	80025d8 <HAL_GetTick>
 800456e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004570:	e008      	b.n	8004584 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004572:	f7fe f831 	bl	80025d8 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b64      	cmp	r3, #100	; 0x64
 800457e:	d901      	bls.n	8004584 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e12a      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004584:	4b76      	ldr	r3, [pc, #472]	; (8004760 <HAL_RCC_OscConfig+0x4d4>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0f0      	beq.n	8004572 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d106      	bne.n	80045a6 <HAL_RCC_OscConfig+0x31a>
 8004598:	4b70      	ldr	r3, [pc, #448]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800459a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459c:	4a6f      	ldr	r2, [pc, #444]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800459e:	f043 0301 	orr.w	r3, r3, #1
 80045a2:	6713      	str	r3, [r2, #112]	; 0x70
 80045a4:	e02d      	b.n	8004602 <HAL_RCC_OscConfig+0x376>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10c      	bne.n	80045c8 <HAL_RCC_OscConfig+0x33c>
 80045ae:	4b6b      	ldr	r3, [pc, #428]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b2:	4a6a      	ldr	r2, [pc, #424]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ba:	4b68      	ldr	r3, [pc, #416]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045be:	4a67      	ldr	r2, [pc, #412]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045c0:	f023 0304 	bic.w	r3, r3, #4
 80045c4:	6713      	str	r3, [r2, #112]	; 0x70
 80045c6:	e01c      	b.n	8004602 <HAL_RCC_OscConfig+0x376>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b05      	cmp	r3, #5
 80045ce:	d10c      	bne.n	80045ea <HAL_RCC_OscConfig+0x35e>
 80045d0:	4b62      	ldr	r3, [pc, #392]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d4:	4a61      	ldr	r2, [pc, #388]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045d6:	f043 0304 	orr.w	r3, r3, #4
 80045da:	6713      	str	r3, [r2, #112]	; 0x70
 80045dc:	4b5f      	ldr	r3, [pc, #380]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e0:	4a5e      	ldr	r2, [pc, #376]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045e2:	f043 0301 	orr.w	r3, r3, #1
 80045e6:	6713      	str	r3, [r2, #112]	; 0x70
 80045e8:	e00b      	b.n	8004602 <HAL_RCC_OscConfig+0x376>
 80045ea:	4b5c      	ldr	r3, [pc, #368]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ee:	4a5b      	ldr	r2, [pc, #364]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045f0:	f023 0301 	bic.w	r3, r3, #1
 80045f4:	6713      	str	r3, [r2, #112]	; 0x70
 80045f6:	4b59      	ldr	r3, [pc, #356]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045fa:	4a58      	ldr	r2, [pc, #352]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80045fc:	f023 0304 	bic.w	r3, r3, #4
 8004600:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d015      	beq.n	8004636 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460a:	f7fd ffe5 	bl	80025d8 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004610:	e00a      	b.n	8004628 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004612:	f7fd ffe1 	bl	80025d8 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004620:	4293      	cmp	r3, r2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e0d8      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004628:	4b4c      	ldr	r3, [pc, #304]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800462a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0ee      	beq.n	8004612 <HAL_RCC_OscConfig+0x386>
 8004634:	e014      	b.n	8004660 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004636:	f7fd ffcf 	bl	80025d8 <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800463c:	e00a      	b.n	8004654 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800463e:	f7fd ffcb 	bl	80025d8 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	f241 3288 	movw	r2, #5000	; 0x1388
 800464c:	4293      	cmp	r3, r2
 800464e:	d901      	bls.n	8004654 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e0c2      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004654:	4b41      	ldr	r3, [pc, #260]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1ee      	bne.n	800463e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004660:	7dfb      	ldrb	r3, [r7, #23]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d105      	bne.n	8004672 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004666:	4b3d      	ldr	r3, [pc, #244]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	4a3c      	ldr	r2, [pc, #240]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800466c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004670:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 80ae 	beq.w	80047d8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800467c:	4b37      	ldr	r3, [pc, #220]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 030c 	and.w	r3, r3, #12
 8004684:	2b08      	cmp	r3, #8
 8004686:	d06d      	beq.n	8004764 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	2b02      	cmp	r3, #2
 800468e:	d14b      	bne.n	8004728 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004690:	4b32      	ldr	r3, [pc, #200]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a31      	ldr	r2, [pc, #196]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004696:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800469a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469c:	f7fd ff9c 	bl	80025d8 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a4:	f7fd ff98 	bl	80025d8 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e091      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b6:	4b29      	ldr	r3, [pc, #164]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f0      	bne.n	80046a4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69da      	ldr	r2, [r3, #28]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	431a      	orrs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d0:	019b      	lsls	r3, r3, #6
 80046d2:	431a      	orrs	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d8:	085b      	lsrs	r3, r3, #1
 80046da:	3b01      	subs	r3, #1
 80046dc:	041b      	lsls	r3, r3, #16
 80046de:	431a      	orrs	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e4:	061b      	lsls	r3, r3, #24
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ec:	071b      	lsls	r3, r3, #28
 80046ee:	491b      	ldr	r1, [pc, #108]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046f4:	4b19      	ldr	r3, [pc, #100]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a18      	ldr	r2, [pc, #96]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 80046fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004700:	f7fd ff6a 	bl	80025d8 <HAL_GetTick>
 8004704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004708:	f7fd ff66 	bl	80025d8 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e05f      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800471a:	4b10      	ldr	r3, [pc, #64]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0f0      	beq.n	8004708 <HAL_RCC_OscConfig+0x47c>
 8004726:	e057      	b.n	80047d8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004728:	4b0c      	ldr	r3, [pc, #48]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a0b      	ldr	r2, [pc, #44]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 800472e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004734:	f7fd ff50 	bl	80025d8 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800473c:	f7fd ff4c 	bl	80025d8 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e045      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800474e:	4b03      	ldr	r3, [pc, #12]	; (800475c <HAL_RCC_OscConfig+0x4d0>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1f0      	bne.n	800473c <HAL_RCC_OscConfig+0x4b0>
 800475a:	e03d      	b.n	80047d8 <HAL_RCC_OscConfig+0x54c>
 800475c:	40023800 	.word	0x40023800
 8004760:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004764:	4b1f      	ldr	r3, [pc, #124]	; (80047e4 <HAL_RCC_OscConfig+0x558>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	699b      	ldr	r3, [r3, #24]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d030      	beq.n	80047d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800477c:	429a      	cmp	r2, r3
 800477e:	d129      	bne.n	80047d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800478a:	429a      	cmp	r2, r3
 800478c:	d122      	bne.n	80047d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004794:	4013      	ands	r3, r2
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800479a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800479c:	4293      	cmp	r3, r2
 800479e:	d119      	bne.n	80047d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047aa:	085b      	lsrs	r3, r3, #1
 80047ac:	3b01      	subs	r3, #1
 80047ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d10f      	bne.n	80047d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d107      	bne.n	80047d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ce:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d001      	beq.n	80047d8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e000      	b.n	80047da <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40023800 	.word	0x40023800

080047e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e0d0      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004800:	4b6a      	ldr	r3, [pc, #424]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 030f 	and.w	r3, r3, #15
 8004808:	683a      	ldr	r2, [r7, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d910      	bls.n	8004830 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480e:	4b67      	ldr	r3, [pc, #412]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 020f 	bic.w	r2, r3, #15
 8004816:	4965      	ldr	r1, [pc, #404]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	4313      	orrs	r3, r2
 800481c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800481e:	4b63      	ldr	r3, [pc, #396]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	429a      	cmp	r2, r3
 800482a:	d001      	beq.n	8004830 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e0b8      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d020      	beq.n	800487e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004848:	4b59      	ldr	r3, [pc, #356]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	4a58      	ldr	r2, [pc, #352]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800484e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004852:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b00      	cmp	r3, #0
 800485e:	d005      	beq.n	800486c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004860:	4b53      	ldr	r3, [pc, #332]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	4a52      	ldr	r2, [pc, #328]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004866:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800486a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800486c:	4b50      	ldr	r3, [pc, #320]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	494d      	ldr	r1, [pc, #308]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800487a:	4313      	orrs	r3, r2
 800487c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d040      	beq.n	800490c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d107      	bne.n	80048a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004892:	4b47      	ldr	r3, [pc, #284]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d115      	bne.n	80048ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e07f      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d107      	bne.n	80048ba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048aa:	4b41      	ldr	r3, [pc, #260]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d109      	bne.n	80048ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e073      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ba:	4b3d      	ldr	r3, [pc, #244]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e06b      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ca:	4b39      	ldr	r3, [pc, #228]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f023 0203 	bic.w	r2, r3, #3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	4936      	ldr	r1, [pc, #216]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048dc:	f7fd fe7c 	bl	80025d8 <HAL_GetTick>
 80048e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048e2:	e00a      	b.n	80048fa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e4:	f7fd fe78 	bl	80025d8 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e053      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048fa:	4b2d      	ldr	r3, [pc, #180]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 020c 	and.w	r2, r3, #12
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	429a      	cmp	r2, r3
 800490a:	d1eb      	bne.n	80048e4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800490c:	4b27      	ldr	r3, [pc, #156]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d210      	bcs.n	800493c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b24      	ldr	r3, [pc, #144]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f023 020f 	bic.w	r2, r3, #15
 8004922:	4922      	ldr	r1, [pc, #136]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800492a:	4b20      	ldr	r3, [pc, #128]	; (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 030f 	and.w	r3, r3, #15
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e032      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0304 	and.w	r3, r3, #4
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004948:	4b19      	ldr	r3, [pc, #100]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	4916      	ldr	r1, [pc, #88]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004956:	4313      	orrs	r3, r2
 8004958:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0308 	and.w	r3, r3, #8
 8004962:	2b00      	cmp	r3, #0
 8004964:	d009      	beq.n	800497a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004966:	4b12      	ldr	r3, [pc, #72]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	490e      	ldr	r1, [pc, #56]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004976:	4313      	orrs	r3, r2
 8004978:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800497a:	f000 f821 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 800497e:	4602      	mov	r2, r0
 8004980:	4b0b      	ldr	r3, [pc, #44]	; (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	091b      	lsrs	r3, r3, #4
 8004986:	f003 030f 	and.w	r3, r3, #15
 800498a:	490a      	ldr	r1, [pc, #40]	; (80049b4 <HAL_RCC_ClockConfig+0x1cc>)
 800498c:	5ccb      	ldrb	r3, [r1, r3]
 800498e:	fa22 f303 	lsr.w	r3, r2, r3
 8004992:	4a09      	ldr	r2, [pc, #36]	; (80049b8 <HAL_RCC_ClockConfig+0x1d0>)
 8004994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004996:	4b09      	ldr	r3, [pc, #36]	; (80049bc <HAL_RCC_ClockConfig+0x1d4>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f7fd fdd8 	bl	8002550 <HAL_InitTick>

  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40023c00 	.word	0x40023c00
 80049b0:	40023800 	.word	0x40023800
 80049b4:	0800af30 	.word	0x0800af30
 80049b8:	20000058 	.word	0x20000058
 80049bc:	2000005c 	.word	0x2000005c

080049c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c0:	b5b0      	push	{r4, r5, r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80049c6:	2100      	movs	r1, #0
 80049c8:	6079      	str	r1, [r7, #4]
 80049ca:	2100      	movs	r1, #0
 80049cc:	60f9      	str	r1, [r7, #12]
 80049ce:	2100      	movs	r1, #0
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80049d2:	2100      	movs	r1, #0
 80049d4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049d6:	4952      	ldr	r1, [pc, #328]	; (8004b20 <HAL_RCC_GetSysClockFreq+0x160>)
 80049d8:	6889      	ldr	r1, [r1, #8]
 80049da:	f001 010c 	and.w	r1, r1, #12
 80049de:	2908      	cmp	r1, #8
 80049e0:	d00d      	beq.n	80049fe <HAL_RCC_GetSysClockFreq+0x3e>
 80049e2:	2908      	cmp	r1, #8
 80049e4:	f200 8094 	bhi.w	8004b10 <HAL_RCC_GetSysClockFreq+0x150>
 80049e8:	2900      	cmp	r1, #0
 80049ea:	d002      	beq.n	80049f2 <HAL_RCC_GetSysClockFreq+0x32>
 80049ec:	2904      	cmp	r1, #4
 80049ee:	d003      	beq.n	80049f8 <HAL_RCC_GetSysClockFreq+0x38>
 80049f0:	e08e      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049f2:	4b4c      	ldr	r3, [pc, #304]	; (8004b24 <HAL_RCC_GetSysClockFreq+0x164>)
 80049f4:	60bb      	str	r3, [r7, #8]
      break;
 80049f6:	e08e      	b.n	8004b16 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049f8:	4b4b      	ldr	r3, [pc, #300]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x168>)
 80049fa:	60bb      	str	r3, [r7, #8]
      break;
 80049fc:	e08b      	b.n	8004b16 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049fe:	4948      	ldr	r1, [pc, #288]	; (8004b20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a00:	6849      	ldr	r1, [r1, #4]
 8004a02:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004a06:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004a08:	4945      	ldr	r1, [pc, #276]	; (8004b20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a0a:	6849      	ldr	r1, [r1, #4]
 8004a0c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004a10:	2900      	cmp	r1, #0
 8004a12:	d024      	beq.n	8004a5e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a14:	4942      	ldr	r1, [pc, #264]	; (8004b20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a16:	6849      	ldr	r1, [r1, #4]
 8004a18:	0989      	lsrs	r1, r1, #6
 8004a1a:	4608      	mov	r0, r1
 8004a1c:	f04f 0100 	mov.w	r1, #0
 8004a20:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004a24:	f04f 0500 	mov.w	r5, #0
 8004a28:	ea00 0204 	and.w	r2, r0, r4
 8004a2c:	ea01 0305 	and.w	r3, r1, r5
 8004a30:	493d      	ldr	r1, [pc, #244]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x168>)
 8004a32:	fb01 f003 	mul.w	r0, r1, r3
 8004a36:	2100      	movs	r1, #0
 8004a38:	fb01 f102 	mul.w	r1, r1, r2
 8004a3c:	1844      	adds	r4, r0, r1
 8004a3e:	493a      	ldr	r1, [pc, #232]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x168>)
 8004a40:	fba2 0101 	umull	r0, r1, r2, r1
 8004a44:	1863      	adds	r3, r4, r1
 8004a46:	4619      	mov	r1, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f04f 0300 	mov.w	r3, #0
 8004a50:	f7fb fc4e 	bl	80002f0 <__aeabi_uldivmod>
 8004a54:	4602      	mov	r2, r0
 8004a56:	460b      	mov	r3, r1
 8004a58:	4613      	mov	r3, r2
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	e04a      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a5e:	4b30      	ldr	r3, [pc, #192]	; (8004b20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	099b      	lsrs	r3, r3, #6
 8004a64:	461a      	mov	r2, r3
 8004a66:	f04f 0300 	mov.w	r3, #0
 8004a6a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a6e:	f04f 0100 	mov.w	r1, #0
 8004a72:	ea02 0400 	and.w	r4, r2, r0
 8004a76:	ea03 0501 	and.w	r5, r3, r1
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	4629      	mov	r1, r5
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	f04f 0300 	mov.w	r3, #0
 8004a86:	014b      	lsls	r3, r1, #5
 8004a88:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a8c:	0142      	lsls	r2, r0, #5
 8004a8e:	4610      	mov	r0, r2
 8004a90:	4619      	mov	r1, r3
 8004a92:	1b00      	subs	r0, r0, r4
 8004a94:	eb61 0105 	sbc.w	r1, r1, r5
 8004a98:	f04f 0200 	mov.w	r2, #0
 8004a9c:	f04f 0300 	mov.w	r3, #0
 8004aa0:	018b      	lsls	r3, r1, #6
 8004aa2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004aa6:	0182      	lsls	r2, r0, #6
 8004aa8:	1a12      	subs	r2, r2, r0
 8004aaa:	eb63 0301 	sbc.w	r3, r3, r1
 8004aae:	f04f 0000 	mov.w	r0, #0
 8004ab2:	f04f 0100 	mov.w	r1, #0
 8004ab6:	00d9      	lsls	r1, r3, #3
 8004ab8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004abc:	00d0      	lsls	r0, r2, #3
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	1912      	adds	r2, r2, r4
 8004ac4:	eb45 0303 	adc.w	r3, r5, r3
 8004ac8:	f04f 0000 	mov.w	r0, #0
 8004acc:	f04f 0100 	mov.w	r1, #0
 8004ad0:	0299      	lsls	r1, r3, #10
 8004ad2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004ad6:	0290      	lsls	r0, r2, #10
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	4610      	mov	r0, r2
 8004ade:	4619      	mov	r1, r3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	f04f 0300 	mov.w	r3, #0
 8004ae8:	f7fb fc02 	bl	80002f0 <__aeabi_uldivmod>
 8004aec:	4602      	mov	r2, r0
 8004aee:	460b      	mov	r3, r1
 8004af0:	4613      	mov	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004af4:	4b0a      	ldr	r3, [pc, #40]	; (8004b20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	0c1b      	lsrs	r3, r3, #16
 8004afa:	f003 0303 	and.w	r3, r3, #3
 8004afe:	3301      	adds	r3, #1
 8004b00:	005b      	lsls	r3, r3, #1
 8004b02:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b0c:	60bb      	str	r3, [r7, #8]
      break;
 8004b0e:	e002      	b.n	8004b16 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b10:	4b04      	ldr	r3, [pc, #16]	; (8004b24 <HAL_RCC_GetSysClockFreq+0x164>)
 8004b12:	60bb      	str	r3, [r7, #8]
      break;
 8004b14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b16:	68bb      	ldr	r3, [r7, #8]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bdb0      	pop	{r4, r5, r7, pc}
 8004b20:	40023800 	.word	0x40023800
 8004b24:	00f42400 	.word	0x00f42400
 8004b28:	017d7840 	.word	0x017d7840

08004b2c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b30:	4b03      	ldr	r3, [pc, #12]	; (8004b40 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b32:	681b      	ldr	r3, [r3, #0]
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	20000058 	.word	0x20000058

08004b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b48:	f7ff fff0 	bl	8004b2c <HAL_RCC_GetHCLKFreq>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	4b05      	ldr	r3, [pc, #20]	; (8004b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	0a9b      	lsrs	r3, r3, #10
 8004b54:	f003 0307 	and.w	r3, r3, #7
 8004b58:	4903      	ldr	r1, [pc, #12]	; (8004b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b5a:	5ccb      	ldrb	r3, [r1, r3]
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40023800 	.word	0x40023800
 8004b68:	0800af40 	.word	0x0800af40

08004b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b70:	f7ff ffdc 	bl	8004b2c <HAL_RCC_GetHCLKFreq>
 8004b74:	4602      	mov	r2, r0
 8004b76:	4b05      	ldr	r3, [pc, #20]	; (8004b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	0b5b      	lsrs	r3, r3, #13
 8004b7c:	f003 0307 	and.w	r3, r3, #7
 8004b80:	4903      	ldr	r1, [pc, #12]	; (8004b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b82:	5ccb      	ldrb	r3, [r1, r3]
 8004b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40023800 	.word	0x40023800
 8004b90:	0800af40 	.word	0x0800af40

08004b94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b088      	sub	sp, #32
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004bac:	2300      	movs	r3, #0
 8004bae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d012      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004bbc:	4b69      	ldr	r3, [pc, #420]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	4a68      	ldr	r2, [pc, #416]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bc2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004bc6:	6093      	str	r3, [r2, #8]
 8004bc8:	4b66      	ldr	r3, [pc, #408]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bca:	689a      	ldr	r2, [r3, #8]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bd0:	4964      	ldr	r1, [pc, #400]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004bde:	2301      	movs	r3, #1
 8004be0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d017      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bee:	4b5d      	ldr	r3, [pc, #372]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bf4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfc:	4959      	ldr	r1, [pc, #356]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c0c:	d101      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d017      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c2a:	4b4e      	ldr	r3, [pc, #312]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c30:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c38:	494a      	ldr	r1, [pc, #296]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c48:	d101      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004c56:	2301      	movs	r3, #1
 8004c58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004c66:	2301      	movs	r3, #1
 8004c68:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 808b 	beq.w	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c78:	4b3a      	ldr	r3, [pc, #232]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7c:	4a39      	ldr	r2, [pc, #228]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c82:	6413      	str	r3, [r2, #64]	; 0x40
 8004c84:	4b37      	ldr	r3, [pc, #220]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c8c:	60bb      	str	r3, [r7, #8]
 8004c8e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004c90:	4b35      	ldr	r3, [pc, #212]	; (8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a34      	ldr	r2, [pc, #208]	; (8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c9c:	f7fd fc9c 	bl	80025d8 <HAL_GetTick>
 8004ca0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ca4:	f7fd fc98 	bl	80025d8 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b64      	cmp	r3, #100	; 0x64
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e38f      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004cb6:	4b2c      	ldr	r3, [pc, #176]	; (8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d0f0      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004cc2:	4b28      	ldr	r3, [pc, #160]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d035      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d02e      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ce0:	4b20      	ldr	r3, [pc, #128]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ce8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cea:	4b1e      	ldr	r3, [pc, #120]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cee:	4a1d      	ldr	r2, [pc, #116]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004cf6:	4b1b      	ldr	r3, [pc, #108]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cfa:	4a1a      	ldr	r2, [pc, #104]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d00:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004d02:	4a18      	ldr	r2, [pc, #96]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d08:	4b16      	ldr	r3, [pc, #88]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d0c:	f003 0301 	and.w	r3, r3, #1
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d114      	bne.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d14:	f7fd fc60 	bl	80025d8 <HAL_GetTick>
 8004d18:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d1a:	e00a      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d1c:	f7fd fc5c 	bl	80025d8 <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d901      	bls.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e351      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d32:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d0ee      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d4a:	d111      	bne.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004d4c:	4b05      	ldr	r3, [pc, #20]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d58:	4b04      	ldr	r3, [pc, #16]	; (8004d6c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004d5a:	400b      	ands	r3, r1
 8004d5c:	4901      	ldr	r1, [pc, #4]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	608b      	str	r3, [r1, #8]
 8004d62:	e00b      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d64:	40023800 	.word	0x40023800
 8004d68:	40007000 	.word	0x40007000
 8004d6c:	0ffffcff 	.word	0x0ffffcff
 8004d70:	4bb3      	ldr	r3, [pc, #716]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	4ab2      	ldr	r2, [pc, #712]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d76:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004d7a:	6093      	str	r3, [r2, #8]
 8004d7c:	4bb0      	ldr	r3, [pc, #704]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d88:	49ad      	ldr	r1, [pc, #692]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0310 	and.w	r3, r3, #16
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d010      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d9a:	4ba9      	ldr	r3, [pc, #676]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004da0:	4aa7      	ldr	r2, [pc, #668]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004da2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004da6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004daa:	4ba5      	ldr	r3, [pc, #660]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004dac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db4:	49a2      	ldr	r1, [pc, #648]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00a      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dc8:	4b9d      	ldr	r3, [pc, #628]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004dd6:	499a      	ldr	r1, [pc, #616]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00a      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dea:	4b95      	ldr	r3, [pc, #596]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004df8:	4991      	ldr	r1, [pc, #580]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00a      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e0c:	4b8c      	ldr	r3, [pc, #560]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e12:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e1a:	4989      	ldr	r1, [pc, #548]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00a      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e2e:	4b84      	ldr	r3, [pc, #528]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e34:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e3c:	4980      	ldr	r1, [pc, #512]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e50:	4b7b      	ldr	r3, [pc, #492]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e56:	f023 0203 	bic.w	r2, r3, #3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5e:	4978      	ldr	r1, [pc, #480]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e72:	4b73      	ldr	r3, [pc, #460]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	f023 020c 	bic.w	r2, r3, #12
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e80:	496f      	ldr	r1, [pc, #444]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e94:	4b6a      	ldr	r3, [pc, #424]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e9a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ea2:	4967      	ldr	r1, [pc, #412]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004eb6:	4b62      	ldr	r3, [pc, #392]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ec4:	495e      	ldr	r1, [pc, #376]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00a      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ed8:	4b59      	ldr	r3, [pc, #356]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ede:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee6:	4956      	ldr	r1, [pc, #344]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004efa:	4b51      	ldr	r3, [pc, #324]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f00:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f08:	494d      	ldr	r1, [pc, #308]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00a      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004f1c:	4b48      	ldr	r3, [pc, #288]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f22:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f2a:	4945      	ldr	r1, [pc, #276]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00a      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004f3e:	4b40      	ldr	r3, [pc, #256]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f44:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f4c:	493c      	ldr	r1, [pc, #240]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00a      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004f60:	4b37      	ldr	r3, [pc, #220]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f66:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f6e:	4934      	ldr	r1, [pc, #208]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d011      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004f82:	4b2f      	ldr	r3, [pc, #188]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f88:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f90:	492b      	ldr	r1, [pc, #172]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fa0:	d101      	bne.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00a      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fc2:	4b1f      	ldr	r3, [pc, #124]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fd0:	491b      	ldr	r1, [pc, #108]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00b      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004fe4:	4b16      	ldr	r3, [pc, #88]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ff4:	4912      	ldr	r1, [pc, #72]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00b      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005008:	4b0d      	ldr	r3, [pc, #52]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800500a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800500e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005018:	4909      	ldr	r1, [pc, #36]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800501a:	4313      	orrs	r3, r2
 800501c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00f      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800502c:	4b04      	ldr	r3, [pc, #16]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800502e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005032:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800503c:	e002      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800503e:	bf00      	nop
 8005040:	40023800 	.word	0x40023800
 8005044:	4986      	ldr	r1, [pc, #536]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005046:	4313      	orrs	r3, r2
 8005048:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00b      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005058:	4b81      	ldr	r3, [pc, #516]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800505a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800505e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005068:	497d      	ldr	r1, [pc, #500]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d006      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	f000 80d6 	beq.w	8005230 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005084:	4b76      	ldr	r3, [pc, #472]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a75      	ldr	r2, [pc, #468]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800508a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800508e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005090:	f7fd faa2 	bl	80025d8 <HAL_GetTick>
 8005094:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005096:	e008      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005098:	f7fd fa9e 	bl	80025d8 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b64      	cmp	r3, #100	; 0x64
 80050a4:	d901      	bls.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e195      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050aa:	4b6d      	ldr	r3, [pc, #436]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1f0      	bne.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d021      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d11d      	bne.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80050ca:	4b65      	ldr	r3, [pc, #404]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050d0:	0c1b      	lsrs	r3, r3, #16
 80050d2:	f003 0303 	and.w	r3, r3, #3
 80050d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80050d8:	4b61      	ldr	r3, [pc, #388]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050de:	0e1b      	lsrs	r3, r3, #24
 80050e0:	f003 030f 	and.w	r3, r3, #15
 80050e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	019a      	lsls	r2, r3, #6
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	041b      	lsls	r3, r3, #16
 80050f0:	431a      	orrs	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	061b      	lsls	r3, r3, #24
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	071b      	lsls	r3, r3, #28
 80050fe:	4958      	ldr	r1, [pc, #352]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005100:	4313      	orrs	r3, r2
 8005102:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d004      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005116:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800511a:	d00a      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005124:	2b00      	cmp	r3, #0
 8005126:	d02e      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005130:	d129      	bne.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005132:	4b4b      	ldr	r3, [pc, #300]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005134:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005138:	0c1b      	lsrs	r3, r3, #16
 800513a:	f003 0303 	and.w	r3, r3, #3
 800513e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005140:	4b47      	ldr	r3, [pc, #284]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005142:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005146:	0f1b      	lsrs	r3, r3, #28
 8005148:	f003 0307 	and.w	r3, r3, #7
 800514c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	019a      	lsls	r2, r3, #6
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	041b      	lsls	r3, r3, #16
 8005158:	431a      	orrs	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	061b      	lsls	r3, r3, #24
 8005160:	431a      	orrs	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	071b      	lsls	r3, r3, #28
 8005166:	493e      	ldr	r1, [pc, #248]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005168:	4313      	orrs	r3, r2
 800516a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800516e:	4b3c      	ldr	r3, [pc, #240]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005170:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005174:	f023 021f 	bic.w	r2, r3, #31
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	3b01      	subs	r3, #1
 800517e:	4938      	ldr	r1, [pc, #224]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005180:	4313      	orrs	r3, r2
 8005182:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d01d      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005192:	4b33      	ldr	r3, [pc, #204]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005194:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005198:	0e1b      	lsrs	r3, r3, #24
 800519a:	f003 030f 	and.w	r3, r3, #15
 800519e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051a0:	4b2f      	ldr	r3, [pc, #188]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051a6:	0f1b      	lsrs	r3, r3, #28
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	019a      	lsls	r2, r3, #6
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	041b      	lsls	r3, r3, #16
 80051ba:	431a      	orrs	r2, r3
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	061b      	lsls	r3, r3, #24
 80051c0:	431a      	orrs	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	071b      	lsls	r3, r3, #28
 80051c6:	4926      	ldr	r1, [pc, #152]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d011      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	019a      	lsls	r2, r3, #6
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	041b      	lsls	r3, r3, #16
 80051e6:	431a      	orrs	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	061b      	lsls	r3, r3, #24
 80051ee:	431a      	orrs	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	071b      	lsls	r3, r3, #28
 80051f6:	491a      	ldr	r1, [pc, #104]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80051fe:	4b18      	ldr	r3, [pc, #96]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a17      	ldr	r2, [pc, #92]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005204:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005208:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800520a:	f7fd f9e5 	bl	80025d8 <HAL_GetTick>
 800520e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005210:	e008      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005212:	f7fd f9e1 	bl	80025d8 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b64      	cmp	r3, #100	; 0x64
 800521e:	d901      	bls.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e0d8      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005224:	4b0e      	ldr	r3, [pc, #56]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d0f0      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	2b01      	cmp	r3, #1
 8005234:	f040 80ce 	bne.w	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005238:	4b09      	ldr	r3, [pc, #36]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a08      	ldr	r2, [pc, #32]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800523e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005242:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005244:	f7fd f9c8 	bl	80025d8 <HAL_GetTick>
 8005248:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800524a:	e00b      	b.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800524c:	f7fd f9c4 	bl	80025d8 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b64      	cmp	r3, #100	; 0x64
 8005258:	d904      	bls.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0bb      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800525e:	bf00      	nop
 8005260:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005264:	4b5e      	ldr	r3, [pc, #376]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800526c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005270:	d0ec      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005282:	2b00      	cmp	r3, #0
 8005284:	d009      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800528e:	2b00      	cmp	r3, #0
 8005290:	d02e      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	2b00      	cmp	r3, #0
 8005298:	d12a      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800529a:	4b51      	ldr	r3, [pc, #324]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800529c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052a0:	0c1b      	lsrs	r3, r3, #16
 80052a2:	f003 0303 	and.w	r3, r3, #3
 80052a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80052a8:	4b4d      	ldr	r3, [pc, #308]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ae:	0f1b      	lsrs	r3, r3, #28
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	019a      	lsls	r2, r3, #6
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	041b      	lsls	r3, r3, #16
 80052c0:	431a      	orrs	r2, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	061b      	lsls	r3, r3, #24
 80052c8:	431a      	orrs	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	071b      	lsls	r3, r3, #28
 80052ce:	4944      	ldr	r1, [pc, #272]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80052d6:	4b42      	ldr	r3, [pc, #264]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052dc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e4:	3b01      	subs	r3, #1
 80052e6:	021b      	lsls	r3, r3, #8
 80052e8:	493d      	ldr	r1, [pc, #244]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d022      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005300:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005304:	d11d      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005306:	4b36      	ldr	r3, [pc, #216]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800530c:	0e1b      	lsrs	r3, r3, #24
 800530e:	f003 030f 	and.w	r3, r3, #15
 8005312:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005314:	4b32      	ldr	r3, [pc, #200]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800531a:	0f1b      	lsrs	r3, r3, #28
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	019a      	lsls	r2, r3, #6
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a1b      	ldr	r3, [r3, #32]
 800532c:	041b      	lsls	r3, r3, #16
 800532e:	431a      	orrs	r2, r3
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	061b      	lsls	r3, r3, #24
 8005334:	431a      	orrs	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	071b      	lsls	r3, r3, #28
 800533a:	4929      	ldr	r1, [pc, #164]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0308 	and.w	r3, r3, #8
 800534a:	2b00      	cmp	r3, #0
 800534c:	d028      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800534e:	4b24      	ldr	r3, [pc, #144]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005354:	0e1b      	lsrs	r3, r3, #24
 8005356:	f003 030f 	and.w	r3, r3, #15
 800535a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800535c:	4b20      	ldr	r3, [pc, #128]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800535e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005362:	0c1b      	lsrs	r3, r3, #16
 8005364:	f003 0303 	and.w	r3, r3, #3
 8005368:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	019a      	lsls	r2, r3, #6
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	041b      	lsls	r3, r3, #16
 8005374:	431a      	orrs	r2, r3
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	061b      	lsls	r3, r3, #24
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	071b      	lsls	r3, r3, #28
 8005382:	4917      	ldr	r1, [pc, #92]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005384:	4313      	orrs	r3, r2
 8005386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800538a:	4b15      	ldr	r3, [pc, #84]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800538c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005390:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005398:	4911      	ldr	r1, [pc, #68]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80053a0:	4b0f      	ldr	r3, [pc, #60]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a0e      	ldr	r2, [pc, #56]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053ac:	f7fd f914 	bl	80025d8 <HAL_GetTick>
 80053b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80053b2:	e008      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053b4:	f7fd f910 	bl	80025d8 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b64      	cmp	r3, #100	; 0x64
 80053c0:	d901      	bls.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e007      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80053c6:	4b06      	ldr	r3, [pc, #24]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053d2:	d1ef      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3720      	adds	r7, #32
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	40023800 	.word	0x40023800

080053e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d101      	bne.n	80053f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e09d      	b.n	8005532 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d108      	bne.n	8005410 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005406:	d009      	beq.n	800541c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	61da      	str	r2, [r3, #28]
 800540e:	e005      	b.n	800541c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d106      	bne.n	800543c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7fc faa6 	bl	8001988 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2202      	movs	r2, #2
 8005440:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005452:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800545c:	d902      	bls.n	8005464 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]
 8005462:	e002      	b.n	800546a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005468:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005472:	d007      	beq.n	8005484 <HAL_SPI_Init+0xa0>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800547c:	d002      	beq.n	8005484 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005494:	431a      	orrs	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	431a      	orrs	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	431a      	orrs	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054bc:	431a      	orrs	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054c6:	ea42 0103 	orr.w	r1, r2, r3
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	0c1b      	lsrs	r3, r3, #16
 80054e0:	f003 0204 	and.w	r2, r3, #4
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	f003 0310 	and.w	r3, r3, #16
 80054ec:	431a      	orrs	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f2:	f003 0308 	and.w	r3, r3, #8
 80054f6:	431a      	orrs	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005500:	ea42 0103 	orr.w	r1, r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	69da      	ldr	r2, [r3, #28]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005520:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}

0800553a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800553a:	b580      	push	{r7, lr}
 800553c:	b088      	sub	sp, #32
 800553e:	af00      	add	r7, sp, #0
 8005540:	60f8      	str	r0, [r7, #12]
 8005542:	60b9      	str	r1, [r7, #8]
 8005544:	603b      	str	r3, [r7, #0]
 8005546:	4613      	mov	r3, r2
 8005548:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800554a:	2300      	movs	r3, #0
 800554c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005554:	2b01      	cmp	r3, #1
 8005556:	d101      	bne.n	800555c <HAL_SPI_Transmit+0x22>
 8005558:	2302      	movs	r3, #2
 800555a:	e158      	b.n	800580e <HAL_SPI_Transmit+0x2d4>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005564:	f7fd f838 	bl	80025d8 <HAL_GetTick>
 8005568:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800556a:	88fb      	ldrh	r3, [r7, #6]
 800556c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b01      	cmp	r3, #1
 8005578:	d002      	beq.n	8005580 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800557a:	2302      	movs	r3, #2
 800557c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800557e:	e13d      	b.n	80057fc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d002      	beq.n	800558c <HAL_SPI_Transmit+0x52>
 8005586:	88fb      	ldrh	r3, [r7, #6]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d102      	bne.n	8005592 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005590:	e134      	b.n	80057fc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2203      	movs	r2, #3
 8005596:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	68ba      	ldr	r2, [r7, #8]
 80055a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	88fa      	ldrh	r2, [r7, #6]
 80055aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	88fa      	ldrh	r2, [r7, #6]
 80055b0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055dc:	d10f      	bne.n	80055fe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005608:	2b40      	cmp	r3, #64	; 0x40
 800560a:	d007      	beq.n	800561c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800561a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005624:	d94b      	bls.n	80056be <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <HAL_SPI_Transmit+0xfa>
 800562e:	8afb      	ldrh	r3, [r7, #22]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d13e      	bne.n	80056b2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005638:	881a      	ldrh	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005644:	1c9a      	adds	r2, r3, #2
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800564e:	b29b      	uxth	r3, r3
 8005650:	3b01      	subs	r3, #1
 8005652:	b29a      	uxth	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005658:	e02b      	b.n	80056b2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b02      	cmp	r3, #2
 8005666:	d112      	bne.n	800568e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800566c:	881a      	ldrh	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005678:	1c9a      	adds	r2, r3, #2
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005682:	b29b      	uxth	r3, r3
 8005684:	3b01      	subs	r3, #1
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800568c:	e011      	b.n	80056b2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800568e:	f7fc ffa3 	bl	80025d8 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	429a      	cmp	r2, r3
 800569c:	d803      	bhi.n	80056a6 <HAL_SPI_Transmit+0x16c>
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a4:	d102      	bne.n	80056ac <HAL_SPI_Transmit+0x172>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d102      	bne.n	80056b2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056b0:	e0a4      	b.n	80057fc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1ce      	bne.n	800565a <HAL_SPI_Transmit+0x120>
 80056bc:	e07c      	b.n	80057b8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <HAL_SPI_Transmit+0x192>
 80056c6:	8afb      	ldrh	r3, [r7, #22]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d170      	bne.n	80057ae <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d912      	bls.n	80056fc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056da:	881a      	ldrh	r2, [r3, #0]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e6:	1c9a      	adds	r2, r3, #2
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b02      	subs	r3, #2
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056fa:	e058      	b.n	80057ae <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	330c      	adds	r3, #12
 8005706:	7812      	ldrb	r2, [r2, #0]
 8005708:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005718:	b29b      	uxth	r3, r3
 800571a:	3b01      	subs	r3, #1
 800571c:	b29a      	uxth	r2, r3
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005722:	e044      	b.n	80057ae <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b02      	cmp	r3, #2
 8005730:	d12b      	bne.n	800578a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005736:	b29b      	uxth	r3, r3
 8005738:	2b01      	cmp	r3, #1
 800573a:	d912      	bls.n	8005762 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005740:	881a      	ldrh	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574c:	1c9a      	adds	r2, r3, #2
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005756:	b29b      	uxth	r3, r3
 8005758:	3b02      	subs	r3, #2
 800575a:	b29a      	uxth	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005760:	e025      	b.n	80057ae <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	330c      	adds	r3, #12
 800576c:	7812      	ldrb	r2, [r2, #0]
 800576e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005774:	1c5a      	adds	r2, r3, #1
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800577e:	b29b      	uxth	r3, r3
 8005780:	3b01      	subs	r3, #1
 8005782:	b29a      	uxth	r2, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005788:	e011      	b.n	80057ae <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800578a:	f7fc ff25 	bl	80025d8 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	429a      	cmp	r2, r3
 8005798:	d803      	bhi.n	80057a2 <HAL_SPI_Transmit+0x268>
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057a0:	d102      	bne.n	80057a8 <HAL_SPI_Transmit+0x26e>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d102      	bne.n	80057ae <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057ac:	e026      	b.n	80057fc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1b5      	bne.n	8005724 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	6839      	ldr	r1, [r7, #0]
 80057bc:	68f8      	ldr	r0, [r7, #12]
 80057be:	f000 fc77 	bl	80060b0 <SPI_EndRxTxTransaction>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d002      	beq.n	80057ce <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2220      	movs	r2, #32
 80057cc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10a      	bne.n	80057ec <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057d6:	2300      	movs	r3, #0
 80057d8:	613b      	str	r3, [r7, #16]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	613b      	str	r3, [r7, #16]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	613b      	str	r3, [r7, #16]
 80057ea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d002      	beq.n	80057fa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	77fb      	strb	r3, [r7, #31]
 80057f8:	e000      	b.n	80057fc <HAL_SPI_Transmit+0x2c2>
  }

error:
 80057fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800580c:	7ffb      	ldrb	r3, [r7, #31]
}
 800580e:	4618      	mov	r0, r3
 8005810:	3720      	adds	r7, #32
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b08a      	sub	sp, #40	; 0x28
 800581a:	af00      	add	r7, sp, #0
 800581c:	60f8      	str	r0, [r7, #12]
 800581e:	60b9      	str	r1, [r7, #8]
 8005820:	607a      	str	r2, [r7, #4]
 8005822:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005824:	2301      	movs	r3, #1
 8005826:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005828:	2300      	movs	r3, #0
 800582a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_SPI_TransmitReceive+0x26>
 8005838:	2302      	movs	r3, #2
 800583a:	e1fb      	b.n	8005c34 <HAL_SPI_TransmitReceive+0x41e>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005844:	f7fc fec8 	bl	80025d8 <HAL_GetTick>
 8005848:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005850:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005858:	887b      	ldrh	r3, [r7, #2]
 800585a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800585c:	887b      	ldrh	r3, [r7, #2]
 800585e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005860:	7efb      	ldrb	r3, [r7, #27]
 8005862:	2b01      	cmp	r3, #1
 8005864:	d00e      	beq.n	8005884 <HAL_SPI_TransmitReceive+0x6e>
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800586c:	d106      	bne.n	800587c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d102      	bne.n	800587c <HAL_SPI_TransmitReceive+0x66>
 8005876:	7efb      	ldrb	r3, [r7, #27]
 8005878:	2b04      	cmp	r3, #4
 800587a:	d003      	beq.n	8005884 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800587c:	2302      	movs	r3, #2
 800587e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005882:	e1cd      	b.n	8005c20 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d005      	beq.n	8005896 <HAL_SPI_TransmitReceive+0x80>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d002      	beq.n	8005896 <HAL_SPI_TransmitReceive+0x80>
 8005890:	887b      	ldrh	r3, [r7, #2]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d103      	bne.n	800589e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800589c:	e1c0      	b.n	8005c20 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b04      	cmp	r3, #4
 80058a8:	d003      	beq.n	80058b2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2205      	movs	r2, #5
 80058ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	887a      	ldrh	r2, [r7, #2]
 80058c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	887a      	ldrh	r2, [r7, #2]
 80058ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	887a      	ldrh	r2, [r7, #2]
 80058d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	887a      	ldrh	r2, [r7, #2]
 80058de:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058f4:	d802      	bhi.n	80058fc <HAL_SPI_TransmitReceive+0xe6>
 80058f6:	8a3b      	ldrh	r3, [r7, #16]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d908      	bls.n	800590e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800590a:	605a      	str	r2, [r3, #4]
 800590c:	e007      	b.n	800591e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	685a      	ldr	r2, [r3, #4]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800591c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005928:	2b40      	cmp	r3, #64	; 0x40
 800592a:	d007      	beq.n	800593c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800593a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005944:	d97c      	bls.n	8005a40 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <HAL_SPI_TransmitReceive+0x13e>
 800594e:	8a7b      	ldrh	r3, [r7, #18]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d169      	bne.n	8005a28 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005958:	881a      	ldrh	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005964:	1c9a      	adds	r2, r3, #2
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800596e:	b29b      	uxth	r3, r3
 8005970:	3b01      	subs	r3, #1
 8005972:	b29a      	uxth	r2, r3
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005978:	e056      	b.n	8005a28 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f003 0302 	and.w	r3, r3, #2
 8005984:	2b02      	cmp	r3, #2
 8005986:	d11b      	bne.n	80059c0 <HAL_SPI_TransmitReceive+0x1aa>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800598c:	b29b      	uxth	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	d016      	beq.n	80059c0 <HAL_SPI_TransmitReceive+0x1aa>
 8005992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005994:	2b01      	cmp	r3, #1
 8005996:	d113      	bne.n	80059c0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599c:	881a      	ldrh	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a8:	1c9a      	adds	r2, r3, #2
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	3b01      	subs	r3, #1
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059bc:	2300      	movs	r3, #0
 80059be:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d11c      	bne.n	8005a08 <HAL_SPI_TransmitReceive+0x1f2>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d016      	beq.n	8005a08 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68da      	ldr	r2, [r3, #12]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e4:	b292      	uxth	r2, r2
 80059e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ec:	1c9a      	adds	r2, r3, #2
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	3b01      	subs	r3, #1
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a04:	2301      	movs	r3, #1
 8005a06:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a08:	f7fc fde6 	bl	80025d8 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d807      	bhi.n	8005a28 <HAL_SPI_TransmitReceive+0x212>
 8005a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1e:	d003      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005a26:	e0fb      	b.n	8005c20 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1a3      	bne.n	800597a <HAL_SPI_TransmitReceive+0x164>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d19d      	bne.n	800597a <HAL_SPI_TransmitReceive+0x164>
 8005a3e:	e0df      	b.n	8005c00 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d003      	beq.n	8005a50 <HAL_SPI_TransmitReceive+0x23a>
 8005a48:	8a7b      	ldrh	r3, [r7, #18]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	f040 80cb 	bne.w	8005be6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d912      	bls.n	8005a80 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5e:	881a      	ldrh	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6a:	1c9a      	adds	r2, r3, #2
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	3b02      	subs	r3, #2
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a7e:	e0b2      	b.n	8005be6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	330c      	adds	r3, #12
 8005a8a:	7812      	ldrb	r2, [r2, #0]
 8005a8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	1c5a      	adds	r2, r3, #1
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa6:	e09e      	b.n	8005be6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f003 0302 	and.w	r3, r3, #2
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d134      	bne.n	8005b20 <HAL_SPI_TransmitReceive+0x30a>
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d02f      	beq.n	8005b20 <HAL_SPI_TransmitReceive+0x30a>
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d12c      	bne.n	8005b20 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d912      	bls.n	8005af6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad4:	881a      	ldrh	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae0:	1c9a      	adds	r2, r3, #2
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	3b02      	subs	r3, #2
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005af4:	e012      	b.n	8005b1c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	330c      	adds	r3, #12
 8005b00:	7812      	ldrb	r2, [r2, #0]
 8005b02:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b08:	1c5a      	adds	r2, r3, #1
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d148      	bne.n	8005bc0 <HAL_SPI_TransmitReceive+0x3aa>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d042      	beq.n	8005bc0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d923      	bls.n	8005b8e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68da      	ldr	r2, [r3, #12]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b50:	b292      	uxth	r2, r2
 8005b52:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b58:	1c9a      	adds	r2, r3, #2
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	3b02      	subs	r3, #2
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d81f      	bhi.n	8005bbc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b8a:	605a      	str	r2, [r3, #4]
 8005b8c:	e016      	b.n	8005bbc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f103 020c 	add.w	r2, r3, #12
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9a:	7812      	ldrb	r2, [r2, #0]
 8005b9c:	b2d2      	uxtb	r2, r2
 8005b9e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005bc0:	f7fc fd0a 	bl	80025d8 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d803      	bhi.n	8005bd8 <HAL_SPI_TransmitReceive+0x3c2>
 8005bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd6:	d102      	bne.n	8005bde <HAL_SPI_TransmitReceive+0x3c8>
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d103      	bne.n	8005be6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005be4:	e01c      	b.n	8005c20 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f47f af5b 	bne.w	8005aa8 <HAL_SPI_TransmitReceive+0x292>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f47f af54 	bne.w	8005aa8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c00:	69fa      	ldr	r2, [r7, #28]
 8005c02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f000 fa53 	bl	80060b0 <SPI_EndRxTxTransaction>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d006      	beq.n	8005c1e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2220      	movs	r2, #32
 8005c1a:	661a      	str	r2, [r3, #96]	; 0x60
 8005c1c:	e000      	b.n	8005c20 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005c1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005c30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3728      	adds	r7, #40	; 0x28
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b088      	sub	sp, #32
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	099b      	lsrs	r3, r3, #6
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d10f      	bne.n	8005c80 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	099b      	lsrs	r3, r3, #6
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d004      	beq.n	8005c80 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	4798      	blx	r3
    return;
 8005c7e:	e0d7      	b.n	8005e30 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	085b      	lsrs	r3, r3, #1
 8005c84:	f003 0301 	and.w	r3, r3, #1
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00a      	beq.n	8005ca2 <HAL_SPI_IRQHandler+0x66>
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	09db      	lsrs	r3, r3, #7
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d004      	beq.n	8005ca2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	4798      	blx	r3
    return;
 8005ca0:	e0c6      	b.n	8005e30 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	095b      	lsrs	r3, r3, #5
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d10c      	bne.n	8005cc8 <HAL_SPI_IRQHandler+0x8c>
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	099b      	lsrs	r3, r3, #6
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d106      	bne.n	8005cc8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	0a1b      	lsrs	r3, r3, #8
 8005cbe:	f003 0301 	and.w	r3, r3, #1
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 80b4 	beq.w	8005e30 <HAL_SPI_IRQHandler+0x1f4>
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	095b      	lsrs	r3, r3, #5
 8005ccc:	f003 0301 	and.w	r3, r3, #1
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 80ad 	beq.w	8005e30 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	099b      	lsrs	r3, r3, #6
 8005cda:	f003 0301 	and.w	r3, r3, #1
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d023      	beq.n	8005d2a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	d011      	beq.n	8005d12 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cf2:	f043 0204 	orr.w	r2, r3, #4
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	617b      	str	r3, [r7, #20]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	617b      	str	r3, [r7, #20]
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	e00b      	b.n	8005d2a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d12:	2300      	movs	r3, #0
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	613b      	str	r3, [r7, #16]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	613b      	str	r3, [r7, #16]
 8005d26:	693b      	ldr	r3, [r7, #16]
        return;
 8005d28:	e082      	b.n	8005e30 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	095b      	lsrs	r3, r3, #5
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d014      	beq.n	8005d60 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d3a:	f043 0201 	orr.w	r2, r3, #1
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005d42:	2300      	movs	r3, #0
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d5c:	601a      	str	r2, [r3, #0]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	0a1b      	lsrs	r3, r3, #8
 8005d64:	f003 0301 	and.w	r3, r3, #1
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00c      	beq.n	8005d86 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d70:	f043 0208 	orr.w	r2, r3, #8
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005d78:	2300      	movs	r3, #0
 8005d7a:	60bb      	str	r3, [r7, #8]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	60bb      	str	r3, [r7, #8]
 8005d84:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d04f      	beq.n	8005e2e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	685a      	ldr	r2, [r3, #4]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d9c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d104      	bne.n	8005dba <HAL_SPI_IRQHandler+0x17e>
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d034      	beq.n	8005e24 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 0203 	bic.w	r2, r2, #3
 8005dc8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d011      	beq.n	8005df6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd6:	4a18      	ldr	r2, [pc, #96]	; (8005e38 <HAL_SPI_IRQHandler+0x1fc>)
 8005dd8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fd fd98 	bl	8003914 <HAL_DMA_Abort_IT>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d016      	beq.n	8005e2c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e02:	4a0d      	ldr	r2, [pc, #52]	; (8005e38 <HAL_SPI_IRQHandler+0x1fc>)
 8005e04:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fd fd82 	bl	8003914 <HAL_DMA_Abort_IT>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00a      	beq.n	8005e2c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e1a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005e22:	e003      	b.n	8005e2c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f809 	bl	8005e3c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005e2a:	e000      	b.n	8005e2e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005e2c:	bf00      	nop
    return;
 8005e2e:	bf00      	nop
  }
}
 8005e30:	3720      	adds	r7, #32
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	08005e51 	.word	0x08005e51

08005e3c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f7ff ffe5 	bl	8005e3c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e72:	bf00      	nop
 8005e74:	3710      	adds	r7, #16
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b088      	sub	sp, #32
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	603b      	str	r3, [r7, #0]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e8c:	f7fc fba4 	bl	80025d8 <HAL_GetTick>
 8005e90:	4602      	mov	r2, r0
 8005e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e94:	1a9b      	subs	r3, r3, r2
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	4413      	add	r3, r2
 8005e9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e9c:	f7fc fb9c 	bl	80025d8 <HAL_GetTick>
 8005ea0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ea2:	4b39      	ldr	r3, [pc, #228]	; (8005f88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	015b      	lsls	r3, r3, #5
 8005ea8:	0d1b      	lsrs	r3, r3, #20
 8005eaa:	69fa      	ldr	r2, [r7, #28]
 8005eac:	fb02 f303 	mul.w	r3, r2, r3
 8005eb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eb2:	e054      	b.n	8005f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eba:	d050      	beq.n	8005f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ebc:	f7fc fb8c 	bl	80025d8 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	69fa      	ldr	r2, [r7, #28]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d902      	bls.n	8005ed2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d13d      	bne.n	8005f4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ee0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005eea:	d111      	bne.n	8005f10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ef4:	d004      	beq.n	8005f00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005efe:	d107      	bne.n	8005f10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f18:	d10f      	bne.n	8005f3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e017      	b.n	8005f7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f54:	2300      	movs	r3, #0
 8005f56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	689a      	ldr	r2, [r3, #8]
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	4013      	ands	r3, r2
 8005f68:	68ba      	ldr	r2, [r7, #8]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	bf0c      	ite	eq
 8005f6e:	2301      	moveq	r3, #1
 8005f70:	2300      	movne	r3, #0
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	461a      	mov	r2, r3
 8005f76:	79fb      	ldrb	r3, [r7, #7]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d19b      	bne.n	8005eb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3720      	adds	r7, #32
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	20000058 	.word	0x20000058

08005f8c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b088      	sub	sp, #32
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005f9a:	f7fc fb1d 	bl	80025d8 <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	1a9b      	subs	r3, r3, r2
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005faa:	f7fc fb15 	bl	80025d8 <HAL_GetTick>
 8005fae:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005fb0:	4b3e      	ldr	r3, [pc, #248]	; (80060ac <SPI_WaitFifoStateUntilTimeout+0x120>)
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	00da      	lsls	r2, r3, #3
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	0d1b      	lsrs	r3, r3, #20
 8005fc0:	69fa      	ldr	r2, [r7, #28]
 8005fc2:	fb02 f303 	mul.w	r3, r2, r3
 8005fc6:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005fc8:	e062      	b.n	8006090 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005fd0:	d109      	bne.n	8005fe6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d106      	bne.n	8005fe6 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	330c      	adds	r3, #12
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005fe4:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fec:	d050      	beq.n	8006090 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005fee:	f7fc faf3 	bl	80025d8 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	69fa      	ldr	r2, [r7, #28]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d902      	bls.n	8006004 <SPI_WaitFifoStateUntilTimeout+0x78>
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d13d      	bne.n	8006080 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006012:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800601c:	d111      	bne.n	8006042 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006026:	d004      	beq.n	8006032 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006030:	d107      	bne.n	8006042 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006040:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006046:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800604a:	d10f      	bne.n	800606c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800606a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e010      	b.n	80060a2 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8006086:	2300      	movs	r3, #0
 8006088:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	3b01      	subs	r3, #1
 800608e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	689a      	ldr	r2, [r3, #8]
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	4013      	ands	r3, r2
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	429a      	cmp	r2, r3
 800609e:	d194      	bne.n	8005fca <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3720      	adds	r7, #32
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20000058 	.word	0x20000058

080060b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af02      	add	r7, sp, #8
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f7ff ff5f 	bl	8005f8c <SPI_WaitFifoStateUntilTimeout>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d007      	beq.n	80060e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060d8:	f043 0220 	orr.w	r2, r3, #32
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80060e0:	2303      	movs	r3, #3
 80060e2:	e027      	b.n	8006134 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	9300      	str	r3, [sp, #0]
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2200      	movs	r2, #0
 80060ec:	2180      	movs	r1, #128	; 0x80
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f7ff fec4 	bl	8005e7c <SPI_WaitFlagStateUntilTimeout>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d007      	beq.n	800610a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060fe:	f043 0220 	orr.w	r2, r3, #32
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e014      	b.n	8006134 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	9300      	str	r3, [sp, #0]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2200      	movs	r2, #0
 8006112:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f7ff ff38 	bl	8005f8c <SPI_WaitFifoStateUntilTimeout>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d007      	beq.n	8006132 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006126:	f043 0220 	orr.w	r2, r3, #32
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e000      	b.n	8006134 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d101      	bne.n	800614e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e049      	b.n	80061e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b00      	cmp	r3, #0
 8006158:	d106      	bne.n	8006168 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f7fb ff6e 	bl	8002044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2202      	movs	r2, #2
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	3304      	adds	r3, #4
 8006178:	4619      	mov	r1, r3
 800617a:	4610      	mov	r0, r2
 800617c:	f000 ff3c 	bl	8006ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3708      	adds	r7, #8
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
	...

080061ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d001      	beq.n	8006204 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e04c      	b.n	800629e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2202      	movs	r2, #2
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a26      	ldr	r2, [pc, #152]	; (80062ac <HAL_TIM_Base_Start+0xc0>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d022      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800621e:	d01d      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a22      	ldr	r2, [pc, #136]	; (80062b0 <HAL_TIM_Base_Start+0xc4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d018      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a21      	ldr	r2, [pc, #132]	; (80062b4 <HAL_TIM_Base_Start+0xc8>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d013      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a1f      	ldr	r2, [pc, #124]	; (80062b8 <HAL_TIM_Base_Start+0xcc>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00e      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a1e      	ldr	r2, [pc, #120]	; (80062bc <HAL_TIM_Base_Start+0xd0>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d009      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a1c      	ldr	r2, [pc, #112]	; (80062c0 <HAL_TIM_Base_Start+0xd4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d004      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a1b      	ldr	r2, [pc, #108]	; (80062c4 <HAL_TIM_Base_Start+0xd8>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d115      	bne.n	8006288 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689a      	ldr	r2, [r3, #8]
 8006262:	4b19      	ldr	r3, [pc, #100]	; (80062c8 <HAL_TIM_Base_Start+0xdc>)
 8006264:	4013      	ands	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2b06      	cmp	r3, #6
 800626c:	d015      	beq.n	800629a <HAL_TIM_Base_Start+0xae>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006274:	d011      	beq.n	800629a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0201 	orr.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006286:	e008      	b.n	800629a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f042 0201 	orr.w	r2, r2, #1
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	e000      	b.n	800629c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3714      	adds	r7, #20
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	40010000 	.word	0x40010000
 80062b0:	40000400 	.word	0x40000400
 80062b4:	40000800 	.word	0x40000800
 80062b8:	40000c00 	.word	0x40000c00
 80062bc:	40010400 	.word	0x40010400
 80062c0:	40014000 	.word	0x40014000
 80062c4:	40001800 	.word	0x40001800
 80062c8:	00010007 	.word	0x00010007

080062cc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6a1a      	ldr	r2, [r3, #32]
 80062da:	f241 1311 	movw	r3, #4369	; 0x1111
 80062de:	4013      	ands	r3, r2
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10f      	bne.n	8006304 <HAL_TIM_Base_Stop+0x38>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6a1a      	ldr	r2, [r3, #32]
 80062ea:	f240 4344 	movw	r3, #1092	; 0x444
 80062ee:	4013      	ands	r3, r2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d107      	bne.n	8006304 <HAL_TIM_Base_Stop+0x38>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f022 0201 	bic.w	r2, r2, #1
 8006302:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b01      	cmp	r3, #1
 800632e:	d001      	beq.n	8006334 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e054      	b.n	80063de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2202      	movs	r2, #2
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68da      	ldr	r2, [r3, #12]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f042 0201 	orr.w	r2, r2, #1
 800634a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a26      	ldr	r2, [pc, #152]	; (80063ec <HAL_TIM_Base_Start_IT+0xd0>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d022      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800635e:	d01d      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a22      	ldr	r2, [pc, #136]	; (80063f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d018      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a21      	ldr	r2, [pc, #132]	; (80063f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d013      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a1f      	ldr	r2, [pc, #124]	; (80063f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d00e      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a1e      	ldr	r2, [pc, #120]	; (80063fc <HAL_TIM_Base_Start_IT+0xe0>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d009      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a1c      	ldr	r2, [pc, #112]	; (8006400 <HAL_TIM_Base_Start_IT+0xe4>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d004      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a1b      	ldr	r2, [pc, #108]	; (8006404 <HAL_TIM_Base_Start_IT+0xe8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d115      	bne.n	80063c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689a      	ldr	r2, [r3, #8]
 80063a2:	4b19      	ldr	r3, [pc, #100]	; (8006408 <HAL_TIM_Base_Start_IT+0xec>)
 80063a4:	4013      	ands	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2b06      	cmp	r3, #6
 80063ac:	d015      	beq.n	80063da <HAL_TIM_Base_Start_IT+0xbe>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063b4:	d011      	beq.n	80063da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f042 0201 	orr.w	r2, r2, #1
 80063c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c6:	e008      	b.n	80063da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0201 	orr.w	r2, r2, #1
 80063d6:	601a      	str	r2, [r3, #0]
 80063d8:	e000      	b.n	80063dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	40010000 	.word	0x40010000
 80063f0:	40000400 	.word	0x40000400
 80063f4:	40000800 	.word	0x40000800
 80063f8:	40000c00 	.word	0x40000c00
 80063fc:	40010400 	.word	0x40010400
 8006400:	40014000 	.word	0x40014000
 8006404:	40001800 	.word	0x40001800
 8006408:	00010007 	.word	0x00010007

0800640c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68da      	ldr	r2, [r3, #12]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f022 0201 	bic.w	r2, r2, #1
 8006422:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6a1a      	ldr	r2, [r3, #32]
 800642a:	f241 1311 	movw	r3, #4369	; 0x1111
 800642e:	4013      	ands	r3, r2
 8006430:	2b00      	cmp	r3, #0
 8006432:	d10f      	bne.n	8006454 <HAL_TIM_Base_Stop_IT+0x48>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6a1a      	ldr	r2, [r3, #32]
 800643a:	f240 4344 	movw	r3, #1092	; 0x444
 800643e:	4013      	ands	r3, r2
 8006440:	2b00      	cmp	r3, #0
 8006442:	d107      	bne.n	8006454 <HAL_TIM_Base_Stop_IT+0x48>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f022 0201 	bic.w	r2, r2, #1
 8006452:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	370c      	adds	r7, #12
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	b082      	sub	sp, #8
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d101      	bne.n	800647c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e049      	b.n	8006510 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006482:	b2db      	uxtb	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d106      	bne.n	8006496 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f841 	bl	8006518 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2202      	movs	r2, #2
 800649a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	3304      	adds	r3, #4
 80064a6:	4619      	mov	r1, r3
 80064a8:	4610      	mov	r0, r2
 80064aa:	f000 fda5 	bl	8006ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2201      	movs	r2, #1
 80064ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2201      	movs	r2, #1
 80064e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3708      	adds	r7, #8
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e049      	b.n	80065d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d106      	bne.n	8006558 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7fb fdcc 	bl	80020f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2202      	movs	r2, #2
 800655c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	3304      	adds	r3, #4
 8006568:	4619      	mov	r1, r3
 800656a:	4610      	mov	r0, r2
 800656c:	f000 fd44 	bl	8006ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
	...

080065dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d109      	bne.n	8006600 <HAL_TIM_PWM_Start+0x24>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	bf14      	ite	ne
 80065f8:	2301      	movne	r3, #1
 80065fa:	2300      	moveq	r3, #0
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	e03c      	b.n	800667a <HAL_TIM_PWM_Start+0x9e>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	2b04      	cmp	r3, #4
 8006604:	d109      	bne.n	800661a <HAL_TIM_PWM_Start+0x3e>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b01      	cmp	r3, #1
 8006610:	bf14      	ite	ne
 8006612:	2301      	movne	r3, #1
 8006614:	2300      	moveq	r3, #0
 8006616:	b2db      	uxtb	r3, r3
 8006618:	e02f      	b.n	800667a <HAL_TIM_PWM_Start+0x9e>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	2b08      	cmp	r3, #8
 800661e:	d109      	bne.n	8006634 <HAL_TIM_PWM_Start+0x58>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b01      	cmp	r3, #1
 800662a:	bf14      	ite	ne
 800662c:	2301      	movne	r3, #1
 800662e:	2300      	moveq	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	e022      	b.n	800667a <HAL_TIM_PWM_Start+0x9e>
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	2b0c      	cmp	r3, #12
 8006638:	d109      	bne.n	800664e <HAL_TIM_PWM_Start+0x72>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b01      	cmp	r3, #1
 8006644:	bf14      	ite	ne
 8006646:	2301      	movne	r3, #1
 8006648:	2300      	moveq	r3, #0
 800664a:	b2db      	uxtb	r3, r3
 800664c:	e015      	b.n	800667a <HAL_TIM_PWM_Start+0x9e>
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	2b10      	cmp	r3, #16
 8006652:	d109      	bne.n	8006668 <HAL_TIM_PWM_Start+0x8c>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800665a:	b2db      	uxtb	r3, r3
 800665c:	2b01      	cmp	r3, #1
 800665e:	bf14      	ite	ne
 8006660:	2301      	movne	r3, #1
 8006662:	2300      	moveq	r3, #0
 8006664:	b2db      	uxtb	r3, r3
 8006666:	e008      	b.n	800667a <HAL_TIM_PWM_Start+0x9e>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800666e:	b2db      	uxtb	r3, r3
 8006670:	2b01      	cmp	r3, #1
 8006672:	bf14      	ite	ne
 8006674:	2301      	movne	r3, #1
 8006676:	2300      	moveq	r3, #0
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d001      	beq.n	8006682 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e092      	b.n	80067a8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d104      	bne.n	8006692 <HAL_TIM_PWM_Start+0xb6>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006690:	e023      	b.n	80066da <HAL_TIM_PWM_Start+0xfe>
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b04      	cmp	r3, #4
 8006696:	d104      	bne.n	80066a2 <HAL_TIM_PWM_Start+0xc6>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2202      	movs	r2, #2
 800669c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066a0:	e01b      	b.n	80066da <HAL_TIM_PWM_Start+0xfe>
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d104      	bne.n	80066b2 <HAL_TIM_PWM_Start+0xd6>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2202      	movs	r2, #2
 80066ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066b0:	e013      	b.n	80066da <HAL_TIM_PWM_Start+0xfe>
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	2b0c      	cmp	r3, #12
 80066b6:	d104      	bne.n	80066c2 <HAL_TIM_PWM_Start+0xe6>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2202      	movs	r2, #2
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066c0:	e00b      	b.n	80066da <HAL_TIM_PWM_Start+0xfe>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b10      	cmp	r3, #16
 80066c6:	d104      	bne.n	80066d2 <HAL_TIM_PWM_Start+0xf6>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2202      	movs	r2, #2
 80066cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066d0:	e003      	b.n	80066da <HAL_TIM_PWM_Start+0xfe>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2202      	movs	r2, #2
 80066d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2201      	movs	r2, #1
 80066e0:	6839      	ldr	r1, [r7, #0]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f001 f820 	bl	8007728 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a30      	ldr	r2, [pc, #192]	; (80067b0 <HAL_TIM_PWM_Start+0x1d4>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d004      	beq.n	80066fc <HAL_TIM_PWM_Start+0x120>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a2f      	ldr	r2, [pc, #188]	; (80067b4 <HAL_TIM_PWM_Start+0x1d8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d101      	bne.n	8006700 <HAL_TIM_PWM_Start+0x124>
 80066fc:	2301      	movs	r3, #1
 80066fe:	e000      	b.n	8006702 <HAL_TIM_PWM_Start+0x126>
 8006700:	2300      	movs	r3, #0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d007      	beq.n	8006716 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006714:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a25      	ldr	r2, [pc, #148]	; (80067b0 <HAL_TIM_PWM_Start+0x1d4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d022      	beq.n	8006766 <HAL_TIM_PWM_Start+0x18a>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006728:	d01d      	beq.n	8006766 <HAL_TIM_PWM_Start+0x18a>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a22      	ldr	r2, [pc, #136]	; (80067b8 <HAL_TIM_PWM_Start+0x1dc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d018      	beq.n	8006766 <HAL_TIM_PWM_Start+0x18a>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a20      	ldr	r2, [pc, #128]	; (80067bc <HAL_TIM_PWM_Start+0x1e0>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d013      	beq.n	8006766 <HAL_TIM_PWM_Start+0x18a>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a1f      	ldr	r2, [pc, #124]	; (80067c0 <HAL_TIM_PWM_Start+0x1e4>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d00e      	beq.n	8006766 <HAL_TIM_PWM_Start+0x18a>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a19      	ldr	r2, [pc, #100]	; (80067b4 <HAL_TIM_PWM_Start+0x1d8>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d009      	beq.n	8006766 <HAL_TIM_PWM_Start+0x18a>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a1b      	ldr	r2, [pc, #108]	; (80067c4 <HAL_TIM_PWM_Start+0x1e8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d004      	beq.n	8006766 <HAL_TIM_PWM_Start+0x18a>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a19      	ldr	r2, [pc, #100]	; (80067c8 <HAL_TIM_PWM_Start+0x1ec>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d115      	bne.n	8006792 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689a      	ldr	r2, [r3, #8]
 800676c:	4b17      	ldr	r3, [pc, #92]	; (80067cc <HAL_TIM_PWM_Start+0x1f0>)
 800676e:	4013      	ands	r3, r2
 8006770:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2b06      	cmp	r3, #6
 8006776:	d015      	beq.n	80067a4 <HAL_TIM_PWM_Start+0x1c8>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800677e:	d011      	beq.n	80067a4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f042 0201 	orr.w	r2, r2, #1
 800678e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006790:	e008      	b.n	80067a4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f042 0201 	orr.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]
 80067a2:	e000      	b.n	80067a6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3710      	adds	r7, #16
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	40010000 	.word	0x40010000
 80067b4:	40010400 	.word	0x40010400
 80067b8:	40000400 	.word	0x40000400
 80067bc:	40000800 	.word	0x40000800
 80067c0:	40000c00 	.word	0x40000c00
 80067c4:	40014000 	.word	0x40014000
 80067c8:	40001800 	.word	0x40001800
 80067cc:	00010007 	.word	0x00010007

080067d0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b082      	sub	sp, #8
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2200      	movs	r2, #0
 80067e0:	6839      	ldr	r1, [r7, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 ffa0 	bl	8007728 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a36      	ldr	r2, [pc, #216]	; (80068c8 <HAL_TIM_PWM_Stop+0xf8>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d004      	beq.n	80067fc <HAL_TIM_PWM_Stop+0x2c>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a35      	ldr	r2, [pc, #212]	; (80068cc <HAL_TIM_PWM_Stop+0xfc>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d101      	bne.n	8006800 <HAL_TIM_PWM_Stop+0x30>
 80067fc:	2301      	movs	r3, #1
 80067fe:	e000      	b.n	8006802 <HAL_TIM_PWM_Stop+0x32>
 8006800:	2300      	movs	r3, #0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d017      	beq.n	8006836 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	6a1a      	ldr	r2, [r3, #32]
 800680c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006810:	4013      	ands	r3, r2
 8006812:	2b00      	cmp	r3, #0
 8006814:	d10f      	bne.n	8006836 <HAL_TIM_PWM_Stop+0x66>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	6a1a      	ldr	r2, [r3, #32]
 800681c:	f240 4344 	movw	r3, #1092	; 0x444
 8006820:	4013      	ands	r3, r2
 8006822:	2b00      	cmp	r3, #0
 8006824:	d107      	bne.n	8006836 <HAL_TIM_PWM_Stop+0x66>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006834:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6a1a      	ldr	r2, [r3, #32]
 800683c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006840:	4013      	ands	r3, r2
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10f      	bne.n	8006866 <HAL_TIM_PWM_Stop+0x96>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6a1a      	ldr	r2, [r3, #32]
 800684c:	f240 4344 	movw	r3, #1092	; 0x444
 8006850:	4013      	ands	r3, r2
 8006852:	2b00      	cmp	r3, #0
 8006854:	d107      	bne.n	8006866 <HAL_TIM_PWM_Stop+0x96>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 0201 	bic.w	r2, r2, #1
 8006864:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d104      	bne.n	8006876 <HAL_TIM_PWM_Stop+0xa6>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006874:	e023      	b.n	80068be <HAL_TIM_PWM_Stop+0xee>
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	2b04      	cmp	r3, #4
 800687a:	d104      	bne.n	8006886 <HAL_TIM_PWM_Stop+0xb6>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006884:	e01b      	b.n	80068be <HAL_TIM_PWM_Stop+0xee>
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b08      	cmp	r3, #8
 800688a:	d104      	bne.n	8006896 <HAL_TIM_PWM_Stop+0xc6>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006894:	e013      	b.n	80068be <HAL_TIM_PWM_Stop+0xee>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b0c      	cmp	r3, #12
 800689a:	d104      	bne.n	80068a6 <HAL_TIM_PWM_Stop+0xd6>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80068a4:	e00b      	b.n	80068be <HAL_TIM_PWM_Stop+0xee>
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	2b10      	cmp	r3, #16
 80068aa:	d104      	bne.n	80068b6 <HAL_TIM_PWM_Stop+0xe6>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068b4:	e003      	b.n	80068be <HAL_TIM_PWM_Stop+0xee>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3708      	adds	r7, #8
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	40010000 	.word	0x40010000
 80068cc:	40010400 	.word	0x40010400

080068d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d122      	bne.n	800692c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d11b      	bne.n	800692c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f06f 0202 	mvn.w	r2, #2
 80068fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	f003 0303 	and.w	r3, r3, #3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d003      	beq.n	800691a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 fb52 	bl	8006fbc <HAL_TIM_IC_CaptureCallback>
 8006918:	e005      	b.n	8006926 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 fb44 	bl	8006fa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 fb55 	bl	8006fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b04      	cmp	r3, #4
 8006938:	d122      	bne.n	8006980 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b04      	cmp	r3, #4
 8006946:	d11b      	bne.n	8006980 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f06f 0204 	mvn.w	r2, #4
 8006950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2202      	movs	r2, #2
 8006956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006962:	2b00      	cmp	r3, #0
 8006964:	d003      	beq.n	800696e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 fb28 	bl	8006fbc <HAL_TIM_IC_CaptureCallback>
 800696c:	e005      	b.n	800697a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fb1a 	bl	8006fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 fb2b 	bl	8006fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f003 0308 	and.w	r3, r3, #8
 800698a:	2b08      	cmp	r3, #8
 800698c:	d122      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	f003 0308 	and.w	r3, r3, #8
 8006998:	2b08      	cmp	r3, #8
 800699a:	d11b      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f06f 0208 	mvn.w	r2, #8
 80069a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2204      	movs	r2, #4
 80069aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	69db      	ldr	r3, [r3, #28]
 80069b2:	f003 0303 	and.w	r3, r3, #3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d003      	beq.n	80069c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 fafe 	bl	8006fbc <HAL_TIM_IC_CaptureCallback>
 80069c0:	e005      	b.n	80069ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 faf0 	bl	8006fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fb01 	bl	8006fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	f003 0310 	and.w	r3, r3, #16
 80069de:	2b10      	cmp	r3, #16
 80069e0:	d122      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f003 0310 	and.w	r3, r3, #16
 80069ec:	2b10      	cmp	r3, #16
 80069ee:	d11b      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f06f 0210 	mvn.w	r2, #16
 80069f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2208      	movs	r2, #8
 80069fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d003      	beq.n	8006a16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 fad4 	bl	8006fbc <HAL_TIM_IC_CaptureCallback>
 8006a14:	e005      	b.n	8006a22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fac6 	bl	8006fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fad7 	bl	8006fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d10e      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d107      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f06f 0201 	mvn.w	r2, #1
 8006a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f7fb fc2a 	bl	80022a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a5e:	2b80      	cmp	r3, #128	; 0x80
 8006a60:	d10e      	bne.n	8006a80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a6c:	2b80      	cmp	r3, #128	; 0x80
 8006a6e:	d107      	bne.n	8006a80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 ff12 	bl	80078a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a8e:	d10e      	bne.n	8006aae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a9a:	2b80      	cmp	r3, #128	; 0x80
 8006a9c:	d107      	bne.n	8006aae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 ff05 	bl	80078b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab8:	2b40      	cmp	r3, #64	; 0x40
 8006aba:	d10e      	bne.n	8006ada <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac6:	2b40      	cmp	r3, #64	; 0x40
 8006ac8:	d107      	bne.n	8006ada <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 fa85 	bl	8006fe4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	f003 0320 	and.w	r3, r3, #32
 8006ae4:	2b20      	cmp	r3, #32
 8006ae6:	d10e      	bne.n	8006b06 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f003 0320 	and.w	r3, r3, #32
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	d107      	bne.n	8006b06 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f06f 0220 	mvn.w	r2, #32
 8006afe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 fec5 	bl	8007890 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b06:	bf00      	nop
 8006b08:	3708      	adds	r7, #8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d101      	bne.n	8006b2a <HAL_TIM_OC_ConfigChannel+0x1a>
 8006b26:	2302      	movs	r3, #2
 8006b28:	e064      	b.n	8006bf4 <HAL_TIM_OC_ConfigChannel+0xe4>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b14      	cmp	r3, #20
 8006b36:	d857      	bhi.n	8006be8 <HAL_TIM_OC_ConfigChannel+0xd8>
 8006b38:	a201      	add	r2, pc, #4	; (adr r2, 8006b40 <HAL_TIM_OC_ConfigChannel+0x30>)
 8006b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3e:	bf00      	nop
 8006b40:	08006b95 	.word	0x08006b95
 8006b44:	08006be9 	.word	0x08006be9
 8006b48:	08006be9 	.word	0x08006be9
 8006b4c:	08006be9 	.word	0x08006be9
 8006b50:	08006ba3 	.word	0x08006ba3
 8006b54:	08006be9 	.word	0x08006be9
 8006b58:	08006be9 	.word	0x08006be9
 8006b5c:	08006be9 	.word	0x08006be9
 8006b60:	08006bb1 	.word	0x08006bb1
 8006b64:	08006be9 	.word	0x08006be9
 8006b68:	08006be9 	.word	0x08006be9
 8006b6c:	08006be9 	.word	0x08006be9
 8006b70:	08006bbf 	.word	0x08006bbf
 8006b74:	08006be9 	.word	0x08006be9
 8006b78:	08006be9 	.word	0x08006be9
 8006b7c:	08006be9 	.word	0x08006be9
 8006b80:	08006bcd 	.word	0x08006bcd
 8006b84:	08006be9 	.word	0x08006be9
 8006b88:	08006be9 	.word	0x08006be9
 8006b8c:	08006be9 	.word	0x08006be9
 8006b90:	08006bdb 	.word	0x08006bdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68b9      	ldr	r1, [r7, #8]
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 facc 	bl	8007138 <TIM_OC1_SetConfig>
      break;
 8006ba0:	e023      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68b9      	ldr	r1, [r7, #8]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f000 fb37 	bl	800721c <TIM_OC2_SetConfig>
      break;
 8006bae:	e01c      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68b9      	ldr	r1, [r7, #8]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f000 fba8 	bl	800730c <TIM_OC3_SetConfig>
      break;
 8006bbc:	e015      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68b9      	ldr	r1, [r7, #8]
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f000 fc17 	bl	80073f8 <TIM_OC4_SetConfig>
      break;
 8006bca:	e00e      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68b9      	ldr	r1, [r7, #8]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f000 fc68 	bl	80074a8 <TIM_OC5_SetConfig>
      break;
 8006bd8:	e007      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68b9      	ldr	r1, [r7, #8]
 8006be0:	4618      	mov	r0, r3
 8006be2:	f000 fcb3 	bl	800754c <TIM_OC6_SetConfig>
      break;
 8006be6:	e000      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8006be8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3710      	adds	r7, #16
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e0fd      	b.n	8006e12 <HAL_TIM_PWM_ConfigChannel+0x216>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b14      	cmp	r3, #20
 8006c22:	f200 80f0 	bhi.w	8006e06 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006c26:	a201      	add	r2, pc, #4	; (adr r2, 8006c2c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c2c:	08006c81 	.word	0x08006c81
 8006c30:	08006e07 	.word	0x08006e07
 8006c34:	08006e07 	.word	0x08006e07
 8006c38:	08006e07 	.word	0x08006e07
 8006c3c:	08006cc1 	.word	0x08006cc1
 8006c40:	08006e07 	.word	0x08006e07
 8006c44:	08006e07 	.word	0x08006e07
 8006c48:	08006e07 	.word	0x08006e07
 8006c4c:	08006d03 	.word	0x08006d03
 8006c50:	08006e07 	.word	0x08006e07
 8006c54:	08006e07 	.word	0x08006e07
 8006c58:	08006e07 	.word	0x08006e07
 8006c5c:	08006d43 	.word	0x08006d43
 8006c60:	08006e07 	.word	0x08006e07
 8006c64:	08006e07 	.word	0x08006e07
 8006c68:	08006e07 	.word	0x08006e07
 8006c6c:	08006d85 	.word	0x08006d85
 8006c70:	08006e07 	.word	0x08006e07
 8006c74:	08006e07 	.word	0x08006e07
 8006c78:	08006e07 	.word	0x08006e07
 8006c7c:	08006dc5 	.word	0x08006dc5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68b9      	ldr	r1, [r7, #8]
 8006c86:	4618      	mov	r0, r3
 8006c88:	f000 fa56 	bl	8007138 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	699a      	ldr	r2, [r3, #24]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f042 0208 	orr.w	r2, r2, #8
 8006c9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	699a      	ldr	r2, [r3, #24]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f022 0204 	bic.w	r2, r2, #4
 8006caa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	6999      	ldr	r1, [r3, #24]
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	691a      	ldr	r2, [r3, #16]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	619a      	str	r2, [r3, #24]
      break;
 8006cbe:	e0a3      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68b9      	ldr	r1, [r7, #8]
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f000 faa8 	bl	800721c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	699a      	ldr	r2, [r3, #24]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	699a      	ldr	r2, [r3, #24]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6999      	ldr	r1, [r3, #24]
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	691b      	ldr	r3, [r3, #16]
 8006cf6:	021a      	lsls	r2, r3, #8
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	619a      	str	r2, [r3, #24]
      break;
 8006d00:	e082      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68b9      	ldr	r1, [r7, #8]
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f000 faff 	bl	800730c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	69da      	ldr	r2, [r3, #28]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f042 0208 	orr.w	r2, r2, #8
 8006d1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	69da      	ldr	r2, [r3, #28]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0204 	bic.w	r2, r2, #4
 8006d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	69d9      	ldr	r1, [r3, #28]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	691a      	ldr	r2, [r3, #16]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	61da      	str	r2, [r3, #28]
      break;
 8006d40:	e062      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68b9      	ldr	r1, [r7, #8]
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f000 fb55 	bl	80073f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	69da      	ldr	r2, [r3, #28]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	69da      	ldr	r2, [r3, #28]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	69d9      	ldr	r1, [r3, #28]
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	021a      	lsls	r2, r3, #8
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	430a      	orrs	r2, r1
 8006d80:	61da      	str	r2, [r3, #28]
      break;
 8006d82:	e041      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68b9      	ldr	r1, [r7, #8]
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f000 fb8c 	bl	80074a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f042 0208 	orr.w	r2, r2, #8
 8006d9e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f022 0204 	bic.w	r2, r2, #4
 8006dae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	691a      	ldr	r2, [r3, #16]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006dc2:	e021      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68b9      	ldr	r1, [r7, #8]
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f000 fbbe 	bl	800754c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006dde:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	021a      	lsls	r2, r3, #8
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	430a      	orrs	r2, r1
 8006e02:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006e04:	e000      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006e06:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e10:	2300      	movs	r3, #0
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3710      	adds	r7, #16
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop

08006e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d101      	bne.n	8006e34 <HAL_TIM_ConfigClockSource+0x18>
 8006e30:	2302      	movs	r3, #2
 8006e32:	e0b3      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x180>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	4b55      	ldr	r3, [pc, #340]	; (8006fa4 <HAL_TIM_ConfigClockSource+0x188>)
 8006e50:	4013      	ands	r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e6c:	d03e      	beq.n	8006eec <HAL_TIM_ConfigClockSource+0xd0>
 8006e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e72:	f200 8087 	bhi.w	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e7a:	f000 8085 	beq.w	8006f88 <HAL_TIM_ConfigClockSource+0x16c>
 8006e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e82:	d87f      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006e84:	2b70      	cmp	r3, #112	; 0x70
 8006e86:	d01a      	beq.n	8006ebe <HAL_TIM_ConfigClockSource+0xa2>
 8006e88:	2b70      	cmp	r3, #112	; 0x70
 8006e8a:	d87b      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006e8c:	2b60      	cmp	r3, #96	; 0x60
 8006e8e:	d050      	beq.n	8006f32 <HAL_TIM_ConfigClockSource+0x116>
 8006e90:	2b60      	cmp	r3, #96	; 0x60
 8006e92:	d877      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006e94:	2b50      	cmp	r3, #80	; 0x50
 8006e96:	d03c      	beq.n	8006f12 <HAL_TIM_ConfigClockSource+0xf6>
 8006e98:	2b50      	cmp	r3, #80	; 0x50
 8006e9a:	d873      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006e9c:	2b40      	cmp	r3, #64	; 0x40
 8006e9e:	d058      	beq.n	8006f52 <HAL_TIM_ConfigClockSource+0x136>
 8006ea0:	2b40      	cmp	r3, #64	; 0x40
 8006ea2:	d86f      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006ea4:	2b30      	cmp	r3, #48	; 0x30
 8006ea6:	d064      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x156>
 8006ea8:	2b30      	cmp	r3, #48	; 0x30
 8006eaa:	d86b      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006eac:	2b20      	cmp	r3, #32
 8006eae:	d060      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x156>
 8006eb0:	2b20      	cmp	r3, #32
 8006eb2:	d867      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d05c      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x156>
 8006eb8:	2b10      	cmp	r3, #16
 8006eba:	d05a      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006ebc:	e062      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6818      	ldr	r0, [r3, #0]
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	6899      	ldr	r1, [r3, #8]
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	f000 fc0b 	bl	80076e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ee0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	609a      	str	r2, [r3, #8]
      break;
 8006eea:	e04e      	b.n	8006f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6818      	ldr	r0, [r3, #0]
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	6899      	ldr	r1, [r3, #8]
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f000 fbf4 	bl	80076e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689a      	ldr	r2, [r3, #8]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f0e:	609a      	str	r2, [r3, #8]
      break;
 8006f10:	e03b      	b.n	8006f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6818      	ldr	r0, [r3, #0]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	6859      	ldr	r1, [r3, #4]
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	f000 fb68 	bl	80075f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2150      	movs	r1, #80	; 0x50
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f000 fbc1 	bl	80076b2 <TIM_ITRx_SetConfig>
      break;
 8006f30:	e02b      	b.n	8006f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6818      	ldr	r0, [r3, #0]
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	6859      	ldr	r1, [r3, #4]
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	461a      	mov	r2, r3
 8006f40:	f000 fb87 	bl	8007652 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2160      	movs	r1, #96	; 0x60
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f000 fbb1 	bl	80076b2 <TIM_ITRx_SetConfig>
      break;
 8006f50:	e01b      	b.n	8006f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6818      	ldr	r0, [r3, #0]
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	6859      	ldr	r1, [r3, #4]
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	f000 fb48 	bl	80075f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2140      	movs	r1, #64	; 0x40
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f000 fba1 	bl	80076b2 <TIM_ITRx_SetConfig>
      break;
 8006f70:	e00b      	b.n	8006f8a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	4610      	mov	r0, r2
 8006f7e:	f000 fb98 	bl	80076b2 <TIM_ITRx_SetConfig>
        break;
 8006f82:	e002      	b.n	8006f8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006f84:	bf00      	nop
 8006f86:	e000      	b.n	8006f8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006f88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	fffeff88 	.word	0xfffeff88

08006fa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fc4:	bf00      	nop
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b083      	sub	sp, #12
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fd8:	bf00      	nop
 8006fda:	370c      	adds	r7, #12
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr

08006fe4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a40      	ldr	r2, [pc, #256]	; (800710c <TIM_Base_SetConfig+0x114>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d013      	beq.n	8007038 <TIM_Base_SetConfig+0x40>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007016:	d00f      	beq.n	8007038 <TIM_Base_SetConfig+0x40>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a3d      	ldr	r2, [pc, #244]	; (8007110 <TIM_Base_SetConfig+0x118>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d00b      	beq.n	8007038 <TIM_Base_SetConfig+0x40>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a3c      	ldr	r2, [pc, #240]	; (8007114 <TIM_Base_SetConfig+0x11c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d007      	beq.n	8007038 <TIM_Base_SetConfig+0x40>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a3b      	ldr	r2, [pc, #236]	; (8007118 <TIM_Base_SetConfig+0x120>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d003      	beq.n	8007038 <TIM_Base_SetConfig+0x40>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a3a      	ldr	r2, [pc, #232]	; (800711c <TIM_Base_SetConfig+0x124>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d108      	bne.n	800704a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800703e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	4313      	orrs	r3, r2
 8007048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a2f      	ldr	r2, [pc, #188]	; (800710c <TIM_Base_SetConfig+0x114>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d02b      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007058:	d027      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a2c      	ldr	r2, [pc, #176]	; (8007110 <TIM_Base_SetConfig+0x118>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d023      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a2b      	ldr	r2, [pc, #172]	; (8007114 <TIM_Base_SetConfig+0x11c>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d01f      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a2a      	ldr	r2, [pc, #168]	; (8007118 <TIM_Base_SetConfig+0x120>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d01b      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a29      	ldr	r2, [pc, #164]	; (800711c <TIM_Base_SetConfig+0x124>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d017      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a28      	ldr	r2, [pc, #160]	; (8007120 <TIM_Base_SetConfig+0x128>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d013      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a27      	ldr	r2, [pc, #156]	; (8007124 <TIM_Base_SetConfig+0x12c>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d00f      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a26      	ldr	r2, [pc, #152]	; (8007128 <TIM_Base_SetConfig+0x130>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d00b      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a25      	ldr	r2, [pc, #148]	; (800712c <TIM_Base_SetConfig+0x134>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d007      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a24      	ldr	r2, [pc, #144]	; (8007130 <TIM_Base_SetConfig+0x138>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d003      	beq.n	80070aa <TIM_Base_SetConfig+0xb2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a23      	ldr	r2, [pc, #140]	; (8007134 <TIM_Base_SetConfig+0x13c>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d108      	bne.n	80070bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	695b      	ldr	r3, [r3, #20]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	689a      	ldr	r2, [r3, #8]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a0a      	ldr	r2, [pc, #40]	; (800710c <TIM_Base_SetConfig+0x114>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d003      	beq.n	80070f0 <TIM_Base_SetConfig+0xf8>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a0c      	ldr	r2, [pc, #48]	; (800711c <TIM_Base_SetConfig+0x124>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d103      	bne.n	80070f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	691a      	ldr	r2, [r3, #16]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	615a      	str	r2, [r3, #20]
}
 80070fe:	bf00      	nop
 8007100:	3714      	adds	r7, #20
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	40010000 	.word	0x40010000
 8007110:	40000400 	.word	0x40000400
 8007114:	40000800 	.word	0x40000800
 8007118:	40000c00 	.word	0x40000c00
 800711c:	40010400 	.word	0x40010400
 8007120:	40014000 	.word	0x40014000
 8007124:	40014400 	.word	0x40014400
 8007128:	40014800 	.word	0x40014800
 800712c:	40001800 	.word	0x40001800
 8007130:	40001c00 	.word	0x40001c00
 8007134:	40002000 	.word	0x40002000

08007138 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007138:	b480      	push	{r7}
 800713a:	b087      	sub	sp, #28
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	f023 0201 	bic.w	r2, r3, #1
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a1b      	ldr	r3, [r3, #32]
 8007152:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	4b2b      	ldr	r3, [pc, #172]	; (8007210 <TIM_OC1_SetConfig+0xd8>)
 8007164:	4013      	ands	r3, r2
 8007166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f023 0303 	bic.w	r3, r3, #3
 800716e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	f023 0302 	bic.w	r3, r3, #2
 8007180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	697a      	ldr	r2, [r7, #20]
 8007188:	4313      	orrs	r3, r2
 800718a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a21      	ldr	r2, [pc, #132]	; (8007214 <TIM_OC1_SetConfig+0xdc>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d003      	beq.n	800719c <TIM_OC1_SetConfig+0x64>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a20      	ldr	r2, [pc, #128]	; (8007218 <TIM_OC1_SetConfig+0xe0>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d10c      	bne.n	80071b6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f023 0308 	bic.w	r3, r3, #8
 80071a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f023 0304 	bic.w	r3, r3, #4
 80071b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a16      	ldr	r2, [pc, #88]	; (8007214 <TIM_OC1_SetConfig+0xdc>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d003      	beq.n	80071c6 <TIM_OC1_SetConfig+0x8e>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a15      	ldr	r2, [pc, #84]	; (8007218 <TIM_OC1_SetConfig+0xe0>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d111      	bne.n	80071ea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	4313      	orrs	r3, r2
 80071de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	685a      	ldr	r2, [r3, #4]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	697a      	ldr	r2, [r7, #20]
 8007202:	621a      	str	r2, [r3, #32]
}
 8007204:	bf00      	nop
 8007206:	371c      	adds	r7, #28
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr
 8007210:	fffeff8f 	.word	0xfffeff8f
 8007214:	40010000 	.word	0x40010000
 8007218:	40010400 	.word	0x40010400

0800721c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800721c:	b480      	push	{r7}
 800721e:	b087      	sub	sp, #28
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	f023 0210 	bic.w	r2, r3, #16
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	4b2e      	ldr	r3, [pc, #184]	; (8007300 <TIM_OC2_SetConfig+0xe4>)
 8007248:	4013      	ands	r3, r2
 800724a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	021b      	lsls	r3, r3, #8
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	4313      	orrs	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f023 0320 	bic.w	r3, r3, #32
 8007266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	011b      	lsls	r3, r3, #4
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	4313      	orrs	r3, r2
 8007272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a23      	ldr	r2, [pc, #140]	; (8007304 <TIM_OC2_SetConfig+0xe8>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d003      	beq.n	8007284 <TIM_OC2_SetConfig+0x68>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a22      	ldr	r2, [pc, #136]	; (8007308 <TIM_OC2_SetConfig+0xec>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d10d      	bne.n	80072a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800728a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	011b      	lsls	r3, r3, #4
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	4313      	orrs	r3, r2
 8007296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800729e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a18      	ldr	r2, [pc, #96]	; (8007304 <TIM_OC2_SetConfig+0xe8>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d003      	beq.n	80072b0 <TIM_OC2_SetConfig+0x94>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a17      	ldr	r2, [pc, #92]	; (8007308 <TIM_OC2_SetConfig+0xec>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d113      	bne.n	80072d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80072b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	693a      	ldr	r2, [r7, #16]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	68fa      	ldr	r2, [r7, #12]
 80072e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685a      	ldr	r2, [r3, #4]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	621a      	str	r2, [r3, #32]
}
 80072f2:	bf00      	nop
 80072f4:	371c      	adds	r7, #28
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	feff8fff 	.word	0xfeff8fff
 8007304:	40010000 	.word	0x40010000
 8007308:	40010400 	.word	0x40010400

0800730c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800730c:	b480      	push	{r7}
 800730e:	b087      	sub	sp, #28
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	69db      	ldr	r3, [r3, #28]
 8007332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	4b2d      	ldr	r3, [pc, #180]	; (80073ec <TIM_OC3_SetConfig+0xe0>)
 8007338:	4013      	ands	r3, r2
 800733a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f023 0303 	bic.w	r3, r3, #3
 8007342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	021b      	lsls	r3, r3, #8
 800735c:	697a      	ldr	r2, [r7, #20]
 800735e:	4313      	orrs	r3, r2
 8007360:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a22      	ldr	r2, [pc, #136]	; (80073f0 <TIM_OC3_SetConfig+0xe4>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d003      	beq.n	8007372 <TIM_OC3_SetConfig+0x66>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a21      	ldr	r2, [pc, #132]	; (80073f4 <TIM_OC3_SetConfig+0xe8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d10d      	bne.n	800738e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007378:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	021b      	lsls	r3, r3, #8
 8007380:	697a      	ldr	r2, [r7, #20]
 8007382:	4313      	orrs	r3, r2
 8007384:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800738c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a17      	ldr	r2, [pc, #92]	; (80073f0 <TIM_OC3_SetConfig+0xe4>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d003      	beq.n	800739e <TIM_OC3_SetConfig+0x92>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a16      	ldr	r2, [pc, #88]	; (80073f4 <TIM_OC3_SetConfig+0xe8>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d113      	bne.n	80073c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	011b      	lsls	r3, r3, #4
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	011b      	lsls	r3, r3, #4
 80073c0:	693a      	ldr	r2, [r7, #16]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	697a      	ldr	r2, [r7, #20]
 80073de:	621a      	str	r2, [r3, #32]
}
 80073e0:	bf00      	nop
 80073e2:	371c      	adds	r7, #28
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr
 80073ec:	fffeff8f 	.word	0xfffeff8f
 80073f0:	40010000 	.word	0x40010000
 80073f4:	40010400 	.word	0x40010400

080073f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b087      	sub	sp, #28
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a1b      	ldr	r3, [r3, #32]
 8007406:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	69db      	ldr	r3, [r3, #28]
 800741e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	4b1e      	ldr	r3, [pc, #120]	; (800749c <TIM_OC4_SetConfig+0xa4>)
 8007424:	4013      	ands	r3, r2
 8007426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800742e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	021b      	lsls	r3, r3, #8
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007442:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	031b      	lsls	r3, r3, #12
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4313      	orrs	r3, r2
 800744e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a13      	ldr	r2, [pc, #76]	; (80074a0 <TIM_OC4_SetConfig+0xa8>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d003      	beq.n	8007460 <TIM_OC4_SetConfig+0x68>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a12      	ldr	r2, [pc, #72]	; (80074a4 <TIM_OC4_SetConfig+0xac>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d109      	bne.n	8007474 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007466:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	695b      	ldr	r3, [r3, #20]
 800746c:	019b      	lsls	r3, r3, #6
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	4313      	orrs	r3, r2
 8007472:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685a      	ldr	r2, [r3, #4]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	693a      	ldr	r2, [r7, #16]
 800748c:	621a      	str	r2, [r3, #32]
}
 800748e:	bf00      	nop
 8007490:	371c      	adds	r7, #28
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	feff8fff 	.word	0xfeff8fff
 80074a0:	40010000 	.word	0x40010000
 80074a4:	40010400 	.word	0x40010400

080074a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a1b      	ldr	r3, [r3, #32]
 80074b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6a1b      	ldr	r3, [r3, #32]
 80074c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	4b1b      	ldr	r3, [pc, #108]	; (8007540 <TIM_OC5_SetConfig+0x98>)
 80074d4:	4013      	ands	r3, r2
 80074d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	4313      	orrs	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80074e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	041b      	lsls	r3, r3, #16
 80074f0:	693a      	ldr	r2, [r7, #16]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a12      	ldr	r2, [pc, #72]	; (8007544 <TIM_OC5_SetConfig+0x9c>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d003      	beq.n	8007506 <TIM_OC5_SetConfig+0x5e>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a11      	ldr	r2, [pc, #68]	; (8007548 <TIM_OC5_SetConfig+0xa0>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d109      	bne.n	800751a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800750c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	021b      	lsls	r3, r3, #8
 8007514:	697a      	ldr	r2, [r7, #20]
 8007516:	4313      	orrs	r3, r2
 8007518:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	621a      	str	r2, [r3, #32]
}
 8007534:	bf00      	nop
 8007536:	371c      	adds	r7, #28
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr
 8007540:	fffeff8f 	.word	0xfffeff8f
 8007544:	40010000 	.word	0x40010000
 8007548:	40010400 	.word	0x40010400

0800754c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800754c:	b480      	push	{r7}
 800754e:	b087      	sub	sp, #28
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a1b      	ldr	r3, [r3, #32]
 800755a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007574:	68fa      	ldr	r2, [r7, #12]
 8007576:	4b1c      	ldr	r3, [pc, #112]	; (80075e8 <TIM_OC6_SetConfig+0x9c>)
 8007578:	4013      	ands	r3, r2
 800757a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	021b      	lsls	r3, r3, #8
 8007582:	68fa      	ldr	r2, [r7, #12]
 8007584:	4313      	orrs	r3, r2
 8007586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800758e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	051b      	lsls	r3, r3, #20
 8007596:	693a      	ldr	r2, [r7, #16]
 8007598:	4313      	orrs	r3, r2
 800759a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4a13      	ldr	r2, [pc, #76]	; (80075ec <TIM_OC6_SetConfig+0xa0>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d003      	beq.n	80075ac <TIM_OC6_SetConfig+0x60>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a12      	ldr	r2, [pc, #72]	; (80075f0 <TIM_OC6_SetConfig+0xa4>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d109      	bne.n	80075c0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	695b      	ldr	r3, [r3, #20]
 80075b8:	029b      	lsls	r3, r3, #10
 80075ba:	697a      	ldr	r2, [r7, #20]
 80075bc:	4313      	orrs	r3, r2
 80075be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	685a      	ldr	r2, [r3, #4]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	693a      	ldr	r2, [r7, #16]
 80075d8:	621a      	str	r2, [r3, #32]
}
 80075da:	bf00      	nop
 80075dc:	371c      	adds	r7, #28
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	feff8fff 	.word	0xfeff8fff
 80075ec:	40010000 	.word	0x40010000
 80075f0:	40010400 	.word	0x40010400

080075f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b087      	sub	sp, #28
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6a1b      	ldr	r3, [r3, #32]
 800760a:	f023 0201 	bic.w	r2, r3, #1
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	699b      	ldr	r3, [r3, #24]
 8007616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800761e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	011b      	lsls	r3, r3, #4
 8007624:	693a      	ldr	r2, [r7, #16]
 8007626:	4313      	orrs	r3, r2
 8007628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f023 030a 	bic.w	r3, r3, #10
 8007630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007632:	697a      	ldr	r2, [r7, #20]
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	4313      	orrs	r3, r2
 8007638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	697a      	ldr	r2, [r7, #20]
 8007644:	621a      	str	r2, [r3, #32]
}
 8007646:	bf00      	nop
 8007648:	371c      	adds	r7, #28
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007652:	b480      	push	{r7}
 8007654:	b087      	sub	sp, #28
 8007656:	af00      	add	r7, sp, #0
 8007658:	60f8      	str	r0, [r7, #12]
 800765a:	60b9      	str	r1, [r7, #8]
 800765c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	f023 0210 	bic.w	r2, r3, #16
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6a1b      	ldr	r3, [r3, #32]
 8007674:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800767c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	031b      	lsls	r3, r3, #12
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	4313      	orrs	r3, r2
 8007686:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800768e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	011b      	lsls	r3, r3, #4
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	4313      	orrs	r3, r2
 8007698:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	697a      	ldr	r2, [r7, #20]
 800769e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	621a      	str	r2, [r3, #32]
}
 80076a6:	bf00      	nop
 80076a8:	371c      	adds	r7, #28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b085      	sub	sp, #20
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
 80076ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076ca:	683a      	ldr	r2, [r7, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	f043 0307 	orr.w	r3, r3, #7
 80076d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	609a      	str	r2, [r3, #8]
}
 80076dc:	bf00      	nop
 80076de:	3714      	adds	r7, #20
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b087      	sub	sp, #28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
 80076f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007702:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	021a      	lsls	r2, r3, #8
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	431a      	orrs	r2, r3
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	4313      	orrs	r3, r2
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	4313      	orrs	r3, r2
 8007714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	609a      	str	r2, [r3, #8]
}
 800771c:	bf00      	nop
 800771e:	371c      	adds	r7, #28
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007728:	b480      	push	{r7}
 800772a:	b087      	sub	sp, #28
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	f003 031f 	and.w	r3, r3, #31
 800773a:	2201      	movs	r2, #1
 800773c:	fa02 f303 	lsl.w	r3, r2, r3
 8007740:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6a1a      	ldr	r2, [r3, #32]
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	43db      	mvns	r3, r3
 800774a:	401a      	ands	r2, r3
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a1a      	ldr	r2, [r3, #32]
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	f003 031f 	and.w	r3, r3, #31
 800775a:	6879      	ldr	r1, [r7, #4]
 800775c:	fa01 f303 	lsl.w	r3, r1, r3
 8007760:	431a      	orrs	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	621a      	str	r2, [r3, #32]
}
 8007766:	bf00      	nop
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
	...

08007774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007784:	2b01      	cmp	r3, #1
 8007786:	d101      	bne.n	800778c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007788:	2302      	movs	r3, #2
 800778a:	e06d      	b.n	8007868 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a30      	ldr	r2, [pc, #192]	; (8007874 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d004      	beq.n	80077c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a2f      	ldr	r2, [pc, #188]	; (8007878 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d108      	bne.n	80077d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80077c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a20      	ldr	r2, [pc, #128]	; (8007874 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d022      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077fe:	d01d      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a1d      	ldr	r2, [pc, #116]	; (800787c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d018      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a1c      	ldr	r2, [pc, #112]	; (8007880 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d013      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a1a      	ldr	r2, [pc, #104]	; (8007884 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d00e      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a15      	ldr	r2, [pc, #84]	; (8007878 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d009      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a16      	ldr	r2, [pc, #88]	; (8007888 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d004      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a15      	ldr	r2, [pc, #84]	; (800788c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d10c      	bne.n	8007856 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007842:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	68ba      	ldr	r2, [r7, #8]
 800784a:	4313      	orrs	r3, r2
 800784c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2201      	movs	r2, #1
 800785a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007866:	2300      	movs	r3, #0
}
 8007868:	4618      	mov	r0, r3
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr
 8007874:	40010000 	.word	0x40010000
 8007878:	40010400 	.word	0x40010400
 800787c:	40000400 	.word	0x40000400
 8007880:	40000800 	.word	0x40000800
 8007884:	40000c00 	.word	0x40000c00
 8007888:	40014000 	.word	0x40014000
 800788c:	40001800 	.word	0x40001800

08007890 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007898:	bf00      	nop
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e040      	b.n	8007960 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d106      	bne.n	80078f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f7fa fd60 	bl	80023b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2224      	movs	r2, #36	; 0x24
 80078f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f022 0201 	bic.w	r2, r2, #1
 8007908:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 fa56 	bl	8007dbc <UART_SetConfig>
 8007910:	4603      	mov	r3, r0
 8007912:	2b01      	cmp	r3, #1
 8007914:	d101      	bne.n	800791a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e022      	b.n	8007960 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791e:	2b00      	cmp	r3, #0
 8007920:	d002      	beq.n	8007928 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 fcac 	bl	8008280 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	685a      	ldr	r2, [r3, #4]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007936:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	689a      	ldr	r2, [r3, #8]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007946:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f042 0201 	orr.w	r2, r2, #1
 8007956:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 fd33 	bl	80083c4 <UART_CheckIdleState>
 800795e:	4603      	mov	r3, r0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b088      	sub	sp, #32
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	69db      	ldr	r3, [r3, #28]
 8007976:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007988:	69fa      	ldr	r2, [r7, #28]
 800798a:	f640 030f 	movw	r3, #2063	; 0x80f
 800798e:	4013      	ands	r3, r2
 8007990:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d113      	bne.n	80079c0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	f003 0320 	and.w	r3, r3, #32
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00e      	beq.n	80079c0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	f003 0320 	and.w	r3, r3, #32
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d009      	beq.n	80079c0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 81cc 	beq.w	8007d4e <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	4798      	blx	r3
      }
      return;
 80079be:	e1c6      	b.n	8007d4e <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	f000 80e3 	beq.w	8007b8e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f003 0301 	and.w	r3, r3, #1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d105      	bne.n	80079de <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	4ba5      	ldr	r3, [pc, #660]	; (8007c6c <HAL_UART_IRQHandler+0x304>)
 80079d6:	4013      	ands	r3, r2
 80079d8:	2b00      	cmp	r3, #0
 80079da:	f000 80d8 	beq.w	8007b8e <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d010      	beq.n	8007a0a <HAL_UART_IRQHandler+0xa2>
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00b      	beq.n	8007a0a <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2201      	movs	r2, #1
 80079f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a00:	f043 0201 	orr.w	r2, r3, #1
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	f003 0302 	and.w	r3, r3, #2
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d010      	beq.n	8007a36 <HAL_UART_IRQHandler+0xce>
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00b      	beq.n	8007a36 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2202      	movs	r2, #2
 8007a24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a2c:	f043 0204 	orr.w	r2, r3, #4
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	f003 0304 	and.w	r3, r3, #4
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d010      	beq.n	8007a62 <HAL_UART_IRQHandler+0xfa>
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00b      	beq.n	8007a62 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	2204      	movs	r2, #4
 8007a50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a58:	f043 0202 	orr.w	r2, r3, #2
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	f003 0308 	and.w	r3, r3, #8
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d015      	beq.n	8007a98 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a6c:	69bb      	ldr	r3, [r7, #24]
 8007a6e:	f003 0320 	and.w	r3, r3, #32
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d104      	bne.n	8007a80 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00b      	beq.n	8007a98 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2208      	movs	r2, #8
 8007a86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a8e:	f043 0208 	orr.w	r2, r3, #8
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d011      	beq.n	8007ac6 <HAL_UART_IRQHandler+0x15e>
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00c      	beq.n	8007ac6 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007abc:	f043 0220 	orr.w	r2, r3, #32
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 8140 	beq.w	8007d52 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	f003 0320 	and.w	r3, r3, #32
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00c      	beq.n	8007af6 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	f003 0320 	and.w	r3, r3, #32
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d007      	beq.n	8007af6 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007afc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b08:	2b40      	cmp	r3, #64	; 0x40
 8007b0a:	d004      	beq.n	8007b16 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d031      	beq.n	8007b7a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fd19 	bl	800854e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b26:	2b40      	cmp	r3, #64	; 0x40
 8007b28:	d123      	bne.n	8007b72 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	689a      	ldr	r2, [r3, #8]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b38:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d013      	beq.n	8007b6a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b46:	4a4a      	ldr	r2, [pc, #296]	; (8007c70 <HAL_UART_IRQHandler+0x308>)
 8007b48:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7fb fee0 	bl	8003914 <HAL_DMA_Abort_IT>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d017      	beq.n	8007b8a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007b64:	4610      	mov	r0, r2
 8007b66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b68:	e00f      	b.n	8007b8a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f906 	bl	8007d7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b70:	e00b      	b.n	8007b8a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f902 	bl	8007d7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b78:	e007      	b.n	8007b8a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f8fe 	bl	8007d7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007b88:	e0e3      	b.n	8007d52 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b8a:	bf00      	nop
    return;
 8007b8c:	e0e1      	b.n	8007d52 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	f040 80a7 	bne.w	8007ce6 <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	f003 0310 	and.w	r3, r3, #16
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f000 80a1 	beq.w	8007ce6 <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	f003 0310 	and.w	r3, r3, #16
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	f000 809b 	beq.w	8007ce6 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2210      	movs	r2, #16
 8007bb6:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bc2:	2b40      	cmp	r3, #64	; 0x40
 8007bc4:	d156      	bne.n	8007c74 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8007bd0:	893b      	ldrh	r3, [r7, #8]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f000 80bf 	beq.w	8007d56 <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007bde:	893a      	ldrh	r2, [r7, #8]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	f080 80b8 	bcs.w	8007d56 <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	893a      	ldrh	r2, [r7, #8]
 8007bea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bf8:	d02a      	beq.n	8007c50 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007c08:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	689a      	ldr	r2, [r3, #8]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f022 0201 	bic.w	r2, r2, #1
 8007c18:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	689a      	ldr	r2, [r3, #8]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c28:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f022 0210 	bic.w	r2, r2, #16
 8007c44:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fb fdf2 	bl	8003834 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	1ad3      	subs	r3, r2, r3
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	4619      	mov	r1, r3
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f000 f893 	bl	8007d90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c6a:	e074      	b.n	8007d56 <HAL_UART_IRQHandler+0x3ee>
 8007c6c:	04000120 	.word	0x04000120
 8007c70:	080085ad 	.word	0x080085ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	1ad3      	subs	r3, r2, r3
 8007c84:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d063      	beq.n	8007d5a <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8007c92:	897b      	ldrh	r3, [r7, #10]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d060      	beq.n	8007d5a <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007ca6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689a      	ldr	r2, [r3, #8]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f022 0201 	bic.w	r2, r2, #1
 8007cb6:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2220      	movs	r2, #32
 8007cbc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0210 	bic.w	r2, r2, #16
 8007cd8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007cda:	897b      	ldrh	r3, [r7, #10]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 f856 	bl	8007d90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007ce4:	e039      	b.n	8007d5a <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007ce6:	69fb      	ldr	r3, [r7, #28]
 8007ce8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d00d      	beq.n	8007d0c <HAL_UART_IRQHandler+0x3a4>
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d008      	beq.n	8007d0c <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007d02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f000 f84f 	bl	8007da8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d0a:	e029      	b.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00d      	beq.n	8007d32 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d008      	beq.n	8007d32 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d01a      	beq.n	8007d5e <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	4798      	blx	r3
    }
    return;
 8007d30:	e015      	b.n	8007d5e <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d011      	beq.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d00c      	beq.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 fc46 	bl	80085d8 <UART_EndTransmit_IT>
    return;
 8007d4c:	e008      	b.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
      return;
 8007d4e:	bf00      	nop
 8007d50:	e006      	b.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
    return;
 8007d52:	bf00      	nop
 8007d54:	e004      	b.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
      return;
 8007d56:	bf00      	nop
 8007d58:	e002      	b.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
      return;
 8007d5a:	bf00      	nop
 8007d5c:	e000      	b.n	8007d60 <HAL_UART_IRQHandler+0x3f8>
    return;
 8007d5e:	bf00      	nop
  }

}
 8007d60:	3720      	adds	r7, #32
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop

08007d68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d84:	bf00      	nop
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	460b      	mov	r3, r1
 8007d9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b088      	sub	sp, #32
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	689a      	ldr	r2, [r3, #8]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	431a      	orrs	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	695b      	ldr	r3, [r3, #20]
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	69db      	ldr	r3, [r3, #28]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	4ba7      	ldr	r3, [pc, #668]	; (8008084 <UART_SetConfig+0x2c8>)
 8007de8:	4013      	ands	r3, r2
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	6812      	ldr	r2, [r2, #0]
 8007dee:	6979      	ldr	r1, [r7, #20]
 8007df0:	430b      	orrs	r3, r1
 8007df2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	68da      	ldr	r2, [r3, #12]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	699b      	ldr	r3, [r3, #24]
 8007e0e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	697a      	ldr	r2, [r7, #20]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a95      	ldr	r2, [pc, #596]	; (8008088 <UART_SetConfig+0x2cc>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d120      	bne.n	8007e7a <UART_SetConfig+0xbe>
 8007e38:	4b94      	ldr	r3, [pc, #592]	; (800808c <UART_SetConfig+0x2d0>)
 8007e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e3e:	f003 0303 	and.w	r3, r3, #3
 8007e42:	2b03      	cmp	r3, #3
 8007e44:	d816      	bhi.n	8007e74 <UART_SetConfig+0xb8>
 8007e46:	a201      	add	r2, pc, #4	; (adr r2, 8007e4c <UART_SetConfig+0x90>)
 8007e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4c:	08007e5d 	.word	0x08007e5d
 8007e50:	08007e69 	.word	0x08007e69
 8007e54:	08007e63 	.word	0x08007e63
 8007e58:	08007e6f 	.word	0x08007e6f
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	77fb      	strb	r3, [r7, #31]
 8007e60:	e14f      	b.n	8008102 <UART_SetConfig+0x346>
 8007e62:	2302      	movs	r3, #2
 8007e64:	77fb      	strb	r3, [r7, #31]
 8007e66:	e14c      	b.n	8008102 <UART_SetConfig+0x346>
 8007e68:	2304      	movs	r3, #4
 8007e6a:	77fb      	strb	r3, [r7, #31]
 8007e6c:	e149      	b.n	8008102 <UART_SetConfig+0x346>
 8007e6e:	2308      	movs	r3, #8
 8007e70:	77fb      	strb	r3, [r7, #31]
 8007e72:	e146      	b.n	8008102 <UART_SetConfig+0x346>
 8007e74:	2310      	movs	r3, #16
 8007e76:	77fb      	strb	r3, [r7, #31]
 8007e78:	e143      	b.n	8008102 <UART_SetConfig+0x346>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a84      	ldr	r2, [pc, #528]	; (8008090 <UART_SetConfig+0x2d4>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d132      	bne.n	8007eea <UART_SetConfig+0x12e>
 8007e84:	4b81      	ldr	r3, [pc, #516]	; (800808c <UART_SetConfig+0x2d0>)
 8007e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e8a:	f003 030c 	and.w	r3, r3, #12
 8007e8e:	2b0c      	cmp	r3, #12
 8007e90:	d828      	bhi.n	8007ee4 <UART_SetConfig+0x128>
 8007e92:	a201      	add	r2, pc, #4	; (adr r2, 8007e98 <UART_SetConfig+0xdc>)
 8007e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e98:	08007ecd 	.word	0x08007ecd
 8007e9c:	08007ee5 	.word	0x08007ee5
 8007ea0:	08007ee5 	.word	0x08007ee5
 8007ea4:	08007ee5 	.word	0x08007ee5
 8007ea8:	08007ed9 	.word	0x08007ed9
 8007eac:	08007ee5 	.word	0x08007ee5
 8007eb0:	08007ee5 	.word	0x08007ee5
 8007eb4:	08007ee5 	.word	0x08007ee5
 8007eb8:	08007ed3 	.word	0x08007ed3
 8007ebc:	08007ee5 	.word	0x08007ee5
 8007ec0:	08007ee5 	.word	0x08007ee5
 8007ec4:	08007ee5 	.word	0x08007ee5
 8007ec8:	08007edf 	.word	0x08007edf
 8007ecc:	2300      	movs	r3, #0
 8007ece:	77fb      	strb	r3, [r7, #31]
 8007ed0:	e117      	b.n	8008102 <UART_SetConfig+0x346>
 8007ed2:	2302      	movs	r3, #2
 8007ed4:	77fb      	strb	r3, [r7, #31]
 8007ed6:	e114      	b.n	8008102 <UART_SetConfig+0x346>
 8007ed8:	2304      	movs	r3, #4
 8007eda:	77fb      	strb	r3, [r7, #31]
 8007edc:	e111      	b.n	8008102 <UART_SetConfig+0x346>
 8007ede:	2308      	movs	r3, #8
 8007ee0:	77fb      	strb	r3, [r7, #31]
 8007ee2:	e10e      	b.n	8008102 <UART_SetConfig+0x346>
 8007ee4:	2310      	movs	r3, #16
 8007ee6:	77fb      	strb	r3, [r7, #31]
 8007ee8:	e10b      	b.n	8008102 <UART_SetConfig+0x346>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a69      	ldr	r2, [pc, #420]	; (8008094 <UART_SetConfig+0x2d8>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d120      	bne.n	8007f36 <UART_SetConfig+0x17a>
 8007ef4:	4b65      	ldr	r3, [pc, #404]	; (800808c <UART_SetConfig+0x2d0>)
 8007ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007efa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007efe:	2b30      	cmp	r3, #48	; 0x30
 8007f00:	d013      	beq.n	8007f2a <UART_SetConfig+0x16e>
 8007f02:	2b30      	cmp	r3, #48	; 0x30
 8007f04:	d814      	bhi.n	8007f30 <UART_SetConfig+0x174>
 8007f06:	2b20      	cmp	r3, #32
 8007f08:	d009      	beq.n	8007f1e <UART_SetConfig+0x162>
 8007f0a:	2b20      	cmp	r3, #32
 8007f0c:	d810      	bhi.n	8007f30 <UART_SetConfig+0x174>
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d002      	beq.n	8007f18 <UART_SetConfig+0x15c>
 8007f12:	2b10      	cmp	r3, #16
 8007f14:	d006      	beq.n	8007f24 <UART_SetConfig+0x168>
 8007f16:	e00b      	b.n	8007f30 <UART_SetConfig+0x174>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	77fb      	strb	r3, [r7, #31]
 8007f1c:	e0f1      	b.n	8008102 <UART_SetConfig+0x346>
 8007f1e:	2302      	movs	r3, #2
 8007f20:	77fb      	strb	r3, [r7, #31]
 8007f22:	e0ee      	b.n	8008102 <UART_SetConfig+0x346>
 8007f24:	2304      	movs	r3, #4
 8007f26:	77fb      	strb	r3, [r7, #31]
 8007f28:	e0eb      	b.n	8008102 <UART_SetConfig+0x346>
 8007f2a:	2308      	movs	r3, #8
 8007f2c:	77fb      	strb	r3, [r7, #31]
 8007f2e:	e0e8      	b.n	8008102 <UART_SetConfig+0x346>
 8007f30:	2310      	movs	r3, #16
 8007f32:	77fb      	strb	r3, [r7, #31]
 8007f34:	e0e5      	b.n	8008102 <UART_SetConfig+0x346>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a57      	ldr	r2, [pc, #348]	; (8008098 <UART_SetConfig+0x2dc>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d120      	bne.n	8007f82 <UART_SetConfig+0x1c6>
 8007f40:	4b52      	ldr	r3, [pc, #328]	; (800808c <UART_SetConfig+0x2d0>)
 8007f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f46:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007f4a:	2bc0      	cmp	r3, #192	; 0xc0
 8007f4c:	d013      	beq.n	8007f76 <UART_SetConfig+0x1ba>
 8007f4e:	2bc0      	cmp	r3, #192	; 0xc0
 8007f50:	d814      	bhi.n	8007f7c <UART_SetConfig+0x1c0>
 8007f52:	2b80      	cmp	r3, #128	; 0x80
 8007f54:	d009      	beq.n	8007f6a <UART_SetConfig+0x1ae>
 8007f56:	2b80      	cmp	r3, #128	; 0x80
 8007f58:	d810      	bhi.n	8007f7c <UART_SetConfig+0x1c0>
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d002      	beq.n	8007f64 <UART_SetConfig+0x1a8>
 8007f5e:	2b40      	cmp	r3, #64	; 0x40
 8007f60:	d006      	beq.n	8007f70 <UART_SetConfig+0x1b4>
 8007f62:	e00b      	b.n	8007f7c <UART_SetConfig+0x1c0>
 8007f64:	2300      	movs	r3, #0
 8007f66:	77fb      	strb	r3, [r7, #31]
 8007f68:	e0cb      	b.n	8008102 <UART_SetConfig+0x346>
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	77fb      	strb	r3, [r7, #31]
 8007f6e:	e0c8      	b.n	8008102 <UART_SetConfig+0x346>
 8007f70:	2304      	movs	r3, #4
 8007f72:	77fb      	strb	r3, [r7, #31]
 8007f74:	e0c5      	b.n	8008102 <UART_SetConfig+0x346>
 8007f76:	2308      	movs	r3, #8
 8007f78:	77fb      	strb	r3, [r7, #31]
 8007f7a:	e0c2      	b.n	8008102 <UART_SetConfig+0x346>
 8007f7c:	2310      	movs	r3, #16
 8007f7e:	77fb      	strb	r3, [r7, #31]
 8007f80:	e0bf      	b.n	8008102 <UART_SetConfig+0x346>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a45      	ldr	r2, [pc, #276]	; (800809c <UART_SetConfig+0x2e0>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d125      	bne.n	8007fd8 <UART_SetConfig+0x21c>
 8007f8c:	4b3f      	ldr	r3, [pc, #252]	; (800808c <UART_SetConfig+0x2d0>)
 8007f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f9a:	d017      	beq.n	8007fcc <UART_SetConfig+0x210>
 8007f9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007fa0:	d817      	bhi.n	8007fd2 <UART_SetConfig+0x216>
 8007fa2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fa6:	d00b      	beq.n	8007fc0 <UART_SetConfig+0x204>
 8007fa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fac:	d811      	bhi.n	8007fd2 <UART_SetConfig+0x216>
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d003      	beq.n	8007fba <UART_SetConfig+0x1fe>
 8007fb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fb6:	d006      	beq.n	8007fc6 <UART_SetConfig+0x20a>
 8007fb8:	e00b      	b.n	8007fd2 <UART_SetConfig+0x216>
 8007fba:	2300      	movs	r3, #0
 8007fbc:	77fb      	strb	r3, [r7, #31]
 8007fbe:	e0a0      	b.n	8008102 <UART_SetConfig+0x346>
 8007fc0:	2302      	movs	r3, #2
 8007fc2:	77fb      	strb	r3, [r7, #31]
 8007fc4:	e09d      	b.n	8008102 <UART_SetConfig+0x346>
 8007fc6:	2304      	movs	r3, #4
 8007fc8:	77fb      	strb	r3, [r7, #31]
 8007fca:	e09a      	b.n	8008102 <UART_SetConfig+0x346>
 8007fcc:	2308      	movs	r3, #8
 8007fce:	77fb      	strb	r3, [r7, #31]
 8007fd0:	e097      	b.n	8008102 <UART_SetConfig+0x346>
 8007fd2:	2310      	movs	r3, #16
 8007fd4:	77fb      	strb	r3, [r7, #31]
 8007fd6:	e094      	b.n	8008102 <UART_SetConfig+0x346>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a30      	ldr	r2, [pc, #192]	; (80080a0 <UART_SetConfig+0x2e4>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d125      	bne.n	800802e <UART_SetConfig+0x272>
 8007fe2:	4b2a      	ldr	r3, [pc, #168]	; (800808c <UART_SetConfig+0x2d0>)
 8007fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fe8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007fec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ff0:	d017      	beq.n	8008022 <UART_SetConfig+0x266>
 8007ff2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ff6:	d817      	bhi.n	8008028 <UART_SetConfig+0x26c>
 8007ff8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ffc:	d00b      	beq.n	8008016 <UART_SetConfig+0x25a>
 8007ffe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008002:	d811      	bhi.n	8008028 <UART_SetConfig+0x26c>
 8008004:	2b00      	cmp	r3, #0
 8008006:	d003      	beq.n	8008010 <UART_SetConfig+0x254>
 8008008:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800800c:	d006      	beq.n	800801c <UART_SetConfig+0x260>
 800800e:	e00b      	b.n	8008028 <UART_SetConfig+0x26c>
 8008010:	2301      	movs	r3, #1
 8008012:	77fb      	strb	r3, [r7, #31]
 8008014:	e075      	b.n	8008102 <UART_SetConfig+0x346>
 8008016:	2302      	movs	r3, #2
 8008018:	77fb      	strb	r3, [r7, #31]
 800801a:	e072      	b.n	8008102 <UART_SetConfig+0x346>
 800801c:	2304      	movs	r3, #4
 800801e:	77fb      	strb	r3, [r7, #31]
 8008020:	e06f      	b.n	8008102 <UART_SetConfig+0x346>
 8008022:	2308      	movs	r3, #8
 8008024:	77fb      	strb	r3, [r7, #31]
 8008026:	e06c      	b.n	8008102 <UART_SetConfig+0x346>
 8008028:	2310      	movs	r3, #16
 800802a:	77fb      	strb	r3, [r7, #31]
 800802c:	e069      	b.n	8008102 <UART_SetConfig+0x346>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a1c      	ldr	r2, [pc, #112]	; (80080a4 <UART_SetConfig+0x2e8>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d137      	bne.n	80080a8 <UART_SetConfig+0x2ec>
 8008038:	4b14      	ldr	r3, [pc, #80]	; (800808c <UART_SetConfig+0x2d0>)
 800803a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800803e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008042:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008046:	d017      	beq.n	8008078 <UART_SetConfig+0x2bc>
 8008048:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800804c:	d817      	bhi.n	800807e <UART_SetConfig+0x2c2>
 800804e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008052:	d00b      	beq.n	800806c <UART_SetConfig+0x2b0>
 8008054:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008058:	d811      	bhi.n	800807e <UART_SetConfig+0x2c2>
 800805a:	2b00      	cmp	r3, #0
 800805c:	d003      	beq.n	8008066 <UART_SetConfig+0x2aa>
 800805e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008062:	d006      	beq.n	8008072 <UART_SetConfig+0x2b6>
 8008064:	e00b      	b.n	800807e <UART_SetConfig+0x2c2>
 8008066:	2300      	movs	r3, #0
 8008068:	77fb      	strb	r3, [r7, #31]
 800806a:	e04a      	b.n	8008102 <UART_SetConfig+0x346>
 800806c:	2302      	movs	r3, #2
 800806e:	77fb      	strb	r3, [r7, #31]
 8008070:	e047      	b.n	8008102 <UART_SetConfig+0x346>
 8008072:	2304      	movs	r3, #4
 8008074:	77fb      	strb	r3, [r7, #31]
 8008076:	e044      	b.n	8008102 <UART_SetConfig+0x346>
 8008078:	2308      	movs	r3, #8
 800807a:	77fb      	strb	r3, [r7, #31]
 800807c:	e041      	b.n	8008102 <UART_SetConfig+0x346>
 800807e:	2310      	movs	r3, #16
 8008080:	77fb      	strb	r3, [r7, #31]
 8008082:	e03e      	b.n	8008102 <UART_SetConfig+0x346>
 8008084:	efff69f3 	.word	0xefff69f3
 8008088:	40011000 	.word	0x40011000
 800808c:	40023800 	.word	0x40023800
 8008090:	40004400 	.word	0x40004400
 8008094:	40004800 	.word	0x40004800
 8008098:	40004c00 	.word	0x40004c00
 800809c:	40005000 	.word	0x40005000
 80080a0:	40011400 	.word	0x40011400
 80080a4:	40007800 	.word	0x40007800
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a71      	ldr	r2, [pc, #452]	; (8008274 <UART_SetConfig+0x4b8>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d125      	bne.n	80080fe <UART_SetConfig+0x342>
 80080b2:	4b71      	ldr	r3, [pc, #452]	; (8008278 <UART_SetConfig+0x4bc>)
 80080b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80080bc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80080c0:	d017      	beq.n	80080f2 <UART_SetConfig+0x336>
 80080c2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80080c6:	d817      	bhi.n	80080f8 <UART_SetConfig+0x33c>
 80080c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080cc:	d00b      	beq.n	80080e6 <UART_SetConfig+0x32a>
 80080ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080d2:	d811      	bhi.n	80080f8 <UART_SetConfig+0x33c>
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d003      	beq.n	80080e0 <UART_SetConfig+0x324>
 80080d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80080dc:	d006      	beq.n	80080ec <UART_SetConfig+0x330>
 80080de:	e00b      	b.n	80080f8 <UART_SetConfig+0x33c>
 80080e0:	2300      	movs	r3, #0
 80080e2:	77fb      	strb	r3, [r7, #31]
 80080e4:	e00d      	b.n	8008102 <UART_SetConfig+0x346>
 80080e6:	2302      	movs	r3, #2
 80080e8:	77fb      	strb	r3, [r7, #31]
 80080ea:	e00a      	b.n	8008102 <UART_SetConfig+0x346>
 80080ec:	2304      	movs	r3, #4
 80080ee:	77fb      	strb	r3, [r7, #31]
 80080f0:	e007      	b.n	8008102 <UART_SetConfig+0x346>
 80080f2:	2308      	movs	r3, #8
 80080f4:	77fb      	strb	r3, [r7, #31]
 80080f6:	e004      	b.n	8008102 <UART_SetConfig+0x346>
 80080f8:	2310      	movs	r3, #16
 80080fa:	77fb      	strb	r3, [r7, #31]
 80080fc:	e001      	b.n	8008102 <UART_SetConfig+0x346>
 80080fe:	2310      	movs	r3, #16
 8008100:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	69db      	ldr	r3, [r3, #28]
 8008106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800810a:	d15b      	bne.n	80081c4 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800810c:	7ffb      	ldrb	r3, [r7, #31]
 800810e:	2b08      	cmp	r3, #8
 8008110:	d827      	bhi.n	8008162 <UART_SetConfig+0x3a6>
 8008112:	a201      	add	r2, pc, #4	; (adr r2, 8008118 <UART_SetConfig+0x35c>)
 8008114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008118:	0800813d 	.word	0x0800813d
 800811c:	08008145 	.word	0x08008145
 8008120:	0800814d 	.word	0x0800814d
 8008124:	08008163 	.word	0x08008163
 8008128:	08008153 	.word	0x08008153
 800812c:	08008163 	.word	0x08008163
 8008130:	08008163 	.word	0x08008163
 8008134:	08008163 	.word	0x08008163
 8008138:	0800815b 	.word	0x0800815b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800813c:	f7fc fd02 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
 8008140:	61b8      	str	r0, [r7, #24]
        break;
 8008142:	e013      	b.n	800816c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008144:	f7fc fd12 	bl	8004b6c <HAL_RCC_GetPCLK2Freq>
 8008148:	61b8      	str	r0, [r7, #24]
        break;
 800814a:	e00f      	b.n	800816c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800814c:	4b4b      	ldr	r3, [pc, #300]	; (800827c <UART_SetConfig+0x4c0>)
 800814e:	61bb      	str	r3, [r7, #24]
        break;
 8008150:	e00c      	b.n	800816c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008152:	f7fc fc35 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 8008156:	61b8      	str	r0, [r7, #24]
        break;
 8008158:	e008      	b.n	800816c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800815a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800815e:	61bb      	str	r3, [r7, #24]
        break;
 8008160:	e004      	b.n	800816c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8008162:	2300      	movs	r3, #0
 8008164:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	77bb      	strb	r3, [r7, #30]
        break;
 800816a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800816c:	69bb      	ldr	r3, [r7, #24]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d074      	beq.n	800825c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	005a      	lsls	r2, r3, #1
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	085b      	lsrs	r3, r3, #1
 800817c:	441a      	add	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	fbb2 f3f3 	udiv	r3, r2, r3
 8008186:	b29b      	uxth	r3, r3
 8008188:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	2b0f      	cmp	r3, #15
 800818e:	d916      	bls.n	80081be <UART_SetConfig+0x402>
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008196:	d212      	bcs.n	80081be <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	b29b      	uxth	r3, r3
 800819c:	f023 030f 	bic.w	r3, r3, #15
 80081a0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	085b      	lsrs	r3, r3, #1
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	f003 0307 	and.w	r3, r3, #7
 80081ac:	b29a      	uxth	r2, r3
 80081ae:	89fb      	ldrh	r3, [r7, #14]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	89fa      	ldrh	r2, [r7, #14]
 80081ba:	60da      	str	r2, [r3, #12]
 80081bc:	e04e      	b.n	800825c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	77bb      	strb	r3, [r7, #30]
 80081c2:	e04b      	b.n	800825c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081c4:	7ffb      	ldrb	r3, [r7, #31]
 80081c6:	2b08      	cmp	r3, #8
 80081c8:	d827      	bhi.n	800821a <UART_SetConfig+0x45e>
 80081ca:	a201      	add	r2, pc, #4	; (adr r2, 80081d0 <UART_SetConfig+0x414>)
 80081cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d0:	080081f5 	.word	0x080081f5
 80081d4:	080081fd 	.word	0x080081fd
 80081d8:	08008205 	.word	0x08008205
 80081dc:	0800821b 	.word	0x0800821b
 80081e0:	0800820b 	.word	0x0800820b
 80081e4:	0800821b 	.word	0x0800821b
 80081e8:	0800821b 	.word	0x0800821b
 80081ec:	0800821b 	.word	0x0800821b
 80081f0:	08008213 	.word	0x08008213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081f4:	f7fc fca6 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
 80081f8:	61b8      	str	r0, [r7, #24]
        break;
 80081fa:	e013      	b.n	8008224 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081fc:	f7fc fcb6 	bl	8004b6c <HAL_RCC_GetPCLK2Freq>
 8008200:	61b8      	str	r0, [r7, #24]
        break;
 8008202:	e00f      	b.n	8008224 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008204:	4b1d      	ldr	r3, [pc, #116]	; (800827c <UART_SetConfig+0x4c0>)
 8008206:	61bb      	str	r3, [r7, #24]
        break;
 8008208:	e00c      	b.n	8008224 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800820a:	f7fc fbd9 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 800820e:	61b8      	str	r0, [r7, #24]
        break;
 8008210:	e008      	b.n	8008224 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008216:	61bb      	str	r3, [r7, #24]
        break;
 8008218:	e004      	b.n	8008224 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800821a:	2300      	movs	r3, #0
 800821c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	77bb      	strb	r3, [r7, #30]
        break;
 8008222:	bf00      	nop
    }

    if (pclk != 0U)
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d018      	beq.n	800825c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	085a      	lsrs	r2, r3, #1
 8008230:	69bb      	ldr	r3, [r7, #24]
 8008232:	441a      	add	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	fbb2 f3f3 	udiv	r3, r2, r3
 800823c:	b29b      	uxth	r3, r3
 800823e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	2b0f      	cmp	r3, #15
 8008244:	d908      	bls.n	8008258 <UART_SetConfig+0x49c>
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800824c:	d204      	bcs.n	8008258 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	693a      	ldr	r2, [r7, #16]
 8008254:	60da      	str	r2, [r3, #12]
 8008256:	e001      	b.n	800825c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008268:	7fbb      	ldrb	r3, [r7, #30]
}
 800826a:	4618      	mov	r0, r3
 800826c:	3720      	adds	r7, #32
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	40007c00 	.word	0x40007c00
 8008278:	40023800 	.word	0x40023800
 800827c:	00f42400 	.word	0x00f42400

08008280 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828c:	f003 0301 	and.w	r3, r3, #1
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00a      	beq.n	80082aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	430a      	orrs	r2, r1
 80082a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00a      	beq.n	80082cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	430a      	orrs	r2, r1
 80082ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d0:	f003 0304 	and.w	r3, r3, #4
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00a      	beq.n	80082ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	430a      	orrs	r2, r1
 80082ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f2:	f003 0308 	and.w	r3, r3, #8
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00a      	beq.n	8008310 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	430a      	orrs	r2, r1
 800830e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008314:	f003 0310 	and.w	r3, r3, #16
 8008318:	2b00      	cmp	r3, #0
 800831a:	d00a      	beq.n	8008332 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	430a      	orrs	r2, r1
 8008330:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008336:	f003 0320 	and.w	r3, r3, #32
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00a      	beq.n	8008354 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	430a      	orrs	r2, r1
 8008352:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800835c:	2b00      	cmp	r3, #0
 800835e:	d01a      	beq.n	8008396 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	430a      	orrs	r2, r1
 8008374:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800837e:	d10a      	bne.n	8008396 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	430a      	orrs	r2, r1
 8008394:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00a      	beq.n	80083b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	430a      	orrs	r2, r1
 80083b6:	605a      	str	r2, [r3, #4]
  }
}
 80083b8:	bf00      	nop
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b086      	sub	sp, #24
 80083c8:	af02      	add	r7, sp, #8
 80083ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083d4:	f7fa f900 	bl	80025d8 <HAL_GetTick>
 80083d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f003 0308 	and.w	r3, r3, #8
 80083e4:	2b08      	cmp	r3, #8
 80083e6:	d10e      	bne.n	8008406 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 f82d 	bl	8008456 <UART_WaitOnFlagUntilTimeout>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	e023      	b.n	800844e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 0304 	and.w	r3, r3, #4
 8008410:	2b04      	cmp	r3, #4
 8008412:	d10e      	bne.n	8008432 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008414:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008418:	9300      	str	r3, [sp, #0]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f817 	bl	8008456 <UART_WaitOnFlagUntilTimeout>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d001      	beq.n	8008432 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	e00d      	b.n	800844e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2220      	movs	r2, #32
 8008436:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2220      	movs	r2, #32
 800843c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3710      	adds	r7, #16
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b084      	sub	sp, #16
 800845a:	af00      	add	r7, sp, #0
 800845c:	60f8      	str	r0, [r7, #12]
 800845e:	60b9      	str	r1, [r7, #8]
 8008460:	603b      	str	r3, [r7, #0]
 8008462:	4613      	mov	r3, r2
 8008464:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008466:	e05e      	b.n	8008526 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008468:	69bb      	ldr	r3, [r7, #24]
 800846a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800846e:	d05a      	beq.n	8008526 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008470:	f7fa f8b2 	bl	80025d8 <HAL_GetTick>
 8008474:	4602      	mov	r2, r0
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	1ad3      	subs	r3, r2, r3
 800847a:	69ba      	ldr	r2, [r7, #24]
 800847c:	429a      	cmp	r2, r3
 800847e:	d302      	bcc.n	8008486 <UART_WaitOnFlagUntilTimeout+0x30>
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d11b      	bne.n	80084be <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008494:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	689a      	ldr	r2, [r3, #8]
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f022 0201 	bic.w	r2, r2, #1
 80084a4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2220      	movs	r2, #32
 80084aa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2220      	movs	r2, #32
 80084b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e043      	b.n	8008546 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0304 	and.w	r3, r3, #4
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d02c      	beq.n	8008526 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	69db      	ldr	r3, [r3, #28]
 80084d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084da:	d124      	bne.n	8008526 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80084f4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 0201 	bic.w	r2, r2, #1
 8008504:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2220      	movs	r2, #32
 800850a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2220      	movs	r2, #32
 8008510:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2220      	movs	r2, #32
 8008516:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008522:	2303      	movs	r3, #3
 8008524:	e00f      	b.n	8008546 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	69da      	ldr	r2, [r3, #28]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	4013      	ands	r3, r2
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	429a      	cmp	r2, r3
 8008534:	bf0c      	ite	eq
 8008536:	2301      	moveq	r3, #1
 8008538:	2300      	movne	r3, #0
 800853a:	b2db      	uxtb	r3, r3
 800853c:	461a      	mov	r2, r3
 800853e:	79fb      	ldrb	r3, [r7, #7]
 8008540:	429a      	cmp	r2, r3
 8008542:	d091      	beq.n	8008468 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800854e:	b480      	push	{r7}
 8008550:	b083      	sub	sp, #12
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008564:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	689a      	ldr	r2, [r3, #8]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f022 0201 	bic.w	r2, r2, #1
 8008574:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800857a:	2b01      	cmp	r3, #1
 800857c:	d107      	bne.n	800858e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f022 0210 	bic.w	r2, r2, #16
 800858c:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2220      	movs	r2, #32
 8008592:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	665a      	str	r2, [r3, #100]	; 0x64
}
 80085a0:	bf00      	nop
 80085a2:	370c      	adds	r7, #12
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f7ff fbd6 	bl	8007d7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085d0:	bf00      	nop
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085ee:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2220      	movs	r2, #32
 80085f4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f7ff fbb3 	bl	8007d68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008602:	bf00      	nop
 8008604:	3708      	adds	r7, #8
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}
	...

0800860c <__errno>:
 800860c:	4b01      	ldr	r3, [pc, #4]	; (8008614 <__errno+0x8>)
 800860e:	6818      	ldr	r0, [r3, #0]
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	20000064 	.word	0x20000064

08008618 <__libc_init_array>:
 8008618:	b570      	push	{r4, r5, r6, lr}
 800861a:	4d0d      	ldr	r5, [pc, #52]	; (8008650 <__libc_init_array+0x38>)
 800861c:	4c0d      	ldr	r4, [pc, #52]	; (8008654 <__libc_init_array+0x3c>)
 800861e:	1b64      	subs	r4, r4, r5
 8008620:	10a4      	asrs	r4, r4, #2
 8008622:	2600      	movs	r6, #0
 8008624:	42a6      	cmp	r6, r4
 8008626:	d109      	bne.n	800863c <__libc_init_array+0x24>
 8008628:	4d0b      	ldr	r5, [pc, #44]	; (8008658 <__libc_init_array+0x40>)
 800862a:	4c0c      	ldr	r4, [pc, #48]	; (800865c <__libc_init_array+0x44>)
 800862c:	f002 fc62 	bl	800aef4 <_init>
 8008630:	1b64      	subs	r4, r4, r5
 8008632:	10a4      	asrs	r4, r4, #2
 8008634:	2600      	movs	r6, #0
 8008636:	42a6      	cmp	r6, r4
 8008638:	d105      	bne.n	8008646 <__libc_init_array+0x2e>
 800863a:	bd70      	pop	{r4, r5, r6, pc}
 800863c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008640:	4798      	blx	r3
 8008642:	3601      	adds	r6, #1
 8008644:	e7ee      	b.n	8008624 <__libc_init_array+0xc>
 8008646:	f855 3b04 	ldr.w	r3, [r5], #4
 800864a:	4798      	blx	r3
 800864c:	3601      	adds	r6, #1
 800864e:	e7f2      	b.n	8008636 <__libc_init_array+0x1e>
 8008650:	0800b33c 	.word	0x0800b33c
 8008654:	0800b33c 	.word	0x0800b33c
 8008658:	0800b33c 	.word	0x0800b33c
 800865c:	0800b340 	.word	0x0800b340

08008660 <malloc>:
 8008660:	4b02      	ldr	r3, [pc, #8]	; (800866c <malloc+0xc>)
 8008662:	4601      	mov	r1, r0
 8008664:	6818      	ldr	r0, [r3, #0]
 8008666:	f000 b85b 	b.w	8008720 <_malloc_r>
 800866a:	bf00      	nop
 800866c:	20000064 	.word	0x20000064

08008670 <memset>:
 8008670:	4402      	add	r2, r0
 8008672:	4603      	mov	r3, r0
 8008674:	4293      	cmp	r3, r2
 8008676:	d100      	bne.n	800867a <memset+0xa>
 8008678:	4770      	bx	lr
 800867a:	f803 1b01 	strb.w	r1, [r3], #1
 800867e:	e7f9      	b.n	8008674 <memset+0x4>

08008680 <_free_r>:
 8008680:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008682:	2900      	cmp	r1, #0
 8008684:	d048      	beq.n	8008718 <_free_r+0x98>
 8008686:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800868a:	9001      	str	r0, [sp, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	f1a1 0404 	sub.w	r4, r1, #4
 8008692:	bfb8      	it	lt
 8008694:	18e4      	addlt	r4, r4, r3
 8008696:	f001 fb13 	bl	8009cc0 <__malloc_lock>
 800869a:	4a20      	ldr	r2, [pc, #128]	; (800871c <_free_r+0x9c>)
 800869c:	9801      	ldr	r0, [sp, #4]
 800869e:	6813      	ldr	r3, [r2, #0]
 80086a0:	4615      	mov	r5, r2
 80086a2:	b933      	cbnz	r3, 80086b2 <_free_r+0x32>
 80086a4:	6063      	str	r3, [r4, #4]
 80086a6:	6014      	str	r4, [r2, #0]
 80086a8:	b003      	add	sp, #12
 80086aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80086ae:	f001 bb0d 	b.w	8009ccc <__malloc_unlock>
 80086b2:	42a3      	cmp	r3, r4
 80086b4:	d90b      	bls.n	80086ce <_free_r+0x4e>
 80086b6:	6821      	ldr	r1, [r4, #0]
 80086b8:	1862      	adds	r2, r4, r1
 80086ba:	4293      	cmp	r3, r2
 80086bc:	bf04      	itt	eq
 80086be:	681a      	ldreq	r2, [r3, #0]
 80086c0:	685b      	ldreq	r3, [r3, #4]
 80086c2:	6063      	str	r3, [r4, #4]
 80086c4:	bf04      	itt	eq
 80086c6:	1852      	addeq	r2, r2, r1
 80086c8:	6022      	streq	r2, [r4, #0]
 80086ca:	602c      	str	r4, [r5, #0]
 80086cc:	e7ec      	b.n	80086a8 <_free_r+0x28>
 80086ce:	461a      	mov	r2, r3
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	b10b      	cbz	r3, 80086d8 <_free_r+0x58>
 80086d4:	42a3      	cmp	r3, r4
 80086d6:	d9fa      	bls.n	80086ce <_free_r+0x4e>
 80086d8:	6811      	ldr	r1, [r2, #0]
 80086da:	1855      	adds	r5, r2, r1
 80086dc:	42a5      	cmp	r5, r4
 80086de:	d10b      	bne.n	80086f8 <_free_r+0x78>
 80086e0:	6824      	ldr	r4, [r4, #0]
 80086e2:	4421      	add	r1, r4
 80086e4:	1854      	adds	r4, r2, r1
 80086e6:	42a3      	cmp	r3, r4
 80086e8:	6011      	str	r1, [r2, #0]
 80086ea:	d1dd      	bne.n	80086a8 <_free_r+0x28>
 80086ec:	681c      	ldr	r4, [r3, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	6053      	str	r3, [r2, #4]
 80086f2:	4421      	add	r1, r4
 80086f4:	6011      	str	r1, [r2, #0]
 80086f6:	e7d7      	b.n	80086a8 <_free_r+0x28>
 80086f8:	d902      	bls.n	8008700 <_free_r+0x80>
 80086fa:	230c      	movs	r3, #12
 80086fc:	6003      	str	r3, [r0, #0]
 80086fe:	e7d3      	b.n	80086a8 <_free_r+0x28>
 8008700:	6825      	ldr	r5, [r4, #0]
 8008702:	1961      	adds	r1, r4, r5
 8008704:	428b      	cmp	r3, r1
 8008706:	bf04      	itt	eq
 8008708:	6819      	ldreq	r1, [r3, #0]
 800870a:	685b      	ldreq	r3, [r3, #4]
 800870c:	6063      	str	r3, [r4, #4]
 800870e:	bf04      	itt	eq
 8008710:	1949      	addeq	r1, r1, r5
 8008712:	6021      	streq	r1, [r4, #0]
 8008714:	6054      	str	r4, [r2, #4]
 8008716:	e7c7      	b.n	80086a8 <_free_r+0x28>
 8008718:	b003      	add	sp, #12
 800871a:	bd30      	pop	{r4, r5, pc}
 800871c:	20000268 	.word	0x20000268

08008720 <_malloc_r>:
 8008720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008722:	1ccd      	adds	r5, r1, #3
 8008724:	f025 0503 	bic.w	r5, r5, #3
 8008728:	3508      	adds	r5, #8
 800872a:	2d0c      	cmp	r5, #12
 800872c:	bf38      	it	cc
 800872e:	250c      	movcc	r5, #12
 8008730:	2d00      	cmp	r5, #0
 8008732:	4606      	mov	r6, r0
 8008734:	db01      	blt.n	800873a <_malloc_r+0x1a>
 8008736:	42a9      	cmp	r1, r5
 8008738:	d903      	bls.n	8008742 <_malloc_r+0x22>
 800873a:	230c      	movs	r3, #12
 800873c:	6033      	str	r3, [r6, #0]
 800873e:	2000      	movs	r0, #0
 8008740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008742:	f001 fabd 	bl	8009cc0 <__malloc_lock>
 8008746:	4921      	ldr	r1, [pc, #132]	; (80087cc <_malloc_r+0xac>)
 8008748:	680a      	ldr	r2, [r1, #0]
 800874a:	4614      	mov	r4, r2
 800874c:	b99c      	cbnz	r4, 8008776 <_malloc_r+0x56>
 800874e:	4f20      	ldr	r7, [pc, #128]	; (80087d0 <_malloc_r+0xb0>)
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	b923      	cbnz	r3, 800875e <_malloc_r+0x3e>
 8008754:	4621      	mov	r1, r4
 8008756:	4630      	mov	r0, r6
 8008758:	f000 fc80 	bl	800905c <_sbrk_r>
 800875c:	6038      	str	r0, [r7, #0]
 800875e:	4629      	mov	r1, r5
 8008760:	4630      	mov	r0, r6
 8008762:	f000 fc7b 	bl	800905c <_sbrk_r>
 8008766:	1c43      	adds	r3, r0, #1
 8008768:	d123      	bne.n	80087b2 <_malloc_r+0x92>
 800876a:	230c      	movs	r3, #12
 800876c:	6033      	str	r3, [r6, #0]
 800876e:	4630      	mov	r0, r6
 8008770:	f001 faac 	bl	8009ccc <__malloc_unlock>
 8008774:	e7e3      	b.n	800873e <_malloc_r+0x1e>
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	1b5b      	subs	r3, r3, r5
 800877a:	d417      	bmi.n	80087ac <_malloc_r+0x8c>
 800877c:	2b0b      	cmp	r3, #11
 800877e:	d903      	bls.n	8008788 <_malloc_r+0x68>
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	441c      	add	r4, r3
 8008784:	6025      	str	r5, [r4, #0]
 8008786:	e004      	b.n	8008792 <_malloc_r+0x72>
 8008788:	6863      	ldr	r3, [r4, #4]
 800878a:	42a2      	cmp	r2, r4
 800878c:	bf0c      	ite	eq
 800878e:	600b      	streq	r3, [r1, #0]
 8008790:	6053      	strne	r3, [r2, #4]
 8008792:	4630      	mov	r0, r6
 8008794:	f001 fa9a 	bl	8009ccc <__malloc_unlock>
 8008798:	f104 000b 	add.w	r0, r4, #11
 800879c:	1d23      	adds	r3, r4, #4
 800879e:	f020 0007 	bic.w	r0, r0, #7
 80087a2:	1ac2      	subs	r2, r0, r3
 80087a4:	d0cc      	beq.n	8008740 <_malloc_r+0x20>
 80087a6:	1a1b      	subs	r3, r3, r0
 80087a8:	50a3      	str	r3, [r4, r2]
 80087aa:	e7c9      	b.n	8008740 <_malloc_r+0x20>
 80087ac:	4622      	mov	r2, r4
 80087ae:	6864      	ldr	r4, [r4, #4]
 80087b0:	e7cc      	b.n	800874c <_malloc_r+0x2c>
 80087b2:	1cc4      	adds	r4, r0, #3
 80087b4:	f024 0403 	bic.w	r4, r4, #3
 80087b8:	42a0      	cmp	r0, r4
 80087ba:	d0e3      	beq.n	8008784 <_malloc_r+0x64>
 80087bc:	1a21      	subs	r1, r4, r0
 80087be:	4630      	mov	r0, r6
 80087c0:	f000 fc4c 	bl	800905c <_sbrk_r>
 80087c4:	3001      	adds	r0, #1
 80087c6:	d1dd      	bne.n	8008784 <_malloc_r+0x64>
 80087c8:	e7cf      	b.n	800876a <_malloc_r+0x4a>
 80087ca:	bf00      	nop
 80087cc:	20000268 	.word	0x20000268
 80087d0:	2000026c 	.word	0x2000026c

080087d4 <__cvt>:
 80087d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087d6:	ed2d 8b02 	vpush	{d8}
 80087da:	eeb0 8b40 	vmov.f64	d8, d0
 80087de:	b085      	sub	sp, #20
 80087e0:	4617      	mov	r7, r2
 80087e2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80087e4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80087e6:	ee18 2a90 	vmov	r2, s17
 80087ea:	f025 0520 	bic.w	r5, r5, #32
 80087ee:	2a00      	cmp	r2, #0
 80087f0:	bfb6      	itet	lt
 80087f2:	222d      	movlt	r2, #45	; 0x2d
 80087f4:	2200      	movge	r2, #0
 80087f6:	eeb1 8b40 	vneglt.f64	d8, d0
 80087fa:	2d46      	cmp	r5, #70	; 0x46
 80087fc:	460c      	mov	r4, r1
 80087fe:	701a      	strb	r2, [r3, #0]
 8008800:	d004      	beq.n	800880c <__cvt+0x38>
 8008802:	2d45      	cmp	r5, #69	; 0x45
 8008804:	d100      	bne.n	8008808 <__cvt+0x34>
 8008806:	3401      	adds	r4, #1
 8008808:	2102      	movs	r1, #2
 800880a:	e000      	b.n	800880e <__cvt+0x3a>
 800880c:	2103      	movs	r1, #3
 800880e:	ab03      	add	r3, sp, #12
 8008810:	9301      	str	r3, [sp, #4]
 8008812:	ab02      	add	r3, sp, #8
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	4622      	mov	r2, r4
 8008818:	4633      	mov	r3, r6
 800881a:	eeb0 0b48 	vmov.f64	d0, d8
 800881e:	f000 fcbb 	bl	8009198 <_dtoa_r>
 8008822:	2d47      	cmp	r5, #71	; 0x47
 8008824:	d109      	bne.n	800883a <__cvt+0x66>
 8008826:	07fb      	lsls	r3, r7, #31
 8008828:	d407      	bmi.n	800883a <__cvt+0x66>
 800882a:	9b03      	ldr	r3, [sp, #12]
 800882c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800882e:	1a1b      	subs	r3, r3, r0
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	b005      	add	sp, #20
 8008834:	ecbd 8b02 	vpop	{d8}
 8008838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800883a:	2d46      	cmp	r5, #70	; 0x46
 800883c:	eb00 0204 	add.w	r2, r0, r4
 8008840:	d10c      	bne.n	800885c <__cvt+0x88>
 8008842:	7803      	ldrb	r3, [r0, #0]
 8008844:	2b30      	cmp	r3, #48	; 0x30
 8008846:	d107      	bne.n	8008858 <__cvt+0x84>
 8008848:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800884c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008850:	bf1c      	itt	ne
 8008852:	f1c4 0401 	rsbne	r4, r4, #1
 8008856:	6034      	strne	r4, [r6, #0]
 8008858:	6833      	ldr	r3, [r6, #0]
 800885a:	441a      	add	r2, r3
 800885c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008864:	bf08      	it	eq
 8008866:	9203      	streq	r2, [sp, #12]
 8008868:	2130      	movs	r1, #48	; 0x30
 800886a:	9b03      	ldr	r3, [sp, #12]
 800886c:	4293      	cmp	r3, r2
 800886e:	d2dc      	bcs.n	800882a <__cvt+0x56>
 8008870:	1c5c      	adds	r4, r3, #1
 8008872:	9403      	str	r4, [sp, #12]
 8008874:	7019      	strb	r1, [r3, #0]
 8008876:	e7f8      	b.n	800886a <__cvt+0x96>

08008878 <__exponent>:
 8008878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800887a:	4603      	mov	r3, r0
 800887c:	2900      	cmp	r1, #0
 800887e:	bfb8      	it	lt
 8008880:	4249      	neglt	r1, r1
 8008882:	f803 2b02 	strb.w	r2, [r3], #2
 8008886:	bfb4      	ite	lt
 8008888:	222d      	movlt	r2, #45	; 0x2d
 800888a:	222b      	movge	r2, #43	; 0x2b
 800888c:	2909      	cmp	r1, #9
 800888e:	7042      	strb	r2, [r0, #1]
 8008890:	dd2a      	ble.n	80088e8 <__exponent+0x70>
 8008892:	f10d 0407 	add.w	r4, sp, #7
 8008896:	46a4      	mov	ip, r4
 8008898:	270a      	movs	r7, #10
 800889a:	46a6      	mov	lr, r4
 800889c:	460a      	mov	r2, r1
 800889e:	fb91 f6f7 	sdiv	r6, r1, r7
 80088a2:	fb07 1516 	mls	r5, r7, r6, r1
 80088a6:	3530      	adds	r5, #48	; 0x30
 80088a8:	2a63      	cmp	r2, #99	; 0x63
 80088aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80088ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80088b2:	4631      	mov	r1, r6
 80088b4:	dcf1      	bgt.n	800889a <__exponent+0x22>
 80088b6:	3130      	adds	r1, #48	; 0x30
 80088b8:	f1ae 0502 	sub.w	r5, lr, #2
 80088bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80088c0:	1c44      	adds	r4, r0, #1
 80088c2:	4629      	mov	r1, r5
 80088c4:	4561      	cmp	r1, ip
 80088c6:	d30a      	bcc.n	80088de <__exponent+0x66>
 80088c8:	f10d 0209 	add.w	r2, sp, #9
 80088cc:	eba2 020e 	sub.w	r2, r2, lr
 80088d0:	4565      	cmp	r5, ip
 80088d2:	bf88      	it	hi
 80088d4:	2200      	movhi	r2, #0
 80088d6:	4413      	add	r3, r2
 80088d8:	1a18      	subs	r0, r3, r0
 80088da:	b003      	add	sp, #12
 80088dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80088e6:	e7ed      	b.n	80088c4 <__exponent+0x4c>
 80088e8:	2330      	movs	r3, #48	; 0x30
 80088ea:	3130      	adds	r1, #48	; 0x30
 80088ec:	7083      	strb	r3, [r0, #2]
 80088ee:	70c1      	strb	r1, [r0, #3]
 80088f0:	1d03      	adds	r3, r0, #4
 80088f2:	e7f1      	b.n	80088d8 <__exponent+0x60>
 80088f4:	0000      	movs	r0, r0
	...

080088f8 <_printf_float>:
 80088f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088fc:	b08b      	sub	sp, #44	; 0x2c
 80088fe:	460c      	mov	r4, r1
 8008900:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008904:	4616      	mov	r6, r2
 8008906:	461f      	mov	r7, r3
 8008908:	4605      	mov	r5, r0
 800890a:	f001 f9c7 	bl	8009c9c <_localeconv_r>
 800890e:	f8d0 b000 	ldr.w	fp, [r0]
 8008912:	4658      	mov	r0, fp
 8008914:	f7f7 fc94 	bl	8000240 <strlen>
 8008918:	2300      	movs	r3, #0
 800891a:	9308      	str	r3, [sp, #32]
 800891c:	f8d8 3000 	ldr.w	r3, [r8]
 8008920:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008924:	6822      	ldr	r2, [r4, #0]
 8008926:	3307      	adds	r3, #7
 8008928:	f023 0307 	bic.w	r3, r3, #7
 800892c:	f103 0108 	add.w	r1, r3, #8
 8008930:	f8c8 1000 	str.w	r1, [r8]
 8008934:	4682      	mov	sl, r0
 8008936:	e9d3 0100 	ldrd	r0, r1, [r3]
 800893a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800893e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008ba0 <_printf_float+0x2a8>
 8008942:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008946:	eeb0 6bc0 	vabs.f64	d6, d0
 800894a:	eeb4 6b47 	vcmp.f64	d6, d7
 800894e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008952:	dd24      	ble.n	800899e <_printf_float+0xa6>
 8008954:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895c:	d502      	bpl.n	8008964 <_printf_float+0x6c>
 800895e:	232d      	movs	r3, #45	; 0x2d
 8008960:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008964:	4b90      	ldr	r3, [pc, #576]	; (8008ba8 <_printf_float+0x2b0>)
 8008966:	4891      	ldr	r0, [pc, #580]	; (8008bac <_printf_float+0x2b4>)
 8008968:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800896c:	bf94      	ite	ls
 800896e:	4698      	movls	r8, r3
 8008970:	4680      	movhi	r8, r0
 8008972:	2303      	movs	r3, #3
 8008974:	6123      	str	r3, [r4, #16]
 8008976:	f022 0204 	bic.w	r2, r2, #4
 800897a:	2300      	movs	r3, #0
 800897c:	6022      	str	r2, [r4, #0]
 800897e:	9304      	str	r3, [sp, #16]
 8008980:	9700      	str	r7, [sp, #0]
 8008982:	4633      	mov	r3, r6
 8008984:	aa09      	add	r2, sp, #36	; 0x24
 8008986:	4621      	mov	r1, r4
 8008988:	4628      	mov	r0, r5
 800898a:	f000 f9d3 	bl	8008d34 <_printf_common>
 800898e:	3001      	adds	r0, #1
 8008990:	f040 808a 	bne.w	8008aa8 <_printf_float+0x1b0>
 8008994:	f04f 30ff 	mov.w	r0, #4294967295
 8008998:	b00b      	add	sp, #44	; 0x2c
 800899a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800899e:	eeb4 0b40 	vcmp.f64	d0, d0
 80089a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089a6:	d709      	bvc.n	80089bc <_printf_float+0xc4>
 80089a8:	ee10 3a90 	vmov	r3, s1
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	bfbc      	itt	lt
 80089b0:	232d      	movlt	r3, #45	; 0x2d
 80089b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80089b6:	487e      	ldr	r0, [pc, #504]	; (8008bb0 <_printf_float+0x2b8>)
 80089b8:	4b7e      	ldr	r3, [pc, #504]	; (8008bb4 <_printf_float+0x2bc>)
 80089ba:	e7d5      	b.n	8008968 <_printf_float+0x70>
 80089bc:	6863      	ldr	r3, [r4, #4]
 80089be:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80089c2:	9104      	str	r1, [sp, #16]
 80089c4:	1c59      	adds	r1, r3, #1
 80089c6:	d13c      	bne.n	8008a42 <_printf_float+0x14a>
 80089c8:	2306      	movs	r3, #6
 80089ca:	6063      	str	r3, [r4, #4]
 80089cc:	2300      	movs	r3, #0
 80089ce:	9303      	str	r3, [sp, #12]
 80089d0:	ab08      	add	r3, sp, #32
 80089d2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80089d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80089da:	ab07      	add	r3, sp, #28
 80089dc:	6861      	ldr	r1, [r4, #4]
 80089de:	9300      	str	r3, [sp, #0]
 80089e0:	6022      	str	r2, [r4, #0]
 80089e2:	f10d 031b 	add.w	r3, sp, #27
 80089e6:	4628      	mov	r0, r5
 80089e8:	f7ff fef4 	bl	80087d4 <__cvt>
 80089ec:	9b04      	ldr	r3, [sp, #16]
 80089ee:	9907      	ldr	r1, [sp, #28]
 80089f0:	2b47      	cmp	r3, #71	; 0x47
 80089f2:	4680      	mov	r8, r0
 80089f4:	d108      	bne.n	8008a08 <_printf_float+0x110>
 80089f6:	1cc8      	adds	r0, r1, #3
 80089f8:	db02      	blt.n	8008a00 <_printf_float+0x108>
 80089fa:	6863      	ldr	r3, [r4, #4]
 80089fc:	4299      	cmp	r1, r3
 80089fe:	dd41      	ble.n	8008a84 <_printf_float+0x18c>
 8008a00:	f1a9 0902 	sub.w	r9, r9, #2
 8008a04:	fa5f f989 	uxtb.w	r9, r9
 8008a08:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008a0c:	d820      	bhi.n	8008a50 <_printf_float+0x158>
 8008a0e:	3901      	subs	r1, #1
 8008a10:	464a      	mov	r2, r9
 8008a12:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008a16:	9107      	str	r1, [sp, #28]
 8008a18:	f7ff ff2e 	bl	8008878 <__exponent>
 8008a1c:	9a08      	ldr	r2, [sp, #32]
 8008a1e:	9004      	str	r0, [sp, #16]
 8008a20:	1813      	adds	r3, r2, r0
 8008a22:	2a01      	cmp	r2, #1
 8008a24:	6123      	str	r3, [r4, #16]
 8008a26:	dc02      	bgt.n	8008a2e <_printf_float+0x136>
 8008a28:	6822      	ldr	r2, [r4, #0]
 8008a2a:	07d2      	lsls	r2, r2, #31
 8008a2c:	d501      	bpl.n	8008a32 <_printf_float+0x13a>
 8008a2e:	3301      	adds	r3, #1
 8008a30:	6123      	str	r3, [r4, #16]
 8008a32:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d0a2      	beq.n	8008980 <_printf_float+0x88>
 8008a3a:	232d      	movs	r3, #45	; 0x2d
 8008a3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a40:	e79e      	b.n	8008980 <_printf_float+0x88>
 8008a42:	9904      	ldr	r1, [sp, #16]
 8008a44:	2947      	cmp	r1, #71	; 0x47
 8008a46:	d1c1      	bne.n	80089cc <_printf_float+0xd4>
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d1bf      	bne.n	80089cc <_printf_float+0xd4>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e7bc      	b.n	80089ca <_printf_float+0xd2>
 8008a50:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008a54:	d118      	bne.n	8008a88 <_printf_float+0x190>
 8008a56:	2900      	cmp	r1, #0
 8008a58:	6863      	ldr	r3, [r4, #4]
 8008a5a:	dd0b      	ble.n	8008a74 <_printf_float+0x17c>
 8008a5c:	6121      	str	r1, [r4, #16]
 8008a5e:	b913      	cbnz	r3, 8008a66 <_printf_float+0x16e>
 8008a60:	6822      	ldr	r2, [r4, #0]
 8008a62:	07d0      	lsls	r0, r2, #31
 8008a64:	d502      	bpl.n	8008a6c <_printf_float+0x174>
 8008a66:	3301      	adds	r3, #1
 8008a68:	440b      	add	r3, r1
 8008a6a:	6123      	str	r3, [r4, #16]
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008a70:	9304      	str	r3, [sp, #16]
 8008a72:	e7de      	b.n	8008a32 <_printf_float+0x13a>
 8008a74:	b913      	cbnz	r3, 8008a7c <_printf_float+0x184>
 8008a76:	6822      	ldr	r2, [r4, #0]
 8008a78:	07d2      	lsls	r2, r2, #31
 8008a7a:	d501      	bpl.n	8008a80 <_printf_float+0x188>
 8008a7c:	3302      	adds	r3, #2
 8008a7e:	e7f4      	b.n	8008a6a <_printf_float+0x172>
 8008a80:	2301      	movs	r3, #1
 8008a82:	e7f2      	b.n	8008a6a <_printf_float+0x172>
 8008a84:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008a88:	9b08      	ldr	r3, [sp, #32]
 8008a8a:	4299      	cmp	r1, r3
 8008a8c:	db05      	blt.n	8008a9a <_printf_float+0x1a2>
 8008a8e:	6823      	ldr	r3, [r4, #0]
 8008a90:	6121      	str	r1, [r4, #16]
 8008a92:	07d8      	lsls	r0, r3, #31
 8008a94:	d5ea      	bpl.n	8008a6c <_printf_float+0x174>
 8008a96:	1c4b      	adds	r3, r1, #1
 8008a98:	e7e7      	b.n	8008a6a <_printf_float+0x172>
 8008a9a:	2900      	cmp	r1, #0
 8008a9c:	bfd4      	ite	le
 8008a9e:	f1c1 0202 	rsble	r2, r1, #2
 8008aa2:	2201      	movgt	r2, #1
 8008aa4:	4413      	add	r3, r2
 8008aa6:	e7e0      	b.n	8008a6a <_printf_float+0x172>
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	055a      	lsls	r2, r3, #21
 8008aac:	d407      	bmi.n	8008abe <_printf_float+0x1c6>
 8008aae:	6923      	ldr	r3, [r4, #16]
 8008ab0:	4642      	mov	r2, r8
 8008ab2:	4631      	mov	r1, r6
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	47b8      	blx	r7
 8008ab8:	3001      	adds	r0, #1
 8008aba:	d12a      	bne.n	8008b12 <_printf_float+0x21a>
 8008abc:	e76a      	b.n	8008994 <_printf_float+0x9c>
 8008abe:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008ac2:	f240 80e2 	bls.w	8008c8a <_printf_float+0x392>
 8008ac6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008aca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad2:	d133      	bne.n	8008b3c <_printf_float+0x244>
 8008ad4:	4a38      	ldr	r2, [pc, #224]	; (8008bb8 <_printf_float+0x2c0>)
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	4631      	mov	r1, r6
 8008ada:	4628      	mov	r0, r5
 8008adc:	47b8      	blx	r7
 8008ade:	3001      	adds	r0, #1
 8008ae0:	f43f af58 	beq.w	8008994 <_printf_float+0x9c>
 8008ae4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	db02      	blt.n	8008af2 <_printf_float+0x1fa>
 8008aec:	6823      	ldr	r3, [r4, #0]
 8008aee:	07d8      	lsls	r0, r3, #31
 8008af0:	d50f      	bpl.n	8008b12 <_printf_float+0x21a>
 8008af2:	4653      	mov	r3, sl
 8008af4:	465a      	mov	r2, fp
 8008af6:	4631      	mov	r1, r6
 8008af8:	4628      	mov	r0, r5
 8008afa:	47b8      	blx	r7
 8008afc:	3001      	adds	r0, #1
 8008afe:	f43f af49 	beq.w	8008994 <_printf_float+0x9c>
 8008b02:	f04f 0800 	mov.w	r8, #0
 8008b06:	f104 091a 	add.w	r9, r4, #26
 8008b0a:	9b08      	ldr	r3, [sp, #32]
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	4543      	cmp	r3, r8
 8008b10:	dc09      	bgt.n	8008b26 <_printf_float+0x22e>
 8008b12:	6823      	ldr	r3, [r4, #0]
 8008b14:	079b      	lsls	r3, r3, #30
 8008b16:	f100 8108 	bmi.w	8008d2a <_printf_float+0x432>
 8008b1a:	68e0      	ldr	r0, [r4, #12]
 8008b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b1e:	4298      	cmp	r0, r3
 8008b20:	bfb8      	it	lt
 8008b22:	4618      	movlt	r0, r3
 8008b24:	e738      	b.n	8008998 <_printf_float+0xa0>
 8008b26:	2301      	movs	r3, #1
 8008b28:	464a      	mov	r2, r9
 8008b2a:	4631      	mov	r1, r6
 8008b2c:	4628      	mov	r0, r5
 8008b2e:	47b8      	blx	r7
 8008b30:	3001      	adds	r0, #1
 8008b32:	f43f af2f 	beq.w	8008994 <_printf_float+0x9c>
 8008b36:	f108 0801 	add.w	r8, r8, #1
 8008b3a:	e7e6      	b.n	8008b0a <_printf_float+0x212>
 8008b3c:	9b07      	ldr	r3, [sp, #28]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	dc3c      	bgt.n	8008bbc <_printf_float+0x2c4>
 8008b42:	4a1d      	ldr	r2, [pc, #116]	; (8008bb8 <_printf_float+0x2c0>)
 8008b44:	2301      	movs	r3, #1
 8008b46:	4631      	mov	r1, r6
 8008b48:	4628      	mov	r0, r5
 8008b4a:	47b8      	blx	r7
 8008b4c:	3001      	adds	r0, #1
 8008b4e:	f43f af21 	beq.w	8008994 <_printf_float+0x9c>
 8008b52:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	d102      	bne.n	8008b60 <_printf_float+0x268>
 8008b5a:	6823      	ldr	r3, [r4, #0]
 8008b5c:	07d9      	lsls	r1, r3, #31
 8008b5e:	d5d8      	bpl.n	8008b12 <_printf_float+0x21a>
 8008b60:	4653      	mov	r3, sl
 8008b62:	465a      	mov	r2, fp
 8008b64:	4631      	mov	r1, r6
 8008b66:	4628      	mov	r0, r5
 8008b68:	47b8      	blx	r7
 8008b6a:	3001      	adds	r0, #1
 8008b6c:	f43f af12 	beq.w	8008994 <_printf_float+0x9c>
 8008b70:	f04f 0900 	mov.w	r9, #0
 8008b74:	f104 0a1a 	add.w	sl, r4, #26
 8008b78:	9b07      	ldr	r3, [sp, #28]
 8008b7a:	425b      	negs	r3, r3
 8008b7c:	454b      	cmp	r3, r9
 8008b7e:	dc01      	bgt.n	8008b84 <_printf_float+0x28c>
 8008b80:	9b08      	ldr	r3, [sp, #32]
 8008b82:	e795      	b.n	8008ab0 <_printf_float+0x1b8>
 8008b84:	2301      	movs	r3, #1
 8008b86:	4652      	mov	r2, sl
 8008b88:	4631      	mov	r1, r6
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	47b8      	blx	r7
 8008b8e:	3001      	adds	r0, #1
 8008b90:	f43f af00 	beq.w	8008994 <_printf_float+0x9c>
 8008b94:	f109 0901 	add.w	r9, r9, #1
 8008b98:	e7ee      	b.n	8008b78 <_printf_float+0x280>
 8008b9a:	bf00      	nop
 8008b9c:	f3af 8000 	nop.w
 8008ba0:	ffffffff 	.word	0xffffffff
 8008ba4:	7fefffff 	.word	0x7fefffff
 8008ba8:	0800af54 	.word	0x0800af54
 8008bac:	0800af58 	.word	0x0800af58
 8008bb0:	0800af60 	.word	0x0800af60
 8008bb4:	0800af5c 	.word	0x0800af5c
 8008bb8:	0800af64 	.word	0x0800af64
 8008bbc:	9a08      	ldr	r2, [sp, #32]
 8008bbe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	bfa8      	it	ge
 8008bc4:	461a      	movge	r2, r3
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	4691      	mov	r9, r2
 8008bca:	dc38      	bgt.n	8008c3e <_printf_float+0x346>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	9305      	str	r3, [sp, #20]
 8008bd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bd4:	f104 021a 	add.w	r2, r4, #26
 8008bd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008bda:	9905      	ldr	r1, [sp, #20]
 8008bdc:	9304      	str	r3, [sp, #16]
 8008bde:	eba3 0309 	sub.w	r3, r3, r9
 8008be2:	428b      	cmp	r3, r1
 8008be4:	dc33      	bgt.n	8008c4e <_printf_float+0x356>
 8008be6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008bea:	429a      	cmp	r2, r3
 8008bec:	db3c      	blt.n	8008c68 <_printf_float+0x370>
 8008bee:	6823      	ldr	r3, [r4, #0]
 8008bf0:	07da      	lsls	r2, r3, #31
 8008bf2:	d439      	bmi.n	8008c68 <_printf_float+0x370>
 8008bf4:	9a08      	ldr	r2, [sp, #32]
 8008bf6:	9b04      	ldr	r3, [sp, #16]
 8008bf8:	9907      	ldr	r1, [sp, #28]
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	eba2 0901 	sub.w	r9, r2, r1
 8008c00:	4599      	cmp	r9, r3
 8008c02:	bfa8      	it	ge
 8008c04:	4699      	movge	r9, r3
 8008c06:	f1b9 0f00 	cmp.w	r9, #0
 8008c0a:	dc35      	bgt.n	8008c78 <_printf_float+0x380>
 8008c0c:	f04f 0800 	mov.w	r8, #0
 8008c10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c14:	f104 0a1a 	add.w	sl, r4, #26
 8008c18:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008c1c:	1a9b      	subs	r3, r3, r2
 8008c1e:	eba3 0309 	sub.w	r3, r3, r9
 8008c22:	4543      	cmp	r3, r8
 8008c24:	f77f af75 	ble.w	8008b12 <_printf_float+0x21a>
 8008c28:	2301      	movs	r3, #1
 8008c2a:	4652      	mov	r2, sl
 8008c2c:	4631      	mov	r1, r6
 8008c2e:	4628      	mov	r0, r5
 8008c30:	47b8      	blx	r7
 8008c32:	3001      	adds	r0, #1
 8008c34:	f43f aeae 	beq.w	8008994 <_printf_float+0x9c>
 8008c38:	f108 0801 	add.w	r8, r8, #1
 8008c3c:	e7ec      	b.n	8008c18 <_printf_float+0x320>
 8008c3e:	4613      	mov	r3, r2
 8008c40:	4631      	mov	r1, r6
 8008c42:	4642      	mov	r2, r8
 8008c44:	4628      	mov	r0, r5
 8008c46:	47b8      	blx	r7
 8008c48:	3001      	adds	r0, #1
 8008c4a:	d1bf      	bne.n	8008bcc <_printf_float+0x2d4>
 8008c4c:	e6a2      	b.n	8008994 <_printf_float+0x9c>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	4631      	mov	r1, r6
 8008c52:	4628      	mov	r0, r5
 8008c54:	9204      	str	r2, [sp, #16]
 8008c56:	47b8      	blx	r7
 8008c58:	3001      	adds	r0, #1
 8008c5a:	f43f ae9b 	beq.w	8008994 <_printf_float+0x9c>
 8008c5e:	9b05      	ldr	r3, [sp, #20]
 8008c60:	9a04      	ldr	r2, [sp, #16]
 8008c62:	3301      	adds	r3, #1
 8008c64:	9305      	str	r3, [sp, #20]
 8008c66:	e7b7      	b.n	8008bd8 <_printf_float+0x2e0>
 8008c68:	4653      	mov	r3, sl
 8008c6a:	465a      	mov	r2, fp
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	4628      	mov	r0, r5
 8008c70:	47b8      	blx	r7
 8008c72:	3001      	adds	r0, #1
 8008c74:	d1be      	bne.n	8008bf4 <_printf_float+0x2fc>
 8008c76:	e68d      	b.n	8008994 <_printf_float+0x9c>
 8008c78:	9a04      	ldr	r2, [sp, #16]
 8008c7a:	464b      	mov	r3, r9
 8008c7c:	4442      	add	r2, r8
 8008c7e:	4631      	mov	r1, r6
 8008c80:	4628      	mov	r0, r5
 8008c82:	47b8      	blx	r7
 8008c84:	3001      	adds	r0, #1
 8008c86:	d1c1      	bne.n	8008c0c <_printf_float+0x314>
 8008c88:	e684      	b.n	8008994 <_printf_float+0x9c>
 8008c8a:	9a08      	ldr	r2, [sp, #32]
 8008c8c:	2a01      	cmp	r2, #1
 8008c8e:	dc01      	bgt.n	8008c94 <_printf_float+0x39c>
 8008c90:	07db      	lsls	r3, r3, #31
 8008c92:	d537      	bpl.n	8008d04 <_printf_float+0x40c>
 8008c94:	2301      	movs	r3, #1
 8008c96:	4642      	mov	r2, r8
 8008c98:	4631      	mov	r1, r6
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	47b8      	blx	r7
 8008c9e:	3001      	adds	r0, #1
 8008ca0:	f43f ae78 	beq.w	8008994 <_printf_float+0x9c>
 8008ca4:	4653      	mov	r3, sl
 8008ca6:	465a      	mov	r2, fp
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	47b8      	blx	r7
 8008cae:	3001      	adds	r0, #1
 8008cb0:	f43f ae70 	beq.w	8008994 <_printf_float+0x9c>
 8008cb4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008cb8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cc0:	d01b      	beq.n	8008cfa <_printf_float+0x402>
 8008cc2:	9b08      	ldr	r3, [sp, #32]
 8008cc4:	f108 0201 	add.w	r2, r8, #1
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	4631      	mov	r1, r6
 8008ccc:	4628      	mov	r0, r5
 8008cce:	47b8      	blx	r7
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	d10e      	bne.n	8008cf2 <_printf_float+0x3fa>
 8008cd4:	e65e      	b.n	8008994 <_printf_float+0x9c>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	464a      	mov	r2, r9
 8008cda:	4631      	mov	r1, r6
 8008cdc:	4628      	mov	r0, r5
 8008cde:	47b8      	blx	r7
 8008ce0:	3001      	adds	r0, #1
 8008ce2:	f43f ae57 	beq.w	8008994 <_printf_float+0x9c>
 8008ce6:	f108 0801 	add.w	r8, r8, #1
 8008cea:	9b08      	ldr	r3, [sp, #32]
 8008cec:	3b01      	subs	r3, #1
 8008cee:	4543      	cmp	r3, r8
 8008cf0:	dcf1      	bgt.n	8008cd6 <_printf_float+0x3de>
 8008cf2:	9b04      	ldr	r3, [sp, #16]
 8008cf4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008cf8:	e6db      	b.n	8008ab2 <_printf_float+0x1ba>
 8008cfa:	f04f 0800 	mov.w	r8, #0
 8008cfe:	f104 091a 	add.w	r9, r4, #26
 8008d02:	e7f2      	b.n	8008cea <_printf_float+0x3f2>
 8008d04:	2301      	movs	r3, #1
 8008d06:	4642      	mov	r2, r8
 8008d08:	e7df      	b.n	8008cca <_printf_float+0x3d2>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	464a      	mov	r2, r9
 8008d0e:	4631      	mov	r1, r6
 8008d10:	4628      	mov	r0, r5
 8008d12:	47b8      	blx	r7
 8008d14:	3001      	adds	r0, #1
 8008d16:	f43f ae3d 	beq.w	8008994 <_printf_float+0x9c>
 8008d1a:	f108 0801 	add.w	r8, r8, #1
 8008d1e:	68e3      	ldr	r3, [r4, #12]
 8008d20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d22:	1a5b      	subs	r3, r3, r1
 8008d24:	4543      	cmp	r3, r8
 8008d26:	dcf0      	bgt.n	8008d0a <_printf_float+0x412>
 8008d28:	e6f7      	b.n	8008b1a <_printf_float+0x222>
 8008d2a:	f04f 0800 	mov.w	r8, #0
 8008d2e:	f104 0919 	add.w	r9, r4, #25
 8008d32:	e7f4      	b.n	8008d1e <_printf_float+0x426>

08008d34 <_printf_common>:
 8008d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d38:	4616      	mov	r6, r2
 8008d3a:	4699      	mov	r9, r3
 8008d3c:	688a      	ldr	r2, [r1, #8]
 8008d3e:	690b      	ldr	r3, [r1, #16]
 8008d40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d44:	4293      	cmp	r3, r2
 8008d46:	bfb8      	it	lt
 8008d48:	4613      	movlt	r3, r2
 8008d4a:	6033      	str	r3, [r6, #0]
 8008d4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d50:	4607      	mov	r7, r0
 8008d52:	460c      	mov	r4, r1
 8008d54:	b10a      	cbz	r2, 8008d5a <_printf_common+0x26>
 8008d56:	3301      	adds	r3, #1
 8008d58:	6033      	str	r3, [r6, #0]
 8008d5a:	6823      	ldr	r3, [r4, #0]
 8008d5c:	0699      	lsls	r1, r3, #26
 8008d5e:	bf42      	ittt	mi
 8008d60:	6833      	ldrmi	r3, [r6, #0]
 8008d62:	3302      	addmi	r3, #2
 8008d64:	6033      	strmi	r3, [r6, #0]
 8008d66:	6825      	ldr	r5, [r4, #0]
 8008d68:	f015 0506 	ands.w	r5, r5, #6
 8008d6c:	d106      	bne.n	8008d7c <_printf_common+0x48>
 8008d6e:	f104 0a19 	add.w	sl, r4, #25
 8008d72:	68e3      	ldr	r3, [r4, #12]
 8008d74:	6832      	ldr	r2, [r6, #0]
 8008d76:	1a9b      	subs	r3, r3, r2
 8008d78:	42ab      	cmp	r3, r5
 8008d7a:	dc26      	bgt.n	8008dca <_printf_common+0x96>
 8008d7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d80:	1e13      	subs	r3, r2, #0
 8008d82:	6822      	ldr	r2, [r4, #0]
 8008d84:	bf18      	it	ne
 8008d86:	2301      	movne	r3, #1
 8008d88:	0692      	lsls	r2, r2, #26
 8008d8a:	d42b      	bmi.n	8008de4 <_printf_common+0xb0>
 8008d8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d90:	4649      	mov	r1, r9
 8008d92:	4638      	mov	r0, r7
 8008d94:	47c0      	blx	r8
 8008d96:	3001      	adds	r0, #1
 8008d98:	d01e      	beq.n	8008dd8 <_printf_common+0xa4>
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	68e5      	ldr	r5, [r4, #12]
 8008d9e:	6832      	ldr	r2, [r6, #0]
 8008da0:	f003 0306 	and.w	r3, r3, #6
 8008da4:	2b04      	cmp	r3, #4
 8008da6:	bf08      	it	eq
 8008da8:	1aad      	subeq	r5, r5, r2
 8008daa:	68a3      	ldr	r3, [r4, #8]
 8008dac:	6922      	ldr	r2, [r4, #16]
 8008dae:	bf0c      	ite	eq
 8008db0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008db4:	2500      	movne	r5, #0
 8008db6:	4293      	cmp	r3, r2
 8008db8:	bfc4      	itt	gt
 8008dba:	1a9b      	subgt	r3, r3, r2
 8008dbc:	18ed      	addgt	r5, r5, r3
 8008dbe:	2600      	movs	r6, #0
 8008dc0:	341a      	adds	r4, #26
 8008dc2:	42b5      	cmp	r5, r6
 8008dc4:	d11a      	bne.n	8008dfc <_printf_common+0xc8>
 8008dc6:	2000      	movs	r0, #0
 8008dc8:	e008      	b.n	8008ddc <_printf_common+0xa8>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	4652      	mov	r2, sl
 8008dce:	4649      	mov	r1, r9
 8008dd0:	4638      	mov	r0, r7
 8008dd2:	47c0      	blx	r8
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d103      	bne.n	8008de0 <_printf_common+0xac>
 8008dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de0:	3501      	adds	r5, #1
 8008de2:	e7c6      	b.n	8008d72 <_printf_common+0x3e>
 8008de4:	18e1      	adds	r1, r4, r3
 8008de6:	1c5a      	adds	r2, r3, #1
 8008de8:	2030      	movs	r0, #48	; 0x30
 8008dea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008dee:	4422      	add	r2, r4
 8008df0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008df4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008df8:	3302      	adds	r3, #2
 8008dfa:	e7c7      	b.n	8008d8c <_printf_common+0x58>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	4622      	mov	r2, r4
 8008e00:	4649      	mov	r1, r9
 8008e02:	4638      	mov	r0, r7
 8008e04:	47c0      	blx	r8
 8008e06:	3001      	adds	r0, #1
 8008e08:	d0e6      	beq.n	8008dd8 <_printf_common+0xa4>
 8008e0a:	3601      	adds	r6, #1
 8008e0c:	e7d9      	b.n	8008dc2 <_printf_common+0x8e>
	...

08008e10 <_printf_i>:
 8008e10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e14:	460c      	mov	r4, r1
 8008e16:	4691      	mov	r9, r2
 8008e18:	7e27      	ldrb	r7, [r4, #24]
 8008e1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008e1c:	2f78      	cmp	r7, #120	; 0x78
 8008e1e:	4680      	mov	r8, r0
 8008e20:	469a      	mov	sl, r3
 8008e22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e26:	d807      	bhi.n	8008e38 <_printf_i+0x28>
 8008e28:	2f62      	cmp	r7, #98	; 0x62
 8008e2a:	d80a      	bhi.n	8008e42 <_printf_i+0x32>
 8008e2c:	2f00      	cmp	r7, #0
 8008e2e:	f000 80d8 	beq.w	8008fe2 <_printf_i+0x1d2>
 8008e32:	2f58      	cmp	r7, #88	; 0x58
 8008e34:	f000 80a3 	beq.w	8008f7e <_printf_i+0x16e>
 8008e38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e40:	e03a      	b.n	8008eb8 <_printf_i+0xa8>
 8008e42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e46:	2b15      	cmp	r3, #21
 8008e48:	d8f6      	bhi.n	8008e38 <_printf_i+0x28>
 8008e4a:	a001      	add	r0, pc, #4	; (adr r0, 8008e50 <_printf_i+0x40>)
 8008e4c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008e50:	08008ea9 	.word	0x08008ea9
 8008e54:	08008ebd 	.word	0x08008ebd
 8008e58:	08008e39 	.word	0x08008e39
 8008e5c:	08008e39 	.word	0x08008e39
 8008e60:	08008e39 	.word	0x08008e39
 8008e64:	08008e39 	.word	0x08008e39
 8008e68:	08008ebd 	.word	0x08008ebd
 8008e6c:	08008e39 	.word	0x08008e39
 8008e70:	08008e39 	.word	0x08008e39
 8008e74:	08008e39 	.word	0x08008e39
 8008e78:	08008e39 	.word	0x08008e39
 8008e7c:	08008fc9 	.word	0x08008fc9
 8008e80:	08008eed 	.word	0x08008eed
 8008e84:	08008fab 	.word	0x08008fab
 8008e88:	08008e39 	.word	0x08008e39
 8008e8c:	08008e39 	.word	0x08008e39
 8008e90:	08008feb 	.word	0x08008feb
 8008e94:	08008e39 	.word	0x08008e39
 8008e98:	08008eed 	.word	0x08008eed
 8008e9c:	08008e39 	.word	0x08008e39
 8008ea0:	08008e39 	.word	0x08008e39
 8008ea4:	08008fb3 	.word	0x08008fb3
 8008ea8:	680b      	ldr	r3, [r1, #0]
 8008eaa:	1d1a      	adds	r2, r3, #4
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	600a      	str	r2, [r1, #0]
 8008eb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008eb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e0a3      	b.n	8009004 <_printf_i+0x1f4>
 8008ebc:	6825      	ldr	r5, [r4, #0]
 8008ebe:	6808      	ldr	r0, [r1, #0]
 8008ec0:	062e      	lsls	r6, r5, #24
 8008ec2:	f100 0304 	add.w	r3, r0, #4
 8008ec6:	d50a      	bpl.n	8008ede <_printf_i+0xce>
 8008ec8:	6805      	ldr	r5, [r0, #0]
 8008eca:	600b      	str	r3, [r1, #0]
 8008ecc:	2d00      	cmp	r5, #0
 8008ece:	da03      	bge.n	8008ed8 <_printf_i+0xc8>
 8008ed0:	232d      	movs	r3, #45	; 0x2d
 8008ed2:	426d      	negs	r5, r5
 8008ed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ed8:	485e      	ldr	r0, [pc, #376]	; (8009054 <_printf_i+0x244>)
 8008eda:	230a      	movs	r3, #10
 8008edc:	e019      	b.n	8008f12 <_printf_i+0x102>
 8008ede:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008ee2:	6805      	ldr	r5, [r0, #0]
 8008ee4:	600b      	str	r3, [r1, #0]
 8008ee6:	bf18      	it	ne
 8008ee8:	b22d      	sxthne	r5, r5
 8008eea:	e7ef      	b.n	8008ecc <_printf_i+0xbc>
 8008eec:	680b      	ldr	r3, [r1, #0]
 8008eee:	6825      	ldr	r5, [r4, #0]
 8008ef0:	1d18      	adds	r0, r3, #4
 8008ef2:	6008      	str	r0, [r1, #0]
 8008ef4:	0628      	lsls	r0, r5, #24
 8008ef6:	d501      	bpl.n	8008efc <_printf_i+0xec>
 8008ef8:	681d      	ldr	r5, [r3, #0]
 8008efa:	e002      	b.n	8008f02 <_printf_i+0xf2>
 8008efc:	0669      	lsls	r1, r5, #25
 8008efe:	d5fb      	bpl.n	8008ef8 <_printf_i+0xe8>
 8008f00:	881d      	ldrh	r5, [r3, #0]
 8008f02:	4854      	ldr	r0, [pc, #336]	; (8009054 <_printf_i+0x244>)
 8008f04:	2f6f      	cmp	r7, #111	; 0x6f
 8008f06:	bf0c      	ite	eq
 8008f08:	2308      	moveq	r3, #8
 8008f0a:	230a      	movne	r3, #10
 8008f0c:	2100      	movs	r1, #0
 8008f0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f12:	6866      	ldr	r6, [r4, #4]
 8008f14:	60a6      	str	r6, [r4, #8]
 8008f16:	2e00      	cmp	r6, #0
 8008f18:	bfa2      	ittt	ge
 8008f1a:	6821      	ldrge	r1, [r4, #0]
 8008f1c:	f021 0104 	bicge.w	r1, r1, #4
 8008f20:	6021      	strge	r1, [r4, #0]
 8008f22:	b90d      	cbnz	r5, 8008f28 <_printf_i+0x118>
 8008f24:	2e00      	cmp	r6, #0
 8008f26:	d04d      	beq.n	8008fc4 <_printf_i+0x1b4>
 8008f28:	4616      	mov	r6, r2
 8008f2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f2e:	fb03 5711 	mls	r7, r3, r1, r5
 8008f32:	5dc7      	ldrb	r7, [r0, r7]
 8008f34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f38:	462f      	mov	r7, r5
 8008f3a:	42bb      	cmp	r3, r7
 8008f3c:	460d      	mov	r5, r1
 8008f3e:	d9f4      	bls.n	8008f2a <_printf_i+0x11a>
 8008f40:	2b08      	cmp	r3, #8
 8008f42:	d10b      	bne.n	8008f5c <_printf_i+0x14c>
 8008f44:	6823      	ldr	r3, [r4, #0]
 8008f46:	07df      	lsls	r7, r3, #31
 8008f48:	d508      	bpl.n	8008f5c <_printf_i+0x14c>
 8008f4a:	6923      	ldr	r3, [r4, #16]
 8008f4c:	6861      	ldr	r1, [r4, #4]
 8008f4e:	4299      	cmp	r1, r3
 8008f50:	bfde      	ittt	le
 8008f52:	2330      	movle	r3, #48	; 0x30
 8008f54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f5c:	1b92      	subs	r2, r2, r6
 8008f5e:	6122      	str	r2, [r4, #16]
 8008f60:	f8cd a000 	str.w	sl, [sp]
 8008f64:	464b      	mov	r3, r9
 8008f66:	aa03      	add	r2, sp, #12
 8008f68:	4621      	mov	r1, r4
 8008f6a:	4640      	mov	r0, r8
 8008f6c:	f7ff fee2 	bl	8008d34 <_printf_common>
 8008f70:	3001      	adds	r0, #1
 8008f72:	d14c      	bne.n	800900e <_printf_i+0x1fe>
 8008f74:	f04f 30ff 	mov.w	r0, #4294967295
 8008f78:	b004      	add	sp, #16
 8008f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f7e:	4835      	ldr	r0, [pc, #212]	; (8009054 <_printf_i+0x244>)
 8008f80:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f84:	6823      	ldr	r3, [r4, #0]
 8008f86:	680e      	ldr	r6, [r1, #0]
 8008f88:	061f      	lsls	r7, r3, #24
 8008f8a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008f8e:	600e      	str	r6, [r1, #0]
 8008f90:	d514      	bpl.n	8008fbc <_printf_i+0x1ac>
 8008f92:	07d9      	lsls	r1, r3, #31
 8008f94:	bf44      	itt	mi
 8008f96:	f043 0320 	orrmi.w	r3, r3, #32
 8008f9a:	6023      	strmi	r3, [r4, #0]
 8008f9c:	b91d      	cbnz	r5, 8008fa6 <_printf_i+0x196>
 8008f9e:	6823      	ldr	r3, [r4, #0]
 8008fa0:	f023 0320 	bic.w	r3, r3, #32
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	2310      	movs	r3, #16
 8008fa8:	e7b0      	b.n	8008f0c <_printf_i+0xfc>
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	f043 0320 	orr.w	r3, r3, #32
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	2378      	movs	r3, #120	; 0x78
 8008fb4:	4828      	ldr	r0, [pc, #160]	; (8009058 <_printf_i+0x248>)
 8008fb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008fba:	e7e3      	b.n	8008f84 <_printf_i+0x174>
 8008fbc:	065e      	lsls	r6, r3, #25
 8008fbe:	bf48      	it	mi
 8008fc0:	b2ad      	uxthmi	r5, r5
 8008fc2:	e7e6      	b.n	8008f92 <_printf_i+0x182>
 8008fc4:	4616      	mov	r6, r2
 8008fc6:	e7bb      	b.n	8008f40 <_printf_i+0x130>
 8008fc8:	680b      	ldr	r3, [r1, #0]
 8008fca:	6826      	ldr	r6, [r4, #0]
 8008fcc:	6960      	ldr	r0, [r4, #20]
 8008fce:	1d1d      	adds	r5, r3, #4
 8008fd0:	600d      	str	r5, [r1, #0]
 8008fd2:	0635      	lsls	r5, r6, #24
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	d501      	bpl.n	8008fdc <_printf_i+0x1cc>
 8008fd8:	6018      	str	r0, [r3, #0]
 8008fda:	e002      	b.n	8008fe2 <_printf_i+0x1d2>
 8008fdc:	0671      	lsls	r1, r6, #25
 8008fde:	d5fb      	bpl.n	8008fd8 <_printf_i+0x1c8>
 8008fe0:	8018      	strh	r0, [r3, #0]
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	6123      	str	r3, [r4, #16]
 8008fe6:	4616      	mov	r6, r2
 8008fe8:	e7ba      	b.n	8008f60 <_printf_i+0x150>
 8008fea:	680b      	ldr	r3, [r1, #0]
 8008fec:	1d1a      	adds	r2, r3, #4
 8008fee:	600a      	str	r2, [r1, #0]
 8008ff0:	681e      	ldr	r6, [r3, #0]
 8008ff2:	6862      	ldr	r2, [r4, #4]
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	f7f7 f92a 	bl	8000250 <memchr>
 8008ffc:	b108      	cbz	r0, 8009002 <_printf_i+0x1f2>
 8008ffe:	1b80      	subs	r0, r0, r6
 8009000:	6060      	str	r0, [r4, #4]
 8009002:	6863      	ldr	r3, [r4, #4]
 8009004:	6123      	str	r3, [r4, #16]
 8009006:	2300      	movs	r3, #0
 8009008:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800900c:	e7a8      	b.n	8008f60 <_printf_i+0x150>
 800900e:	6923      	ldr	r3, [r4, #16]
 8009010:	4632      	mov	r2, r6
 8009012:	4649      	mov	r1, r9
 8009014:	4640      	mov	r0, r8
 8009016:	47d0      	blx	sl
 8009018:	3001      	adds	r0, #1
 800901a:	d0ab      	beq.n	8008f74 <_printf_i+0x164>
 800901c:	6823      	ldr	r3, [r4, #0]
 800901e:	079b      	lsls	r3, r3, #30
 8009020:	d413      	bmi.n	800904a <_printf_i+0x23a>
 8009022:	68e0      	ldr	r0, [r4, #12]
 8009024:	9b03      	ldr	r3, [sp, #12]
 8009026:	4298      	cmp	r0, r3
 8009028:	bfb8      	it	lt
 800902a:	4618      	movlt	r0, r3
 800902c:	e7a4      	b.n	8008f78 <_printf_i+0x168>
 800902e:	2301      	movs	r3, #1
 8009030:	4632      	mov	r2, r6
 8009032:	4649      	mov	r1, r9
 8009034:	4640      	mov	r0, r8
 8009036:	47d0      	blx	sl
 8009038:	3001      	adds	r0, #1
 800903a:	d09b      	beq.n	8008f74 <_printf_i+0x164>
 800903c:	3501      	adds	r5, #1
 800903e:	68e3      	ldr	r3, [r4, #12]
 8009040:	9903      	ldr	r1, [sp, #12]
 8009042:	1a5b      	subs	r3, r3, r1
 8009044:	42ab      	cmp	r3, r5
 8009046:	dcf2      	bgt.n	800902e <_printf_i+0x21e>
 8009048:	e7eb      	b.n	8009022 <_printf_i+0x212>
 800904a:	2500      	movs	r5, #0
 800904c:	f104 0619 	add.w	r6, r4, #25
 8009050:	e7f5      	b.n	800903e <_printf_i+0x22e>
 8009052:	bf00      	nop
 8009054:	0800af66 	.word	0x0800af66
 8009058:	0800af77 	.word	0x0800af77

0800905c <_sbrk_r>:
 800905c:	b538      	push	{r3, r4, r5, lr}
 800905e:	4d06      	ldr	r5, [pc, #24]	; (8009078 <_sbrk_r+0x1c>)
 8009060:	2300      	movs	r3, #0
 8009062:	4604      	mov	r4, r0
 8009064:	4608      	mov	r0, r1
 8009066:	602b      	str	r3, [r5, #0]
 8009068:	f7f8 fe32 	bl	8001cd0 <_sbrk>
 800906c:	1c43      	adds	r3, r0, #1
 800906e:	d102      	bne.n	8009076 <_sbrk_r+0x1a>
 8009070:	682b      	ldr	r3, [r5, #0]
 8009072:	b103      	cbz	r3, 8009076 <_sbrk_r+0x1a>
 8009074:	6023      	str	r3, [r4, #0]
 8009076:	bd38      	pop	{r3, r4, r5, pc}
 8009078:	200007f0 	.word	0x200007f0

0800907c <quorem>:
 800907c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009080:	6903      	ldr	r3, [r0, #16]
 8009082:	690c      	ldr	r4, [r1, #16]
 8009084:	42a3      	cmp	r3, r4
 8009086:	4607      	mov	r7, r0
 8009088:	f2c0 8081 	blt.w	800918e <quorem+0x112>
 800908c:	3c01      	subs	r4, #1
 800908e:	f101 0814 	add.w	r8, r1, #20
 8009092:	f100 0514 	add.w	r5, r0, #20
 8009096:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800909a:	9301      	str	r3, [sp, #4]
 800909c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80090a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090a4:	3301      	adds	r3, #1
 80090a6:	429a      	cmp	r2, r3
 80090a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80090ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80090b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80090b4:	d331      	bcc.n	800911a <quorem+0x9e>
 80090b6:	f04f 0e00 	mov.w	lr, #0
 80090ba:	4640      	mov	r0, r8
 80090bc:	46ac      	mov	ip, r5
 80090be:	46f2      	mov	sl, lr
 80090c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80090c4:	b293      	uxth	r3, r2
 80090c6:	fb06 e303 	mla	r3, r6, r3, lr
 80090ca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	ebaa 0303 	sub.w	r3, sl, r3
 80090d4:	0c12      	lsrs	r2, r2, #16
 80090d6:	f8dc a000 	ldr.w	sl, [ip]
 80090da:	fb06 e202 	mla	r2, r6, r2, lr
 80090de:	fa13 f38a 	uxtah	r3, r3, sl
 80090e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80090e6:	fa1f fa82 	uxth.w	sl, r2
 80090ea:	f8dc 2000 	ldr.w	r2, [ip]
 80090ee:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80090f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090fc:	4581      	cmp	r9, r0
 80090fe:	f84c 3b04 	str.w	r3, [ip], #4
 8009102:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009106:	d2db      	bcs.n	80090c0 <quorem+0x44>
 8009108:	f855 300b 	ldr.w	r3, [r5, fp]
 800910c:	b92b      	cbnz	r3, 800911a <quorem+0x9e>
 800910e:	9b01      	ldr	r3, [sp, #4]
 8009110:	3b04      	subs	r3, #4
 8009112:	429d      	cmp	r5, r3
 8009114:	461a      	mov	r2, r3
 8009116:	d32e      	bcc.n	8009176 <quorem+0xfa>
 8009118:	613c      	str	r4, [r7, #16]
 800911a:	4638      	mov	r0, r7
 800911c:	f001 f85a 	bl	800a1d4 <__mcmp>
 8009120:	2800      	cmp	r0, #0
 8009122:	db24      	blt.n	800916e <quorem+0xf2>
 8009124:	3601      	adds	r6, #1
 8009126:	4628      	mov	r0, r5
 8009128:	f04f 0c00 	mov.w	ip, #0
 800912c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009130:	f8d0 e000 	ldr.w	lr, [r0]
 8009134:	b293      	uxth	r3, r2
 8009136:	ebac 0303 	sub.w	r3, ip, r3
 800913a:	0c12      	lsrs	r2, r2, #16
 800913c:	fa13 f38e 	uxtah	r3, r3, lr
 8009140:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009144:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009148:	b29b      	uxth	r3, r3
 800914a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800914e:	45c1      	cmp	r9, r8
 8009150:	f840 3b04 	str.w	r3, [r0], #4
 8009154:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009158:	d2e8      	bcs.n	800912c <quorem+0xb0>
 800915a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800915e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009162:	b922      	cbnz	r2, 800916e <quorem+0xf2>
 8009164:	3b04      	subs	r3, #4
 8009166:	429d      	cmp	r5, r3
 8009168:	461a      	mov	r2, r3
 800916a:	d30a      	bcc.n	8009182 <quorem+0x106>
 800916c:	613c      	str	r4, [r7, #16]
 800916e:	4630      	mov	r0, r6
 8009170:	b003      	add	sp, #12
 8009172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009176:	6812      	ldr	r2, [r2, #0]
 8009178:	3b04      	subs	r3, #4
 800917a:	2a00      	cmp	r2, #0
 800917c:	d1cc      	bne.n	8009118 <quorem+0x9c>
 800917e:	3c01      	subs	r4, #1
 8009180:	e7c7      	b.n	8009112 <quorem+0x96>
 8009182:	6812      	ldr	r2, [r2, #0]
 8009184:	3b04      	subs	r3, #4
 8009186:	2a00      	cmp	r2, #0
 8009188:	d1f0      	bne.n	800916c <quorem+0xf0>
 800918a:	3c01      	subs	r4, #1
 800918c:	e7eb      	b.n	8009166 <quorem+0xea>
 800918e:	2000      	movs	r0, #0
 8009190:	e7ee      	b.n	8009170 <quorem+0xf4>
 8009192:	0000      	movs	r0, r0
 8009194:	0000      	movs	r0, r0
	...

08009198 <_dtoa_r>:
 8009198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800919c:	ec59 8b10 	vmov	r8, r9, d0
 80091a0:	b095      	sub	sp, #84	; 0x54
 80091a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80091a4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80091a6:	9107      	str	r1, [sp, #28]
 80091a8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80091ac:	4606      	mov	r6, r0
 80091ae:	9209      	str	r2, [sp, #36]	; 0x24
 80091b0:	9310      	str	r3, [sp, #64]	; 0x40
 80091b2:	b975      	cbnz	r5, 80091d2 <_dtoa_r+0x3a>
 80091b4:	2010      	movs	r0, #16
 80091b6:	f7ff fa53 	bl	8008660 <malloc>
 80091ba:	4602      	mov	r2, r0
 80091bc:	6270      	str	r0, [r6, #36]	; 0x24
 80091be:	b920      	cbnz	r0, 80091ca <_dtoa_r+0x32>
 80091c0:	4bab      	ldr	r3, [pc, #684]	; (8009470 <_dtoa_r+0x2d8>)
 80091c2:	21ea      	movs	r1, #234	; 0xea
 80091c4:	48ab      	ldr	r0, [pc, #684]	; (8009474 <_dtoa_r+0x2dc>)
 80091c6:	f001 f915 	bl	800a3f4 <__assert_func>
 80091ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80091ce:	6005      	str	r5, [r0, #0]
 80091d0:	60c5      	str	r5, [r0, #12]
 80091d2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80091d4:	6819      	ldr	r1, [r3, #0]
 80091d6:	b151      	cbz	r1, 80091ee <_dtoa_r+0x56>
 80091d8:	685a      	ldr	r2, [r3, #4]
 80091da:	604a      	str	r2, [r1, #4]
 80091dc:	2301      	movs	r3, #1
 80091de:	4093      	lsls	r3, r2
 80091e0:	608b      	str	r3, [r1, #8]
 80091e2:	4630      	mov	r0, r6
 80091e4:	f000 fdb8 	bl	8009d58 <_Bfree>
 80091e8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80091ea:	2200      	movs	r2, #0
 80091ec:	601a      	str	r2, [r3, #0]
 80091ee:	f1b9 0300 	subs.w	r3, r9, #0
 80091f2:	bfbb      	ittet	lt
 80091f4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80091f8:	9303      	strlt	r3, [sp, #12]
 80091fa:	2300      	movge	r3, #0
 80091fc:	2201      	movlt	r2, #1
 80091fe:	bfac      	ite	ge
 8009200:	6023      	strge	r3, [r4, #0]
 8009202:	6022      	strlt	r2, [r4, #0]
 8009204:	4b9c      	ldr	r3, [pc, #624]	; (8009478 <_dtoa_r+0x2e0>)
 8009206:	9c03      	ldr	r4, [sp, #12]
 8009208:	43a3      	bics	r3, r4
 800920a:	d11a      	bne.n	8009242 <_dtoa_r+0xaa>
 800920c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800920e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009212:	6013      	str	r3, [r2, #0]
 8009214:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009218:	ea53 0308 	orrs.w	r3, r3, r8
 800921c:	f000 8512 	beq.w	8009c44 <_dtoa_r+0xaac>
 8009220:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009222:	b953      	cbnz	r3, 800923a <_dtoa_r+0xa2>
 8009224:	4b95      	ldr	r3, [pc, #596]	; (800947c <_dtoa_r+0x2e4>)
 8009226:	e01f      	b.n	8009268 <_dtoa_r+0xd0>
 8009228:	4b95      	ldr	r3, [pc, #596]	; (8009480 <_dtoa_r+0x2e8>)
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	3308      	adds	r3, #8
 800922e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009230:	6013      	str	r3, [r2, #0]
 8009232:	9800      	ldr	r0, [sp, #0]
 8009234:	b015      	add	sp, #84	; 0x54
 8009236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800923a:	4b90      	ldr	r3, [pc, #576]	; (800947c <_dtoa_r+0x2e4>)
 800923c:	9300      	str	r3, [sp, #0]
 800923e:	3303      	adds	r3, #3
 8009240:	e7f5      	b.n	800922e <_dtoa_r+0x96>
 8009242:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009246:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800924a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800924e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009252:	d10b      	bne.n	800926c <_dtoa_r+0xd4>
 8009254:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009256:	2301      	movs	r3, #1
 8009258:	6013      	str	r3, [r2, #0]
 800925a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800925c:	2b00      	cmp	r3, #0
 800925e:	f000 84ee 	beq.w	8009c3e <_dtoa_r+0xaa6>
 8009262:	4888      	ldr	r0, [pc, #544]	; (8009484 <_dtoa_r+0x2ec>)
 8009264:	6018      	str	r0, [r3, #0]
 8009266:	1e43      	subs	r3, r0, #1
 8009268:	9300      	str	r3, [sp, #0]
 800926a:	e7e2      	b.n	8009232 <_dtoa_r+0x9a>
 800926c:	a913      	add	r1, sp, #76	; 0x4c
 800926e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009272:	aa12      	add	r2, sp, #72	; 0x48
 8009274:	4630      	mov	r0, r6
 8009276:	f001 f851 	bl	800a31c <__d2b>
 800927a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800927e:	4605      	mov	r5, r0
 8009280:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009282:	2900      	cmp	r1, #0
 8009284:	d047      	beq.n	8009316 <_dtoa_r+0x17e>
 8009286:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009288:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800928c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009290:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8009294:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009298:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800929c:	2400      	movs	r4, #0
 800929e:	ec43 2b16 	vmov	d6, r2, r3
 80092a2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80092a6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8009458 <_dtoa_r+0x2c0>
 80092aa:	ee36 7b47 	vsub.f64	d7, d6, d7
 80092ae:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8009460 <_dtoa_r+0x2c8>
 80092b2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80092b6:	eeb0 7b46 	vmov.f64	d7, d6
 80092ba:	ee06 1a90 	vmov	s13, r1
 80092be:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80092c2:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8009468 <_dtoa_r+0x2d0>
 80092c6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80092ca:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80092ce:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80092d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092d6:	ee16 ba90 	vmov	fp, s13
 80092da:	9411      	str	r4, [sp, #68]	; 0x44
 80092dc:	d508      	bpl.n	80092f0 <_dtoa_r+0x158>
 80092de:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80092e2:	eeb4 6b47 	vcmp.f64	d6, d7
 80092e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092ea:	bf18      	it	ne
 80092ec:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80092f0:	f1bb 0f16 	cmp.w	fp, #22
 80092f4:	d832      	bhi.n	800935c <_dtoa_r+0x1c4>
 80092f6:	4b64      	ldr	r3, [pc, #400]	; (8009488 <_dtoa_r+0x2f0>)
 80092f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80092fc:	ed93 7b00 	vldr	d7, [r3]
 8009300:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8009304:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800930c:	d501      	bpl.n	8009312 <_dtoa_r+0x17a>
 800930e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009312:	2300      	movs	r3, #0
 8009314:	e023      	b.n	800935e <_dtoa_r+0x1c6>
 8009316:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009318:	4401      	add	r1, r0
 800931a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800931e:	2b20      	cmp	r3, #32
 8009320:	bfc3      	ittte	gt
 8009322:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009326:	fa04 f303 	lslgt.w	r3, r4, r3
 800932a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800932e:	f1c3 0320 	rsble	r3, r3, #32
 8009332:	bfc6      	itte	gt
 8009334:	fa28 f804 	lsrgt.w	r8, r8, r4
 8009338:	ea43 0308 	orrgt.w	r3, r3, r8
 800933c:	fa08 f303 	lslle.w	r3, r8, r3
 8009340:	ee07 3a90 	vmov	s15, r3
 8009344:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009348:	3901      	subs	r1, #1
 800934a:	ed8d 7b00 	vstr	d7, [sp]
 800934e:	9c01      	ldr	r4, [sp, #4]
 8009350:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009354:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8009358:	2401      	movs	r4, #1
 800935a:	e7a0      	b.n	800929e <_dtoa_r+0x106>
 800935c:	2301      	movs	r3, #1
 800935e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009360:	1a43      	subs	r3, r0, r1
 8009362:	1e5a      	subs	r2, r3, #1
 8009364:	bf45      	ittet	mi
 8009366:	f1c3 0301 	rsbmi	r3, r3, #1
 800936a:	9305      	strmi	r3, [sp, #20]
 800936c:	2300      	movpl	r3, #0
 800936e:	2300      	movmi	r3, #0
 8009370:	9206      	str	r2, [sp, #24]
 8009372:	bf54      	ite	pl
 8009374:	9305      	strpl	r3, [sp, #20]
 8009376:	9306      	strmi	r3, [sp, #24]
 8009378:	f1bb 0f00 	cmp.w	fp, #0
 800937c:	db18      	blt.n	80093b0 <_dtoa_r+0x218>
 800937e:	9b06      	ldr	r3, [sp, #24]
 8009380:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8009384:	445b      	add	r3, fp
 8009386:	9306      	str	r3, [sp, #24]
 8009388:	2300      	movs	r3, #0
 800938a:	9a07      	ldr	r2, [sp, #28]
 800938c:	2a09      	cmp	r2, #9
 800938e:	d849      	bhi.n	8009424 <_dtoa_r+0x28c>
 8009390:	2a05      	cmp	r2, #5
 8009392:	bfc4      	itt	gt
 8009394:	3a04      	subgt	r2, #4
 8009396:	9207      	strgt	r2, [sp, #28]
 8009398:	9a07      	ldr	r2, [sp, #28]
 800939a:	f1a2 0202 	sub.w	r2, r2, #2
 800939e:	bfcc      	ite	gt
 80093a0:	2400      	movgt	r4, #0
 80093a2:	2401      	movle	r4, #1
 80093a4:	2a03      	cmp	r2, #3
 80093a6:	d848      	bhi.n	800943a <_dtoa_r+0x2a2>
 80093a8:	e8df f002 	tbb	[pc, r2]
 80093ac:	3a2c2e0b 	.word	0x3a2c2e0b
 80093b0:	9b05      	ldr	r3, [sp, #20]
 80093b2:	2200      	movs	r2, #0
 80093b4:	eba3 030b 	sub.w	r3, r3, fp
 80093b8:	9305      	str	r3, [sp, #20]
 80093ba:	920e      	str	r2, [sp, #56]	; 0x38
 80093bc:	f1cb 0300 	rsb	r3, fp, #0
 80093c0:	e7e3      	b.n	800938a <_dtoa_r+0x1f2>
 80093c2:	2200      	movs	r2, #0
 80093c4:	9208      	str	r2, [sp, #32]
 80093c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093c8:	2a00      	cmp	r2, #0
 80093ca:	dc39      	bgt.n	8009440 <_dtoa_r+0x2a8>
 80093cc:	f04f 0a01 	mov.w	sl, #1
 80093d0:	46d1      	mov	r9, sl
 80093d2:	4652      	mov	r2, sl
 80093d4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80093d8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80093da:	2100      	movs	r1, #0
 80093dc:	6079      	str	r1, [r7, #4]
 80093de:	2004      	movs	r0, #4
 80093e0:	f100 0c14 	add.w	ip, r0, #20
 80093e4:	4594      	cmp	ip, r2
 80093e6:	6879      	ldr	r1, [r7, #4]
 80093e8:	d92f      	bls.n	800944a <_dtoa_r+0x2b2>
 80093ea:	4630      	mov	r0, r6
 80093ec:	930c      	str	r3, [sp, #48]	; 0x30
 80093ee:	f000 fc73 	bl	8009cd8 <_Balloc>
 80093f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093f4:	9000      	str	r0, [sp, #0]
 80093f6:	4602      	mov	r2, r0
 80093f8:	2800      	cmp	r0, #0
 80093fa:	d149      	bne.n	8009490 <_dtoa_r+0x2f8>
 80093fc:	4b23      	ldr	r3, [pc, #140]	; (800948c <_dtoa_r+0x2f4>)
 80093fe:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009402:	e6df      	b.n	80091c4 <_dtoa_r+0x2c>
 8009404:	2201      	movs	r2, #1
 8009406:	e7dd      	b.n	80093c4 <_dtoa_r+0x22c>
 8009408:	2200      	movs	r2, #0
 800940a:	9208      	str	r2, [sp, #32]
 800940c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800940e:	eb0b 0a02 	add.w	sl, fp, r2
 8009412:	f10a 0901 	add.w	r9, sl, #1
 8009416:	464a      	mov	r2, r9
 8009418:	2a01      	cmp	r2, #1
 800941a:	bfb8      	it	lt
 800941c:	2201      	movlt	r2, #1
 800941e:	e7db      	b.n	80093d8 <_dtoa_r+0x240>
 8009420:	2201      	movs	r2, #1
 8009422:	e7f2      	b.n	800940a <_dtoa_r+0x272>
 8009424:	2401      	movs	r4, #1
 8009426:	2200      	movs	r2, #0
 8009428:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800942c:	f04f 3aff 	mov.w	sl, #4294967295
 8009430:	2100      	movs	r1, #0
 8009432:	46d1      	mov	r9, sl
 8009434:	2212      	movs	r2, #18
 8009436:	9109      	str	r1, [sp, #36]	; 0x24
 8009438:	e7ce      	b.n	80093d8 <_dtoa_r+0x240>
 800943a:	2201      	movs	r2, #1
 800943c:	9208      	str	r2, [sp, #32]
 800943e:	e7f5      	b.n	800942c <_dtoa_r+0x294>
 8009440:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8009444:	46d1      	mov	r9, sl
 8009446:	4652      	mov	r2, sl
 8009448:	e7c6      	b.n	80093d8 <_dtoa_r+0x240>
 800944a:	3101      	adds	r1, #1
 800944c:	6079      	str	r1, [r7, #4]
 800944e:	0040      	lsls	r0, r0, #1
 8009450:	e7c6      	b.n	80093e0 <_dtoa_r+0x248>
 8009452:	bf00      	nop
 8009454:	f3af 8000 	nop.w
 8009458:	636f4361 	.word	0x636f4361
 800945c:	3fd287a7 	.word	0x3fd287a7
 8009460:	8b60c8b3 	.word	0x8b60c8b3
 8009464:	3fc68a28 	.word	0x3fc68a28
 8009468:	509f79fb 	.word	0x509f79fb
 800946c:	3fd34413 	.word	0x3fd34413
 8009470:	0800af95 	.word	0x0800af95
 8009474:	0800afac 	.word	0x0800afac
 8009478:	7ff00000 	.word	0x7ff00000
 800947c:	0800af91 	.word	0x0800af91
 8009480:	0800af88 	.word	0x0800af88
 8009484:	0800af65 	.word	0x0800af65
 8009488:	0800b0a8 	.word	0x0800b0a8
 800948c:	0800b00b 	.word	0x0800b00b
 8009490:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8009492:	9900      	ldr	r1, [sp, #0]
 8009494:	6011      	str	r1, [r2, #0]
 8009496:	f1b9 0f0e 	cmp.w	r9, #14
 800949a:	d872      	bhi.n	8009582 <_dtoa_r+0x3ea>
 800949c:	2c00      	cmp	r4, #0
 800949e:	d070      	beq.n	8009582 <_dtoa_r+0x3ea>
 80094a0:	f1bb 0f00 	cmp.w	fp, #0
 80094a4:	f340 80a6 	ble.w	80095f4 <_dtoa_r+0x45c>
 80094a8:	49ca      	ldr	r1, [pc, #808]	; (80097d4 <_dtoa_r+0x63c>)
 80094aa:	f00b 020f 	and.w	r2, fp, #15
 80094ae:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80094b2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80094b6:	ed92 7b00 	vldr	d7, [r2]
 80094ba:	ea4f 112b 	mov.w	r1, fp, asr #4
 80094be:	f000 808d 	beq.w	80095dc <_dtoa_r+0x444>
 80094c2:	4ac5      	ldr	r2, [pc, #788]	; (80097d8 <_dtoa_r+0x640>)
 80094c4:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 80094c8:	ed92 6b08 	vldr	d6, [r2, #32]
 80094cc:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80094d0:	ed8d 6b02 	vstr	d6, [sp, #8]
 80094d4:	f001 010f 	and.w	r1, r1, #15
 80094d8:	2203      	movs	r2, #3
 80094da:	48bf      	ldr	r0, [pc, #764]	; (80097d8 <_dtoa_r+0x640>)
 80094dc:	2900      	cmp	r1, #0
 80094de:	d17f      	bne.n	80095e0 <_dtoa_r+0x448>
 80094e0:	ed9d 6b02 	vldr	d6, [sp, #8]
 80094e4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80094e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80094ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80094ee:	2900      	cmp	r1, #0
 80094f0:	f000 80b2 	beq.w	8009658 <_dtoa_r+0x4c0>
 80094f4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80094f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80094fc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009504:	f140 80a8 	bpl.w	8009658 <_dtoa_r+0x4c0>
 8009508:	f1b9 0f00 	cmp.w	r9, #0
 800950c:	f000 80a4 	beq.w	8009658 <_dtoa_r+0x4c0>
 8009510:	f1ba 0f00 	cmp.w	sl, #0
 8009514:	dd31      	ble.n	800957a <_dtoa_r+0x3e2>
 8009516:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800951a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800951e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009522:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009526:	3201      	adds	r2, #1
 8009528:	4650      	mov	r0, sl
 800952a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800952e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8009532:	ee07 2a90 	vmov	s15, r2
 8009536:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800953a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800953e:	ed8d 5b02 	vstr	d5, [sp, #8]
 8009542:	9c03      	ldr	r4, [sp, #12]
 8009544:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8009548:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800954c:	2800      	cmp	r0, #0
 800954e:	f040 8086 	bne.w	800965e <_dtoa_r+0x4c6>
 8009552:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009556:	ee36 6b47 	vsub.f64	d6, d6, d7
 800955a:	ec42 1b17 	vmov	d7, r1, r2
 800955e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009566:	f300 8272 	bgt.w	8009a4e <_dtoa_r+0x8b6>
 800956a:	eeb1 7b47 	vneg.f64	d7, d7
 800956e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009576:	f100 8267 	bmi.w	8009a48 <_dtoa_r+0x8b0>
 800957a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800957e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009582:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009584:	2a00      	cmp	r2, #0
 8009586:	f2c0 8129 	blt.w	80097dc <_dtoa_r+0x644>
 800958a:	f1bb 0f0e 	cmp.w	fp, #14
 800958e:	f300 8125 	bgt.w	80097dc <_dtoa_r+0x644>
 8009592:	4b90      	ldr	r3, [pc, #576]	; (80097d4 <_dtoa_r+0x63c>)
 8009594:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009598:	ed93 6b00 	vldr	d6, [r3]
 800959c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959e:	2b00      	cmp	r3, #0
 80095a0:	f280 80c3 	bge.w	800972a <_dtoa_r+0x592>
 80095a4:	f1b9 0f00 	cmp.w	r9, #0
 80095a8:	f300 80bf 	bgt.w	800972a <_dtoa_r+0x592>
 80095ac:	f040 824c 	bne.w	8009a48 <_dtoa_r+0x8b0>
 80095b0:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80095b4:	ee26 6b07 	vmul.f64	d6, d6, d7
 80095b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80095bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80095c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095c4:	464c      	mov	r4, r9
 80095c6:	464f      	mov	r7, r9
 80095c8:	f280 8222 	bge.w	8009a10 <_dtoa_r+0x878>
 80095cc:	f8dd 8000 	ldr.w	r8, [sp]
 80095d0:	2331      	movs	r3, #49	; 0x31
 80095d2:	f808 3b01 	strb.w	r3, [r8], #1
 80095d6:	f10b 0b01 	add.w	fp, fp, #1
 80095da:	e21e      	b.n	8009a1a <_dtoa_r+0x882>
 80095dc:	2202      	movs	r2, #2
 80095de:	e77c      	b.n	80094da <_dtoa_r+0x342>
 80095e0:	07cc      	lsls	r4, r1, #31
 80095e2:	d504      	bpl.n	80095ee <_dtoa_r+0x456>
 80095e4:	ed90 6b00 	vldr	d6, [r0]
 80095e8:	3201      	adds	r2, #1
 80095ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 80095ee:	1049      	asrs	r1, r1, #1
 80095f0:	3008      	adds	r0, #8
 80095f2:	e773      	b.n	80094dc <_dtoa_r+0x344>
 80095f4:	d02e      	beq.n	8009654 <_dtoa_r+0x4bc>
 80095f6:	f1cb 0100 	rsb	r1, fp, #0
 80095fa:	4a76      	ldr	r2, [pc, #472]	; (80097d4 <_dtoa_r+0x63c>)
 80095fc:	f001 000f 	and.w	r0, r1, #15
 8009600:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009604:	ed92 7b00 	vldr	d7, [r2]
 8009608:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800960c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009610:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009614:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8009618:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800961c:	486e      	ldr	r0, [pc, #440]	; (80097d8 <_dtoa_r+0x640>)
 800961e:	1109      	asrs	r1, r1, #4
 8009620:	2400      	movs	r4, #0
 8009622:	2202      	movs	r2, #2
 8009624:	b939      	cbnz	r1, 8009636 <_dtoa_r+0x49e>
 8009626:	2c00      	cmp	r4, #0
 8009628:	f43f af60 	beq.w	80094ec <_dtoa_r+0x354>
 800962c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009634:	e75a      	b.n	80094ec <_dtoa_r+0x354>
 8009636:	07cf      	lsls	r7, r1, #31
 8009638:	d509      	bpl.n	800964e <_dtoa_r+0x4b6>
 800963a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800963e:	ed90 7b00 	vldr	d7, [r0]
 8009642:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009646:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800964a:	3201      	adds	r2, #1
 800964c:	2401      	movs	r4, #1
 800964e:	1049      	asrs	r1, r1, #1
 8009650:	3008      	adds	r0, #8
 8009652:	e7e7      	b.n	8009624 <_dtoa_r+0x48c>
 8009654:	2202      	movs	r2, #2
 8009656:	e749      	b.n	80094ec <_dtoa_r+0x354>
 8009658:	465f      	mov	r7, fp
 800965a:	4648      	mov	r0, r9
 800965c:	e765      	b.n	800952a <_dtoa_r+0x392>
 800965e:	ec42 1b17 	vmov	d7, r1, r2
 8009662:	4a5c      	ldr	r2, [pc, #368]	; (80097d4 <_dtoa_r+0x63c>)
 8009664:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009668:	ed12 4b02 	vldr	d4, [r2, #-8]
 800966c:	9a00      	ldr	r2, [sp, #0]
 800966e:	1814      	adds	r4, r2, r0
 8009670:	9a08      	ldr	r2, [sp, #32]
 8009672:	b352      	cbz	r2, 80096ca <_dtoa_r+0x532>
 8009674:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8009678:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800967c:	f8dd 8000 	ldr.w	r8, [sp]
 8009680:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009684:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009688:	ee35 7b47 	vsub.f64	d7, d5, d7
 800968c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009690:	ee14 2a90 	vmov	r2, s9
 8009694:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009698:	3230      	adds	r2, #48	; 0x30
 800969a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800969e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80096a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a6:	f808 2b01 	strb.w	r2, [r8], #1
 80096aa:	d439      	bmi.n	8009720 <_dtoa_r+0x588>
 80096ac:	ee32 5b46 	vsub.f64	d5, d2, d6
 80096b0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80096b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096b8:	d472      	bmi.n	80097a0 <_dtoa_r+0x608>
 80096ba:	45a0      	cmp	r8, r4
 80096bc:	f43f af5d 	beq.w	800957a <_dtoa_r+0x3e2>
 80096c0:	ee27 7b03 	vmul.f64	d7, d7, d3
 80096c4:	ee26 6b03 	vmul.f64	d6, d6, d3
 80096c8:	e7e0      	b.n	800968c <_dtoa_r+0x4f4>
 80096ca:	f8dd 8000 	ldr.w	r8, [sp]
 80096ce:	ee27 7b04 	vmul.f64	d7, d7, d4
 80096d2:	4621      	mov	r1, r4
 80096d4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80096d8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80096dc:	ee14 2a90 	vmov	r2, s9
 80096e0:	3230      	adds	r2, #48	; 0x30
 80096e2:	f808 2b01 	strb.w	r2, [r8], #1
 80096e6:	45a0      	cmp	r8, r4
 80096e8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80096ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 80096f0:	d118      	bne.n	8009724 <_dtoa_r+0x58c>
 80096f2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80096f6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80096fa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80096fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009702:	dc4d      	bgt.n	80097a0 <_dtoa_r+0x608>
 8009704:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009708:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800970c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009710:	f57f af33 	bpl.w	800957a <_dtoa_r+0x3e2>
 8009714:	4688      	mov	r8, r1
 8009716:	3901      	subs	r1, #1
 8009718:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800971c:	2b30      	cmp	r3, #48	; 0x30
 800971e:	d0f9      	beq.n	8009714 <_dtoa_r+0x57c>
 8009720:	46bb      	mov	fp, r7
 8009722:	e02a      	b.n	800977a <_dtoa_r+0x5e2>
 8009724:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009728:	e7d6      	b.n	80096d8 <_dtoa_r+0x540>
 800972a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800972e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8009732:	f8dd 8000 	ldr.w	r8, [sp]
 8009736:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800973a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800973e:	ee15 3a10 	vmov	r3, s10
 8009742:	3330      	adds	r3, #48	; 0x30
 8009744:	f808 3b01 	strb.w	r3, [r8], #1
 8009748:	9b00      	ldr	r3, [sp, #0]
 800974a:	eba8 0303 	sub.w	r3, r8, r3
 800974e:	4599      	cmp	r9, r3
 8009750:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009754:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009758:	d133      	bne.n	80097c2 <_dtoa_r+0x62a>
 800975a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800975e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009766:	dc1a      	bgt.n	800979e <_dtoa_r+0x606>
 8009768:	eeb4 7b46 	vcmp.f64	d7, d6
 800976c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009770:	d103      	bne.n	800977a <_dtoa_r+0x5e2>
 8009772:	ee15 3a10 	vmov	r3, s10
 8009776:	07d9      	lsls	r1, r3, #31
 8009778:	d411      	bmi.n	800979e <_dtoa_r+0x606>
 800977a:	4629      	mov	r1, r5
 800977c:	4630      	mov	r0, r6
 800977e:	f000 faeb 	bl	8009d58 <_Bfree>
 8009782:	2300      	movs	r3, #0
 8009784:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009786:	f888 3000 	strb.w	r3, [r8]
 800978a:	f10b 0301 	add.w	r3, fp, #1
 800978e:	6013      	str	r3, [r2, #0]
 8009790:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009792:	2b00      	cmp	r3, #0
 8009794:	f43f ad4d 	beq.w	8009232 <_dtoa_r+0x9a>
 8009798:	f8c3 8000 	str.w	r8, [r3]
 800979c:	e549      	b.n	8009232 <_dtoa_r+0x9a>
 800979e:	465f      	mov	r7, fp
 80097a0:	4643      	mov	r3, r8
 80097a2:	4698      	mov	r8, r3
 80097a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097a8:	2a39      	cmp	r2, #57	; 0x39
 80097aa:	d106      	bne.n	80097ba <_dtoa_r+0x622>
 80097ac:	9a00      	ldr	r2, [sp, #0]
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d1f7      	bne.n	80097a2 <_dtoa_r+0x60a>
 80097b2:	9900      	ldr	r1, [sp, #0]
 80097b4:	2230      	movs	r2, #48	; 0x30
 80097b6:	3701      	adds	r7, #1
 80097b8:	700a      	strb	r2, [r1, #0]
 80097ba:	781a      	ldrb	r2, [r3, #0]
 80097bc:	3201      	adds	r2, #1
 80097be:	701a      	strb	r2, [r3, #0]
 80097c0:	e7ae      	b.n	8009720 <_dtoa_r+0x588>
 80097c2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80097c6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80097ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ce:	d1b2      	bne.n	8009736 <_dtoa_r+0x59e>
 80097d0:	e7d3      	b.n	800977a <_dtoa_r+0x5e2>
 80097d2:	bf00      	nop
 80097d4:	0800b0a8 	.word	0x0800b0a8
 80097d8:	0800b080 	.word	0x0800b080
 80097dc:	9908      	ldr	r1, [sp, #32]
 80097de:	2900      	cmp	r1, #0
 80097e0:	f000 80d1 	beq.w	8009986 <_dtoa_r+0x7ee>
 80097e4:	9907      	ldr	r1, [sp, #28]
 80097e6:	2901      	cmp	r1, #1
 80097e8:	f300 80b4 	bgt.w	8009954 <_dtoa_r+0x7bc>
 80097ec:	9911      	ldr	r1, [sp, #68]	; 0x44
 80097ee:	2900      	cmp	r1, #0
 80097f0:	f000 80ac 	beq.w	800994c <_dtoa_r+0x7b4>
 80097f4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80097f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80097fc:	461c      	mov	r4, r3
 80097fe:	930a      	str	r3, [sp, #40]	; 0x28
 8009800:	9b05      	ldr	r3, [sp, #20]
 8009802:	4413      	add	r3, r2
 8009804:	9305      	str	r3, [sp, #20]
 8009806:	9b06      	ldr	r3, [sp, #24]
 8009808:	2101      	movs	r1, #1
 800980a:	4413      	add	r3, r2
 800980c:	4630      	mov	r0, r6
 800980e:	9306      	str	r3, [sp, #24]
 8009810:	f000 fb5e 	bl	8009ed0 <__i2b>
 8009814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009816:	4607      	mov	r7, r0
 8009818:	f1b8 0f00 	cmp.w	r8, #0
 800981c:	dd0d      	ble.n	800983a <_dtoa_r+0x6a2>
 800981e:	9a06      	ldr	r2, [sp, #24]
 8009820:	2a00      	cmp	r2, #0
 8009822:	dd0a      	ble.n	800983a <_dtoa_r+0x6a2>
 8009824:	4542      	cmp	r2, r8
 8009826:	9905      	ldr	r1, [sp, #20]
 8009828:	bfa8      	it	ge
 800982a:	4642      	movge	r2, r8
 800982c:	1a89      	subs	r1, r1, r2
 800982e:	9105      	str	r1, [sp, #20]
 8009830:	9906      	ldr	r1, [sp, #24]
 8009832:	eba8 0802 	sub.w	r8, r8, r2
 8009836:	1a8a      	subs	r2, r1, r2
 8009838:	9206      	str	r2, [sp, #24]
 800983a:	b303      	cbz	r3, 800987e <_dtoa_r+0x6e6>
 800983c:	9a08      	ldr	r2, [sp, #32]
 800983e:	2a00      	cmp	r2, #0
 8009840:	f000 80a6 	beq.w	8009990 <_dtoa_r+0x7f8>
 8009844:	2c00      	cmp	r4, #0
 8009846:	dd13      	ble.n	8009870 <_dtoa_r+0x6d8>
 8009848:	4639      	mov	r1, r7
 800984a:	4622      	mov	r2, r4
 800984c:	4630      	mov	r0, r6
 800984e:	930c      	str	r3, [sp, #48]	; 0x30
 8009850:	f000 fbfa 	bl	800a048 <__pow5mult>
 8009854:	462a      	mov	r2, r5
 8009856:	4601      	mov	r1, r0
 8009858:	4607      	mov	r7, r0
 800985a:	4630      	mov	r0, r6
 800985c:	f000 fb4e 	bl	8009efc <__multiply>
 8009860:	4629      	mov	r1, r5
 8009862:	900a      	str	r0, [sp, #40]	; 0x28
 8009864:	4630      	mov	r0, r6
 8009866:	f000 fa77 	bl	8009d58 <_Bfree>
 800986a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800986c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800986e:	4615      	mov	r5, r2
 8009870:	1b1a      	subs	r2, r3, r4
 8009872:	d004      	beq.n	800987e <_dtoa_r+0x6e6>
 8009874:	4629      	mov	r1, r5
 8009876:	4630      	mov	r0, r6
 8009878:	f000 fbe6 	bl	800a048 <__pow5mult>
 800987c:	4605      	mov	r5, r0
 800987e:	2101      	movs	r1, #1
 8009880:	4630      	mov	r0, r6
 8009882:	f000 fb25 	bl	8009ed0 <__i2b>
 8009886:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009888:	2b00      	cmp	r3, #0
 800988a:	4604      	mov	r4, r0
 800988c:	f340 8082 	ble.w	8009994 <_dtoa_r+0x7fc>
 8009890:	461a      	mov	r2, r3
 8009892:	4601      	mov	r1, r0
 8009894:	4630      	mov	r0, r6
 8009896:	f000 fbd7 	bl	800a048 <__pow5mult>
 800989a:	9b07      	ldr	r3, [sp, #28]
 800989c:	2b01      	cmp	r3, #1
 800989e:	4604      	mov	r4, r0
 80098a0:	dd7b      	ble.n	800999a <_dtoa_r+0x802>
 80098a2:	2300      	movs	r3, #0
 80098a4:	930a      	str	r3, [sp, #40]	; 0x28
 80098a6:	6922      	ldr	r2, [r4, #16]
 80098a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80098ac:	6910      	ldr	r0, [r2, #16]
 80098ae:	f000 fabf 	bl	8009e30 <__hi0bits>
 80098b2:	f1c0 0020 	rsb	r0, r0, #32
 80098b6:	9b06      	ldr	r3, [sp, #24]
 80098b8:	4418      	add	r0, r3
 80098ba:	f010 001f 	ands.w	r0, r0, #31
 80098be:	f000 808d 	beq.w	80099dc <_dtoa_r+0x844>
 80098c2:	f1c0 0220 	rsb	r2, r0, #32
 80098c6:	2a04      	cmp	r2, #4
 80098c8:	f340 8086 	ble.w	80099d8 <_dtoa_r+0x840>
 80098cc:	f1c0 001c 	rsb	r0, r0, #28
 80098d0:	9b05      	ldr	r3, [sp, #20]
 80098d2:	4403      	add	r3, r0
 80098d4:	9305      	str	r3, [sp, #20]
 80098d6:	9b06      	ldr	r3, [sp, #24]
 80098d8:	4403      	add	r3, r0
 80098da:	4480      	add	r8, r0
 80098dc:	9306      	str	r3, [sp, #24]
 80098de:	9b05      	ldr	r3, [sp, #20]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	dd05      	ble.n	80098f0 <_dtoa_r+0x758>
 80098e4:	4629      	mov	r1, r5
 80098e6:	461a      	mov	r2, r3
 80098e8:	4630      	mov	r0, r6
 80098ea:	f000 fc07 	bl	800a0fc <__lshift>
 80098ee:	4605      	mov	r5, r0
 80098f0:	9b06      	ldr	r3, [sp, #24]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	dd05      	ble.n	8009902 <_dtoa_r+0x76a>
 80098f6:	4621      	mov	r1, r4
 80098f8:	461a      	mov	r2, r3
 80098fa:	4630      	mov	r0, r6
 80098fc:	f000 fbfe 	bl	800a0fc <__lshift>
 8009900:	4604      	mov	r4, r0
 8009902:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009904:	2b00      	cmp	r3, #0
 8009906:	d06b      	beq.n	80099e0 <_dtoa_r+0x848>
 8009908:	4621      	mov	r1, r4
 800990a:	4628      	mov	r0, r5
 800990c:	f000 fc62 	bl	800a1d4 <__mcmp>
 8009910:	2800      	cmp	r0, #0
 8009912:	da65      	bge.n	80099e0 <_dtoa_r+0x848>
 8009914:	2300      	movs	r3, #0
 8009916:	4629      	mov	r1, r5
 8009918:	220a      	movs	r2, #10
 800991a:	4630      	mov	r0, r6
 800991c:	f000 fa3e 	bl	8009d9c <__multadd>
 8009920:	9b08      	ldr	r3, [sp, #32]
 8009922:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009926:	4605      	mov	r5, r0
 8009928:	2b00      	cmp	r3, #0
 800992a:	f000 8192 	beq.w	8009c52 <_dtoa_r+0xaba>
 800992e:	4639      	mov	r1, r7
 8009930:	2300      	movs	r3, #0
 8009932:	220a      	movs	r2, #10
 8009934:	4630      	mov	r0, r6
 8009936:	f000 fa31 	bl	8009d9c <__multadd>
 800993a:	f1ba 0f00 	cmp.w	sl, #0
 800993e:	4607      	mov	r7, r0
 8009940:	f300 808e 	bgt.w	8009a60 <_dtoa_r+0x8c8>
 8009944:	9b07      	ldr	r3, [sp, #28]
 8009946:	2b02      	cmp	r3, #2
 8009948:	dc51      	bgt.n	80099ee <_dtoa_r+0x856>
 800994a:	e089      	b.n	8009a60 <_dtoa_r+0x8c8>
 800994c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800994e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009952:	e751      	b.n	80097f8 <_dtoa_r+0x660>
 8009954:	f109 34ff 	add.w	r4, r9, #4294967295
 8009958:	42a3      	cmp	r3, r4
 800995a:	bfbf      	itttt	lt
 800995c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800995e:	1ae3      	sublt	r3, r4, r3
 8009960:	18d2      	addlt	r2, r2, r3
 8009962:	4613      	movlt	r3, r2
 8009964:	bfb7      	itett	lt
 8009966:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009968:	1b1c      	subge	r4, r3, r4
 800996a:	4623      	movlt	r3, r4
 800996c:	2400      	movlt	r4, #0
 800996e:	f1b9 0f00 	cmp.w	r9, #0
 8009972:	bfb5      	itete	lt
 8009974:	9a05      	ldrlt	r2, [sp, #20]
 8009976:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800997a:	eba2 0809 	sublt.w	r8, r2, r9
 800997e:	464a      	movge	r2, r9
 8009980:	bfb8      	it	lt
 8009982:	2200      	movlt	r2, #0
 8009984:	e73b      	b.n	80097fe <_dtoa_r+0x666>
 8009986:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800998a:	9f08      	ldr	r7, [sp, #32]
 800998c:	461c      	mov	r4, r3
 800998e:	e743      	b.n	8009818 <_dtoa_r+0x680>
 8009990:	461a      	mov	r2, r3
 8009992:	e76f      	b.n	8009874 <_dtoa_r+0x6dc>
 8009994:	9b07      	ldr	r3, [sp, #28]
 8009996:	2b01      	cmp	r3, #1
 8009998:	dc18      	bgt.n	80099cc <_dtoa_r+0x834>
 800999a:	9b02      	ldr	r3, [sp, #8]
 800999c:	b9b3      	cbnz	r3, 80099cc <_dtoa_r+0x834>
 800999e:	9b03      	ldr	r3, [sp, #12]
 80099a0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80099a4:	b9a2      	cbnz	r2, 80099d0 <_dtoa_r+0x838>
 80099a6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80099aa:	0d12      	lsrs	r2, r2, #20
 80099ac:	0512      	lsls	r2, r2, #20
 80099ae:	b18a      	cbz	r2, 80099d4 <_dtoa_r+0x83c>
 80099b0:	9b05      	ldr	r3, [sp, #20]
 80099b2:	3301      	adds	r3, #1
 80099b4:	9305      	str	r3, [sp, #20]
 80099b6:	9b06      	ldr	r3, [sp, #24]
 80099b8:	3301      	adds	r3, #1
 80099ba:	9306      	str	r3, [sp, #24]
 80099bc:	2301      	movs	r3, #1
 80099be:	930a      	str	r3, [sp, #40]	; 0x28
 80099c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f47f af6f 	bne.w	80098a6 <_dtoa_r+0x70e>
 80099c8:	2001      	movs	r0, #1
 80099ca:	e774      	b.n	80098b6 <_dtoa_r+0x71e>
 80099cc:	2300      	movs	r3, #0
 80099ce:	e7f6      	b.n	80099be <_dtoa_r+0x826>
 80099d0:	9b02      	ldr	r3, [sp, #8]
 80099d2:	e7f4      	b.n	80099be <_dtoa_r+0x826>
 80099d4:	920a      	str	r2, [sp, #40]	; 0x28
 80099d6:	e7f3      	b.n	80099c0 <_dtoa_r+0x828>
 80099d8:	d081      	beq.n	80098de <_dtoa_r+0x746>
 80099da:	4610      	mov	r0, r2
 80099dc:	301c      	adds	r0, #28
 80099de:	e777      	b.n	80098d0 <_dtoa_r+0x738>
 80099e0:	f1b9 0f00 	cmp.w	r9, #0
 80099e4:	dc37      	bgt.n	8009a56 <_dtoa_r+0x8be>
 80099e6:	9b07      	ldr	r3, [sp, #28]
 80099e8:	2b02      	cmp	r3, #2
 80099ea:	dd34      	ble.n	8009a56 <_dtoa_r+0x8be>
 80099ec:	46ca      	mov	sl, r9
 80099ee:	f1ba 0f00 	cmp.w	sl, #0
 80099f2:	d10d      	bne.n	8009a10 <_dtoa_r+0x878>
 80099f4:	4621      	mov	r1, r4
 80099f6:	4653      	mov	r3, sl
 80099f8:	2205      	movs	r2, #5
 80099fa:	4630      	mov	r0, r6
 80099fc:	f000 f9ce 	bl	8009d9c <__multadd>
 8009a00:	4601      	mov	r1, r0
 8009a02:	4604      	mov	r4, r0
 8009a04:	4628      	mov	r0, r5
 8009a06:	f000 fbe5 	bl	800a1d4 <__mcmp>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	f73f adde 	bgt.w	80095cc <_dtoa_r+0x434>
 8009a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a12:	f8dd 8000 	ldr.w	r8, [sp]
 8009a16:	ea6f 0b03 	mvn.w	fp, r3
 8009a1a:	f04f 0900 	mov.w	r9, #0
 8009a1e:	4621      	mov	r1, r4
 8009a20:	4630      	mov	r0, r6
 8009a22:	f000 f999 	bl	8009d58 <_Bfree>
 8009a26:	2f00      	cmp	r7, #0
 8009a28:	f43f aea7 	beq.w	800977a <_dtoa_r+0x5e2>
 8009a2c:	f1b9 0f00 	cmp.w	r9, #0
 8009a30:	d005      	beq.n	8009a3e <_dtoa_r+0x8a6>
 8009a32:	45b9      	cmp	r9, r7
 8009a34:	d003      	beq.n	8009a3e <_dtoa_r+0x8a6>
 8009a36:	4649      	mov	r1, r9
 8009a38:	4630      	mov	r0, r6
 8009a3a:	f000 f98d 	bl	8009d58 <_Bfree>
 8009a3e:	4639      	mov	r1, r7
 8009a40:	4630      	mov	r0, r6
 8009a42:	f000 f989 	bl	8009d58 <_Bfree>
 8009a46:	e698      	b.n	800977a <_dtoa_r+0x5e2>
 8009a48:	2400      	movs	r4, #0
 8009a4a:	4627      	mov	r7, r4
 8009a4c:	e7e0      	b.n	8009a10 <_dtoa_r+0x878>
 8009a4e:	46bb      	mov	fp, r7
 8009a50:	4604      	mov	r4, r0
 8009a52:	4607      	mov	r7, r0
 8009a54:	e5ba      	b.n	80095cc <_dtoa_r+0x434>
 8009a56:	9b08      	ldr	r3, [sp, #32]
 8009a58:	46ca      	mov	sl, r9
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	f000 8100 	beq.w	8009c60 <_dtoa_r+0xac8>
 8009a60:	f1b8 0f00 	cmp.w	r8, #0
 8009a64:	dd05      	ble.n	8009a72 <_dtoa_r+0x8da>
 8009a66:	4639      	mov	r1, r7
 8009a68:	4642      	mov	r2, r8
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	f000 fb46 	bl	800a0fc <__lshift>
 8009a70:	4607      	mov	r7, r0
 8009a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d05d      	beq.n	8009b34 <_dtoa_r+0x99c>
 8009a78:	6879      	ldr	r1, [r7, #4]
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f000 f92c 	bl	8009cd8 <_Balloc>
 8009a80:	4680      	mov	r8, r0
 8009a82:	b928      	cbnz	r0, 8009a90 <_dtoa_r+0x8f8>
 8009a84:	4b82      	ldr	r3, [pc, #520]	; (8009c90 <_dtoa_r+0xaf8>)
 8009a86:	4602      	mov	r2, r0
 8009a88:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009a8c:	f7ff bb9a 	b.w	80091c4 <_dtoa_r+0x2c>
 8009a90:	693a      	ldr	r2, [r7, #16]
 8009a92:	3202      	adds	r2, #2
 8009a94:	0092      	lsls	r2, r2, #2
 8009a96:	f107 010c 	add.w	r1, r7, #12
 8009a9a:	300c      	adds	r0, #12
 8009a9c:	f000 f902 	bl	8009ca4 <memcpy>
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	4641      	mov	r1, r8
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f000 fb29 	bl	800a0fc <__lshift>
 8009aaa:	9b00      	ldr	r3, [sp, #0]
 8009aac:	3301      	adds	r3, #1
 8009aae:	9305      	str	r3, [sp, #20]
 8009ab0:	9b00      	ldr	r3, [sp, #0]
 8009ab2:	4453      	add	r3, sl
 8009ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ab6:	9b02      	ldr	r3, [sp, #8]
 8009ab8:	f003 0301 	and.w	r3, r3, #1
 8009abc:	46b9      	mov	r9, r7
 8009abe:	9308      	str	r3, [sp, #32]
 8009ac0:	4607      	mov	r7, r0
 8009ac2:	9b05      	ldr	r3, [sp, #20]
 8009ac4:	4621      	mov	r1, r4
 8009ac6:	3b01      	subs	r3, #1
 8009ac8:	4628      	mov	r0, r5
 8009aca:	9302      	str	r3, [sp, #8]
 8009acc:	f7ff fad6 	bl	800907c <quorem>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	3330      	adds	r3, #48	; 0x30
 8009ad4:	9006      	str	r0, [sp, #24]
 8009ad6:	4649      	mov	r1, r9
 8009ad8:	4628      	mov	r0, r5
 8009ada:	930a      	str	r3, [sp, #40]	; 0x28
 8009adc:	f000 fb7a 	bl	800a1d4 <__mcmp>
 8009ae0:	463a      	mov	r2, r7
 8009ae2:	4682      	mov	sl, r0
 8009ae4:	4621      	mov	r1, r4
 8009ae6:	4630      	mov	r0, r6
 8009ae8:	f000 fb90 	bl	800a20c <__mdiff>
 8009aec:	68c2      	ldr	r2, [r0, #12]
 8009aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009af0:	4680      	mov	r8, r0
 8009af2:	bb0a      	cbnz	r2, 8009b38 <_dtoa_r+0x9a0>
 8009af4:	4601      	mov	r1, r0
 8009af6:	4628      	mov	r0, r5
 8009af8:	f000 fb6c 	bl	800a1d4 <__mcmp>
 8009afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009afe:	4602      	mov	r2, r0
 8009b00:	4641      	mov	r1, r8
 8009b02:	4630      	mov	r0, r6
 8009b04:	920e      	str	r2, [sp, #56]	; 0x38
 8009b06:	930a      	str	r3, [sp, #40]	; 0x28
 8009b08:	f000 f926 	bl	8009d58 <_Bfree>
 8009b0c:	9b07      	ldr	r3, [sp, #28]
 8009b0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b10:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009b14:	ea43 0102 	orr.w	r1, r3, r2
 8009b18:	9b08      	ldr	r3, [sp, #32]
 8009b1a:	430b      	orrs	r3, r1
 8009b1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b1e:	d10d      	bne.n	8009b3c <_dtoa_r+0x9a4>
 8009b20:	2b39      	cmp	r3, #57	; 0x39
 8009b22:	d029      	beq.n	8009b78 <_dtoa_r+0x9e0>
 8009b24:	f1ba 0f00 	cmp.w	sl, #0
 8009b28:	dd01      	ble.n	8009b2e <_dtoa_r+0x996>
 8009b2a:	9b06      	ldr	r3, [sp, #24]
 8009b2c:	3331      	adds	r3, #49	; 0x31
 8009b2e:	9a02      	ldr	r2, [sp, #8]
 8009b30:	7013      	strb	r3, [r2, #0]
 8009b32:	e774      	b.n	8009a1e <_dtoa_r+0x886>
 8009b34:	4638      	mov	r0, r7
 8009b36:	e7b8      	b.n	8009aaa <_dtoa_r+0x912>
 8009b38:	2201      	movs	r2, #1
 8009b3a:	e7e1      	b.n	8009b00 <_dtoa_r+0x968>
 8009b3c:	f1ba 0f00 	cmp.w	sl, #0
 8009b40:	db06      	blt.n	8009b50 <_dtoa_r+0x9b8>
 8009b42:	9907      	ldr	r1, [sp, #28]
 8009b44:	ea41 0a0a 	orr.w	sl, r1, sl
 8009b48:	9908      	ldr	r1, [sp, #32]
 8009b4a:	ea5a 0101 	orrs.w	r1, sl, r1
 8009b4e:	d120      	bne.n	8009b92 <_dtoa_r+0x9fa>
 8009b50:	2a00      	cmp	r2, #0
 8009b52:	ddec      	ble.n	8009b2e <_dtoa_r+0x996>
 8009b54:	4629      	mov	r1, r5
 8009b56:	2201      	movs	r2, #1
 8009b58:	4630      	mov	r0, r6
 8009b5a:	9305      	str	r3, [sp, #20]
 8009b5c:	f000 face 	bl	800a0fc <__lshift>
 8009b60:	4621      	mov	r1, r4
 8009b62:	4605      	mov	r5, r0
 8009b64:	f000 fb36 	bl	800a1d4 <__mcmp>
 8009b68:	2800      	cmp	r0, #0
 8009b6a:	9b05      	ldr	r3, [sp, #20]
 8009b6c:	dc02      	bgt.n	8009b74 <_dtoa_r+0x9dc>
 8009b6e:	d1de      	bne.n	8009b2e <_dtoa_r+0x996>
 8009b70:	07da      	lsls	r2, r3, #31
 8009b72:	d5dc      	bpl.n	8009b2e <_dtoa_r+0x996>
 8009b74:	2b39      	cmp	r3, #57	; 0x39
 8009b76:	d1d8      	bne.n	8009b2a <_dtoa_r+0x992>
 8009b78:	9a02      	ldr	r2, [sp, #8]
 8009b7a:	2339      	movs	r3, #57	; 0x39
 8009b7c:	7013      	strb	r3, [r2, #0]
 8009b7e:	4643      	mov	r3, r8
 8009b80:	4698      	mov	r8, r3
 8009b82:	3b01      	subs	r3, #1
 8009b84:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8009b88:	2a39      	cmp	r2, #57	; 0x39
 8009b8a:	d051      	beq.n	8009c30 <_dtoa_r+0xa98>
 8009b8c:	3201      	adds	r2, #1
 8009b8e:	701a      	strb	r2, [r3, #0]
 8009b90:	e745      	b.n	8009a1e <_dtoa_r+0x886>
 8009b92:	2a00      	cmp	r2, #0
 8009b94:	dd03      	ble.n	8009b9e <_dtoa_r+0xa06>
 8009b96:	2b39      	cmp	r3, #57	; 0x39
 8009b98:	d0ee      	beq.n	8009b78 <_dtoa_r+0x9e0>
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	e7c7      	b.n	8009b2e <_dtoa_r+0x996>
 8009b9e:	9a05      	ldr	r2, [sp, #20]
 8009ba0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ba2:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009ba6:	428a      	cmp	r2, r1
 8009ba8:	d02b      	beq.n	8009c02 <_dtoa_r+0xa6a>
 8009baa:	4629      	mov	r1, r5
 8009bac:	2300      	movs	r3, #0
 8009bae:	220a      	movs	r2, #10
 8009bb0:	4630      	mov	r0, r6
 8009bb2:	f000 f8f3 	bl	8009d9c <__multadd>
 8009bb6:	45b9      	cmp	r9, r7
 8009bb8:	4605      	mov	r5, r0
 8009bba:	f04f 0300 	mov.w	r3, #0
 8009bbe:	f04f 020a 	mov.w	r2, #10
 8009bc2:	4649      	mov	r1, r9
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	d107      	bne.n	8009bd8 <_dtoa_r+0xa40>
 8009bc8:	f000 f8e8 	bl	8009d9c <__multadd>
 8009bcc:	4681      	mov	r9, r0
 8009bce:	4607      	mov	r7, r0
 8009bd0:	9b05      	ldr	r3, [sp, #20]
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	9305      	str	r3, [sp, #20]
 8009bd6:	e774      	b.n	8009ac2 <_dtoa_r+0x92a>
 8009bd8:	f000 f8e0 	bl	8009d9c <__multadd>
 8009bdc:	4639      	mov	r1, r7
 8009bde:	4681      	mov	r9, r0
 8009be0:	2300      	movs	r3, #0
 8009be2:	220a      	movs	r2, #10
 8009be4:	4630      	mov	r0, r6
 8009be6:	f000 f8d9 	bl	8009d9c <__multadd>
 8009bea:	4607      	mov	r7, r0
 8009bec:	e7f0      	b.n	8009bd0 <_dtoa_r+0xa38>
 8009bee:	f1ba 0f00 	cmp.w	sl, #0
 8009bf2:	9a00      	ldr	r2, [sp, #0]
 8009bf4:	bfcc      	ite	gt
 8009bf6:	46d0      	movgt	r8, sl
 8009bf8:	f04f 0801 	movle.w	r8, #1
 8009bfc:	4490      	add	r8, r2
 8009bfe:	f04f 0900 	mov.w	r9, #0
 8009c02:	4629      	mov	r1, r5
 8009c04:	2201      	movs	r2, #1
 8009c06:	4630      	mov	r0, r6
 8009c08:	9302      	str	r3, [sp, #8]
 8009c0a:	f000 fa77 	bl	800a0fc <__lshift>
 8009c0e:	4621      	mov	r1, r4
 8009c10:	4605      	mov	r5, r0
 8009c12:	f000 fadf 	bl	800a1d4 <__mcmp>
 8009c16:	2800      	cmp	r0, #0
 8009c18:	dcb1      	bgt.n	8009b7e <_dtoa_r+0x9e6>
 8009c1a:	d102      	bne.n	8009c22 <_dtoa_r+0xa8a>
 8009c1c:	9b02      	ldr	r3, [sp, #8]
 8009c1e:	07db      	lsls	r3, r3, #31
 8009c20:	d4ad      	bmi.n	8009b7e <_dtoa_r+0x9e6>
 8009c22:	4643      	mov	r3, r8
 8009c24:	4698      	mov	r8, r3
 8009c26:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c2a:	2a30      	cmp	r2, #48	; 0x30
 8009c2c:	d0fa      	beq.n	8009c24 <_dtoa_r+0xa8c>
 8009c2e:	e6f6      	b.n	8009a1e <_dtoa_r+0x886>
 8009c30:	9a00      	ldr	r2, [sp, #0]
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d1a4      	bne.n	8009b80 <_dtoa_r+0x9e8>
 8009c36:	f10b 0b01 	add.w	fp, fp, #1
 8009c3a:	2331      	movs	r3, #49	; 0x31
 8009c3c:	e778      	b.n	8009b30 <_dtoa_r+0x998>
 8009c3e:	4b15      	ldr	r3, [pc, #84]	; (8009c94 <_dtoa_r+0xafc>)
 8009c40:	f7ff bb12 	b.w	8009268 <_dtoa_r+0xd0>
 8009c44:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f47f aaee 	bne.w	8009228 <_dtoa_r+0x90>
 8009c4c:	4b12      	ldr	r3, [pc, #72]	; (8009c98 <_dtoa_r+0xb00>)
 8009c4e:	f7ff bb0b 	b.w	8009268 <_dtoa_r+0xd0>
 8009c52:	f1ba 0f00 	cmp.w	sl, #0
 8009c56:	dc03      	bgt.n	8009c60 <_dtoa_r+0xac8>
 8009c58:	9b07      	ldr	r3, [sp, #28]
 8009c5a:	2b02      	cmp	r3, #2
 8009c5c:	f73f aec7 	bgt.w	80099ee <_dtoa_r+0x856>
 8009c60:	f8dd 8000 	ldr.w	r8, [sp]
 8009c64:	4621      	mov	r1, r4
 8009c66:	4628      	mov	r0, r5
 8009c68:	f7ff fa08 	bl	800907c <quorem>
 8009c6c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009c70:	f808 3b01 	strb.w	r3, [r8], #1
 8009c74:	9a00      	ldr	r2, [sp, #0]
 8009c76:	eba8 0202 	sub.w	r2, r8, r2
 8009c7a:	4592      	cmp	sl, r2
 8009c7c:	ddb7      	ble.n	8009bee <_dtoa_r+0xa56>
 8009c7e:	4629      	mov	r1, r5
 8009c80:	2300      	movs	r3, #0
 8009c82:	220a      	movs	r2, #10
 8009c84:	4630      	mov	r0, r6
 8009c86:	f000 f889 	bl	8009d9c <__multadd>
 8009c8a:	4605      	mov	r5, r0
 8009c8c:	e7ea      	b.n	8009c64 <_dtoa_r+0xacc>
 8009c8e:	bf00      	nop
 8009c90:	0800b00b 	.word	0x0800b00b
 8009c94:	0800af64 	.word	0x0800af64
 8009c98:	0800af88 	.word	0x0800af88

08009c9c <_localeconv_r>:
 8009c9c:	4800      	ldr	r0, [pc, #0]	; (8009ca0 <_localeconv_r+0x4>)
 8009c9e:	4770      	bx	lr
 8009ca0:	200001b8 	.word	0x200001b8

08009ca4 <memcpy>:
 8009ca4:	440a      	add	r2, r1
 8009ca6:	4291      	cmp	r1, r2
 8009ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009cac:	d100      	bne.n	8009cb0 <memcpy+0xc>
 8009cae:	4770      	bx	lr
 8009cb0:	b510      	push	{r4, lr}
 8009cb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009cba:	4291      	cmp	r1, r2
 8009cbc:	d1f9      	bne.n	8009cb2 <memcpy+0xe>
 8009cbe:	bd10      	pop	{r4, pc}

08009cc0 <__malloc_lock>:
 8009cc0:	4801      	ldr	r0, [pc, #4]	; (8009cc8 <__malloc_lock+0x8>)
 8009cc2:	f000 bbc8 	b.w	800a456 <__retarget_lock_acquire_recursive>
 8009cc6:	bf00      	nop
 8009cc8:	200007f8 	.word	0x200007f8

08009ccc <__malloc_unlock>:
 8009ccc:	4801      	ldr	r0, [pc, #4]	; (8009cd4 <__malloc_unlock+0x8>)
 8009cce:	f000 bbc3 	b.w	800a458 <__retarget_lock_release_recursive>
 8009cd2:	bf00      	nop
 8009cd4:	200007f8 	.word	0x200007f8

08009cd8 <_Balloc>:
 8009cd8:	b570      	push	{r4, r5, r6, lr}
 8009cda:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009cdc:	4604      	mov	r4, r0
 8009cde:	460d      	mov	r5, r1
 8009ce0:	b976      	cbnz	r6, 8009d00 <_Balloc+0x28>
 8009ce2:	2010      	movs	r0, #16
 8009ce4:	f7fe fcbc 	bl	8008660 <malloc>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	6260      	str	r0, [r4, #36]	; 0x24
 8009cec:	b920      	cbnz	r0, 8009cf8 <_Balloc+0x20>
 8009cee:	4b18      	ldr	r3, [pc, #96]	; (8009d50 <_Balloc+0x78>)
 8009cf0:	4818      	ldr	r0, [pc, #96]	; (8009d54 <_Balloc+0x7c>)
 8009cf2:	2166      	movs	r1, #102	; 0x66
 8009cf4:	f000 fb7e 	bl	800a3f4 <__assert_func>
 8009cf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cfc:	6006      	str	r6, [r0, #0]
 8009cfe:	60c6      	str	r6, [r0, #12]
 8009d00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009d02:	68f3      	ldr	r3, [r6, #12]
 8009d04:	b183      	cbz	r3, 8009d28 <_Balloc+0x50>
 8009d06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009d0e:	b9b8      	cbnz	r0, 8009d40 <_Balloc+0x68>
 8009d10:	2101      	movs	r1, #1
 8009d12:	fa01 f605 	lsl.w	r6, r1, r5
 8009d16:	1d72      	adds	r2, r6, #5
 8009d18:	0092      	lsls	r2, r2, #2
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	f000 fb5a 	bl	800a3d4 <_calloc_r>
 8009d20:	b160      	cbz	r0, 8009d3c <_Balloc+0x64>
 8009d22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009d26:	e00e      	b.n	8009d46 <_Balloc+0x6e>
 8009d28:	2221      	movs	r2, #33	; 0x21
 8009d2a:	2104      	movs	r1, #4
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	f000 fb51 	bl	800a3d4 <_calloc_r>
 8009d32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d34:	60f0      	str	r0, [r6, #12]
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d1e4      	bne.n	8009d06 <_Balloc+0x2e>
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	bd70      	pop	{r4, r5, r6, pc}
 8009d40:	6802      	ldr	r2, [r0, #0]
 8009d42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009d46:	2300      	movs	r3, #0
 8009d48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009d4c:	e7f7      	b.n	8009d3e <_Balloc+0x66>
 8009d4e:	bf00      	nop
 8009d50:	0800af95 	.word	0x0800af95
 8009d54:	0800b01c 	.word	0x0800b01c

08009d58 <_Bfree>:
 8009d58:	b570      	push	{r4, r5, r6, lr}
 8009d5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d5c:	4605      	mov	r5, r0
 8009d5e:	460c      	mov	r4, r1
 8009d60:	b976      	cbnz	r6, 8009d80 <_Bfree+0x28>
 8009d62:	2010      	movs	r0, #16
 8009d64:	f7fe fc7c 	bl	8008660 <malloc>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	6268      	str	r0, [r5, #36]	; 0x24
 8009d6c:	b920      	cbnz	r0, 8009d78 <_Bfree+0x20>
 8009d6e:	4b09      	ldr	r3, [pc, #36]	; (8009d94 <_Bfree+0x3c>)
 8009d70:	4809      	ldr	r0, [pc, #36]	; (8009d98 <_Bfree+0x40>)
 8009d72:	218a      	movs	r1, #138	; 0x8a
 8009d74:	f000 fb3e 	bl	800a3f4 <__assert_func>
 8009d78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d7c:	6006      	str	r6, [r0, #0]
 8009d7e:	60c6      	str	r6, [r0, #12]
 8009d80:	b13c      	cbz	r4, 8009d92 <_Bfree+0x3a>
 8009d82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009d84:	6862      	ldr	r2, [r4, #4]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d8c:	6021      	str	r1, [r4, #0]
 8009d8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d92:	bd70      	pop	{r4, r5, r6, pc}
 8009d94:	0800af95 	.word	0x0800af95
 8009d98:	0800b01c 	.word	0x0800b01c

08009d9c <__multadd>:
 8009d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009da0:	690e      	ldr	r6, [r1, #16]
 8009da2:	4607      	mov	r7, r0
 8009da4:	4698      	mov	r8, r3
 8009da6:	460c      	mov	r4, r1
 8009da8:	f101 0014 	add.w	r0, r1, #20
 8009dac:	2300      	movs	r3, #0
 8009dae:	6805      	ldr	r5, [r0, #0]
 8009db0:	b2a9      	uxth	r1, r5
 8009db2:	fb02 8101 	mla	r1, r2, r1, r8
 8009db6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009dba:	0c2d      	lsrs	r5, r5, #16
 8009dbc:	fb02 c505 	mla	r5, r2, r5, ip
 8009dc0:	b289      	uxth	r1, r1
 8009dc2:	3301      	adds	r3, #1
 8009dc4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009dc8:	429e      	cmp	r6, r3
 8009dca:	f840 1b04 	str.w	r1, [r0], #4
 8009dce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009dd2:	dcec      	bgt.n	8009dae <__multadd+0x12>
 8009dd4:	f1b8 0f00 	cmp.w	r8, #0
 8009dd8:	d022      	beq.n	8009e20 <__multadd+0x84>
 8009dda:	68a3      	ldr	r3, [r4, #8]
 8009ddc:	42b3      	cmp	r3, r6
 8009dde:	dc19      	bgt.n	8009e14 <__multadd+0x78>
 8009de0:	6861      	ldr	r1, [r4, #4]
 8009de2:	4638      	mov	r0, r7
 8009de4:	3101      	adds	r1, #1
 8009de6:	f7ff ff77 	bl	8009cd8 <_Balloc>
 8009dea:	4605      	mov	r5, r0
 8009dec:	b928      	cbnz	r0, 8009dfa <__multadd+0x5e>
 8009dee:	4602      	mov	r2, r0
 8009df0:	4b0d      	ldr	r3, [pc, #52]	; (8009e28 <__multadd+0x8c>)
 8009df2:	480e      	ldr	r0, [pc, #56]	; (8009e2c <__multadd+0x90>)
 8009df4:	21b5      	movs	r1, #181	; 0xb5
 8009df6:	f000 fafd 	bl	800a3f4 <__assert_func>
 8009dfa:	6922      	ldr	r2, [r4, #16]
 8009dfc:	3202      	adds	r2, #2
 8009dfe:	f104 010c 	add.w	r1, r4, #12
 8009e02:	0092      	lsls	r2, r2, #2
 8009e04:	300c      	adds	r0, #12
 8009e06:	f7ff ff4d 	bl	8009ca4 <memcpy>
 8009e0a:	4621      	mov	r1, r4
 8009e0c:	4638      	mov	r0, r7
 8009e0e:	f7ff ffa3 	bl	8009d58 <_Bfree>
 8009e12:	462c      	mov	r4, r5
 8009e14:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009e18:	3601      	adds	r6, #1
 8009e1a:	f8c3 8014 	str.w	r8, [r3, #20]
 8009e1e:	6126      	str	r6, [r4, #16]
 8009e20:	4620      	mov	r0, r4
 8009e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e26:	bf00      	nop
 8009e28:	0800b00b 	.word	0x0800b00b
 8009e2c:	0800b01c 	.word	0x0800b01c

08009e30 <__hi0bits>:
 8009e30:	0c03      	lsrs	r3, r0, #16
 8009e32:	041b      	lsls	r3, r3, #16
 8009e34:	b9d3      	cbnz	r3, 8009e6c <__hi0bits+0x3c>
 8009e36:	0400      	lsls	r0, r0, #16
 8009e38:	2310      	movs	r3, #16
 8009e3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009e3e:	bf04      	itt	eq
 8009e40:	0200      	lsleq	r0, r0, #8
 8009e42:	3308      	addeq	r3, #8
 8009e44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009e48:	bf04      	itt	eq
 8009e4a:	0100      	lsleq	r0, r0, #4
 8009e4c:	3304      	addeq	r3, #4
 8009e4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009e52:	bf04      	itt	eq
 8009e54:	0080      	lsleq	r0, r0, #2
 8009e56:	3302      	addeq	r3, #2
 8009e58:	2800      	cmp	r0, #0
 8009e5a:	db05      	blt.n	8009e68 <__hi0bits+0x38>
 8009e5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009e60:	f103 0301 	add.w	r3, r3, #1
 8009e64:	bf08      	it	eq
 8009e66:	2320      	moveq	r3, #32
 8009e68:	4618      	mov	r0, r3
 8009e6a:	4770      	bx	lr
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	e7e4      	b.n	8009e3a <__hi0bits+0xa>

08009e70 <__lo0bits>:
 8009e70:	6803      	ldr	r3, [r0, #0]
 8009e72:	f013 0207 	ands.w	r2, r3, #7
 8009e76:	4601      	mov	r1, r0
 8009e78:	d00b      	beq.n	8009e92 <__lo0bits+0x22>
 8009e7a:	07da      	lsls	r2, r3, #31
 8009e7c:	d424      	bmi.n	8009ec8 <__lo0bits+0x58>
 8009e7e:	0798      	lsls	r0, r3, #30
 8009e80:	bf49      	itett	mi
 8009e82:	085b      	lsrmi	r3, r3, #1
 8009e84:	089b      	lsrpl	r3, r3, #2
 8009e86:	2001      	movmi	r0, #1
 8009e88:	600b      	strmi	r3, [r1, #0]
 8009e8a:	bf5c      	itt	pl
 8009e8c:	600b      	strpl	r3, [r1, #0]
 8009e8e:	2002      	movpl	r0, #2
 8009e90:	4770      	bx	lr
 8009e92:	b298      	uxth	r0, r3
 8009e94:	b9b0      	cbnz	r0, 8009ec4 <__lo0bits+0x54>
 8009e96:	0c1b      	lsrs	r3, r3, #16
 8009e98:	2010      	movs	r0, #16
 8009e9a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009e9e:	bf04      	itt	eq
 8009ea0:	0a1b      	lsreq	r3, r3, #8
 8009ea2:	3008      	addeq	r0, #8
 8009ea4:	071a      	lsls	r2, r3, #28
 8009ea6:	bf04      	itt	eq
 8009ea8:	091b      	lsreq	r3, r3, #4
 8009eaa:	3004      	addeq	r0, #4
 8009eac:	079a      	lsls	r2, r3, #30
 8009eae:	bf04      	itt	eq
 8009eb0:	089b      	lsreq	r3, r3, #2
 8009eb2:	3002      	addeq	r0, #2
 8009eb4:	07da      	lsls	r2, r3, #31
 8009eb6:	d403      	bmi.n	8009ec0 <__lo0bits+0x50>
 8009eb8:	085b      	lsrs	r3, r3, #1
 8009eba:	f100 0001 	add.w	r0, r0, #1
 8009ebe:	d005      	beq.n	8009ecc <__lo0bits+0x5c>
 8009ec0:	600b      	str	r3, [r1, #0]
 8009ec2:	4770      	bx	lr
 8009ec4:	4610      	mov	r0, r2
 8009ec6:	e7e8      	b.n	8009e9a <__lo0bits+0x2a>
 8009ec8:	2000      	movs	r0, #0
 8009eca:	4770      	bx	lr
 8009ecc:	2020      	movs	r0, #32
 8009ece:	4770      	bx	lr

08009ed0 <__i2b>:
 8009ed0:	b510      	push	{r4, lr}
 8009ed2:	460c      	mov	r4, r1
 8009ed4:	2101      	movs	r1, #1
 8009ed6:	f7ff feff 	bl	8009cd8 <_Balloc>
 8009eda:	4602      	mov	r2, r0
 8009edc:	b928      	cbnz	r0, 8009eea <__i2b+0x1a>
 8009ede:	4b05      	ldr	r3, [pc, #20]	; (8009ef4 <__i2b+0x24>)
 8009ee0:	4805      	ldr	r0, [pc, #20]	; (8009ef8 <__i2b+0x28>)
 8009ee2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009ee6:	f000 fa85 	bl	800a3f4 <__assert_func>
 8009eea:	2301      	movs	r3, #1
 8009eec:	6144      	str	r4, [r0, #20]
 8009eee:	6103      	str	r3, [r0, #16]
 8009ef0:	bd10      	pop	{r4, pc}
 8009ef2:	bf00      	nop
 8009ef4:	0800b00b 	.word	0x0800b00b
 8009ef8:	0800b01c 	.word	0x0800b01c

08009efc <__multiply>:
 8009efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f00:	4614      	mov	r4, r2
 8009f02:	690a      	ldr	r2, [r1, #16]
 8009f04:	6923      	ldr	r3, [r4, #16]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	bfb8      	it	lt
 8009f0a:	460b      	movlt	r3, r1
 8009f0c:	460d      	mov	r5, r1
 8009f0e:	bfbc      	itt	lt
 8009f10:	4625      	movlt	r5, r4
 8009f12:	461c      	movlt	r4, r3
 8009f14:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009f18:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009f1c:	68ab      	ldr	r3, [r5, #8]
 8009f1e:	6869      	ldr	r1, [r5, #4]
 8009f20:	eb0a 0709 	add.w	r7, sl, r9
 8009f24:	42bb      	cmp	r3, r7
 8009f26:	b085      	sub	sp, #20
 8009f28:	bfb8      	it	lt
 8009f2a:	3101      	addlt	r1, #1
 8009f2c:	f7ff fed4 	bl	8009cd8 <_Balloc>
 8009f30:	b930      	cbnz	r0, 8009f40 <__multiply+0x44>
 8009f32:	4602      	mov	r2, r0
 8009f34:	4b42      	ldr	r3, [pc, #264]	; (800a040 <__multiply+0x144>)
 8009f36:	4843      	ldr	r0, [pc, #268]	; (800a044 <__multiply+0x148>)
 8009f38:	f240 115d 	movw	r1, #349	; 0x15d
 8009f3c:	f000 fa5a 	bl	800a3f4 <__assert_func>
 8009f40:	f100 0614 	add.w	r6, r0, #20
 8009f44:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009f48:	4633      	mov	r3, r6
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	4543      	cmp	r3, r8
 8009f4e:	d31e      	bcc.n	8009f8e <__multiply+0x92>
 8009f50:	f105 0c14 	add.w	ip, r5, #20
 8009f54:	f104 0314 	add.w	r3, r4, #20
 8009f58:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009f5c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009f60:	9202      	str	r2, [sp, #8]
 8009f62:	ebac 0205 	sub.w	r2, ip, r5
 8009f66:	3a15      	subs	r2, #21
 8009f68:	f022 0203 	bic.w	r2, r2, #3
 8009f6c:	3204      	adds	r2, #4
 8009f6e:	f105 0115 	add.w	r1, r5, #21
 8009f72:	458c      	cmp	ip, r1
 8009f74:	bf38      	it	cc
 8009f76:	2204      	movcc	r2, #4
 8009f78:	9201      	str	r2, [sp, #4]
 8009f7a:	9a02      	ldr	r2, [sp, #8]
 8009f7c:	9303      	str	r3, [sp, #12]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d808      	bhi.n	8009f94 <__multiply+0x98>
 8009f82:	2f00      	cmp	r7, #0
 8009f84:	dc55      	bgt.n	800a032 <__multiply+0x136>
 8009f86:	6107      	str	r7, [r0, #16]
 8009f88:	b005      	add	sp, #20
 8009f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f8e:	f843 2b04 	str.w	r2, [r3], #4
 8009f92:	e7db      	b.n	8009f4c <__multiply+0x50>
 8009f94:	f8b3 a000 	ldrh.w	sl, [r3]
 8009f98:	f1ba 0f00 	cmp.w	sl, #0
 8009f9c:	d020      	beq.n	8009fe0 <__multiply+0xe4>
 8009f9e:	f105 0e14 	add.w	lr, r5, #20
 8009fa2:	46b1      	mov	r9, r6
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009faa:	f8d9 b000 	ldr.w	fp, [r9]
 8009fae:	b2a1      	uxth	r1, r4
 8009fb0:	fa1f fb8b 	uxth.w	fp, fp
 8009fb4:	fb0a b101 	mla	r1, sl, r1, fp
 8009fb8:	4411      	add	r1, r2
 8009fba:	f8d9 2000 	ldr.w	r2, [r9]
 8009fbe:	0c24      	lsrs	r4, r4, #16
 8009fc0:	0c12      	lsrs	r2, r2, #16
 8009fc2:	fb0a 2404 	mla	r4, sl, r4, r2
 8009fc6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009fca:	b289      	uxth	r1, r1
 8009fcc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009fd0:	45f4      	cmp	ip, lr
 8009fd2:	f849 1b04 	str.w	r1, [r9], #4
 8009fd6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009fda:	d8e4      	bhi.n	8009fa6 <__multiply+0xaa>
 8009fdc:	9901      	ldr	r1, [sp, #4]
 8009fde:	5072      	str	r2, [r6, r1]
 8009fe0:	9a03      	ldr	r2, [sp, #12]
 8009fe2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009fe6:	3304      	adds	r3, #4
 8009fe8:	f1b9 0f00 	cmp.w	r9, #0
 8009fec:	d01f      	beq.n	800a02e <__multiply+0x132>
 8009fee:	6834      	ldr	r4, [r6, #0]
 8009ff0:	f105 0114 	add.w	r1, r5, #20
 8009ff4:	46b6      	mov	lr, r6
 8009ff6:	f04f 0a00 	mov.w	sl, #0
 8009ffa:	880a      	ldrh	r2, [r1, #0]
 8009ffc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a000:	fb09 b202 	mla	r2, r9, r2, fp
 800a004:	4492      	add	sl, r2
 800a006:	b2a4      	uxth	r4, r4
 800a008:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a00c:	f84e 4b04 	str.w	r4, [lr], #4
 800a010:	f851 4b04 	ldr.w	r4, [r1], #4
 800a014:	f8be 2000 	ldrh.w	r2, [lr]
 800a018:	0c24      	lsrs	r4, r4, #16
 800a01a:	fb09 2404 	mla	r4, r9, r4, r2
 800a01e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a022:	458c      	cmp	ip, r1
 800a024:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a028:	d8e7      	bhi.n	8009ffa <__multiply+0xfe>
 800a02a:	9a01      	ldr	r2, [sp, #4]
 800a02c:	50b4      	str	r4, [r6, r2]
 800a02e:	3604      	adds	r6, #4
 800a030:	e7a3      	b.n	8009f7a <__multiply+0x7e>
 800a032:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1a5      	bne.n	8009f86 <__multiply+0x8a>
 800a03a:	3f01      	subs	r7, #1
 800a03c:	e7a1      	b.n	8009f82 <__multiply+0x86>
 800a03e:	bf00      	nop
 800a040:	0800b00b 	.word	0x0800b00b
 800a044:	0800b01c 	.word	0x0800b01c

0800a048 <__pow5mult>:
 800a048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a04c:	4615      	mov	r5, r2
 800a04e:	f012 0203 	ands.w	r2, r2, #3
 800a052:	4606      	mov	r6, r0
 800a054:	460f      	mov	r7, r1
 800a056:	d007      	beq.n	800a068 <__pow5mult+0x20>
 800a058:	4c25      	ldr	r4, [pc, #148]	; (800a0f0 <__pow5mult+0xa8>)
 800a05a:	3a01      	subs	r2, #1
 800a05c:	2300      	movs	r3, #0
 800a05e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a062:	f7ff fe9b 	bl	8009d9c <__multadd>
 800a066:	4607      	mov	r7, r0
 800a068:	10ad      	asrs	r5, r5, #2
 800a06a:	d03d      	beq.n	800a0e8 <__pow5mult+0xa0>
 800a06c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a06e:	b97c      	cbnz	r4, 800a090 <__pow5mult+0x48>
 800a070:	2010      	movs	r0, #16
 800a072:	f7fe faf5 	bl	8008660 <malloc>
 800a076:	4602      	mov	r2, r0
 800a078:	6270      	str	r0, [r6, #36]	; 0x24
 800a07a:	b928      	cbnz	r0, 800a088 <__pow5mult+0x40>
 800a07c:	4b1d      	ldr	r3, [pc, #116]	; (800a0f4 <__pow5mult+0xac>)
 800a07e:	481e      	ldr	r0, [pc, #120]	; (800a0f8 <__pow5mult+0xb0>)
 800a080:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a084:	f000 f9b6 	bl	800a3f4 <__assert_func>
 800a088:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a08c:	6004      	str	r4, [r0, #0]
 800a08e:	60c4      	str	r4, [r0, #12]
 800a090:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a094:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a098:	b94c      	cbnz	r4, 800a0ae <__pow5mult+0x66>
 800a09a:	f240 2171 	movw	r1, #625	; 0x271
 800a09e:	4630      	mov	r0, r6
 800a0a0:	f7ff ff16 	bl	8009ed0 <__i2b>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	6003      	str	r3, [r0, #0]
 800a0ae:	f04f 0900 	mov.w	r9, #0
 800a0b2:	07eb      	lsls	r3, r5, #31
 800a0b4:	d50a      	bpl.n	800a0cc <__pow5mult+0x84>
 800a0b6:	4639      	mov	r1, r7
 800a0b8:	4622      	mov	r2, r4
 800a0ba:	4630      	mov	r0, r6
 800a0bc:	f7ff ff1e 	bl	8009efc <__multiply>
 800a0c0:	4639      	mov	r1, r7
 800a0c2:	4680      	mov	r8, r0
 800a0c4:	4630      	mov	r0, r6
 800a0c6:	f7ff fe47 	bl	8009d58 <_Bfree>
 800a0ca:	4647      	mov	r7, r8
 800a0cc:	106d      	asrs	r5, r5, #1
 800a0ce:	d00b      	beq.n	800a0e8 <__pow5mult+0xa0>
 800a0d0:	6820      	ldr	r0, [r4, #0]
 800a0d2:	b938      	cbnz	r0, 800a0e4 <__pow5mult+0x9c>
 800a0d4:	4622      	mov	r2, r4
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	4630      	mov	r0, r6
 800a0da:	f7ff ff0f 	bl	8009efc <__multiply>
 800a0de:	6020      	str	r0, [r4, #0]
 800a0e0:	f8c0 9000 	str.w	r9, [r0]
 800a0e4:	4604      	mov	r4, r0
 800a0e6:	e7e4      	b.n	800a0b2 <__pow5mult+0x6a>
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ee:	bf00      	nop
 800a0f0:	0800b170 	.word	0x0800b170
 800a0f4:	0800af95 	.word	0x0800af95
 800a0f8:	0800b01c 	.word	0x0800b01c

0800a0fc <__lshift>:
 800a0fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a100:	460c      	mov	r4, r1
 800a102:	6849      	ldr	r1, [r1, #4]
 800a104:	6923      	ldr	r3, [r4, #16]
 800a106:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a10a:	68a3      	ldr	r3, [r4, #8]
 800a10c:	4607      	mov	r7, r0
 800a10e:	4691      	mov	r9, r2
 800a110:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a114:	f108 0601 	add.w	r6, r8, #1
 800a118:	42b3      	cmp	r3, r6
 800a11a:	db0b      	blt.n	800a134 <__lshift+0x38>
 800a11c:	4638      	mov	r0, r7
 800a11e:	f7ff fddb 	bl	8009cd8 <_Balloc>
 800a122:	4605      	mov	r5, r0
 800a124:	b948      	cbnz	r0, 800a13a <__lshift+0x3e>
 800a126:	4602      	mov	r2, r0
 800a128:	4b28      	ldr	r3, [pc, #160]	; (800a1cc <__lshift+0xd0>)
 800a12a:	4829      	ldr	r0, [pc, #164]	; (800a1d0 <__lshift+0xd4>)
 800a12c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a130:	f000 f960 	bl	800a3f4 <__assert_func>
 800a134:	3101      	adds	r1, #1
 800a136:	005b      	lsls	r3, r3, #1
 800a138:	e7ee      	b.n	800a118 <__lshift+0x1c>
 800a13a:	2300      	movs	r3, #0
 800a13c:	f100 0114 	add.w	r1, r0, #20
 800a140:	f100 0210 	add.w	r2, r0, #16
 800a144:	4618      	mov	r0, r3
 800a146:	4553      	cmp	r3, sl
 800a148:	db33      	blt.n	800a1b2 <__lshift+0xb6>
 800a14a:	6920      	ldr	r0, [r4, #16]
 800a14c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a150:	f104 0314 	add.w	r3, r4, #20
 800a154:	f019 091f 	ands.w	r9, r9, #31
 800a158:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a15c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a160:	d02b      	beq.n	800a1ba <__lshift+0xbe>
 800a162:	f1c9 0e20 	rsb	lr, r9, #32
 800a166:	468a      	mov	sl, r1
 800a168:	2200      	movs	r2, #0
 800a16a:	6818      	ldr	r0, [r3, #0]
 800a16c:	fa00 f009 	lsl.w	r0, r0, r9
 800a170:	4302      	orrs	r2, r0
 800a172:	f84a 2b04 	str.w	r2, [sl], #4
 800a176:	f853 2b04 	ldr.w	r2, [r3], #4
 800a17a:	459c      	cmp	ip, r3
 800a17c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a180:	d8f3      	bhi.n	800a16a <__lshift+0x6e>
 800a182:	ebac 0304 	sub.w	r3, ip, r4
 800a186:	3b15      	subs	r3, #21
 800a188:	f023 0303 	bic.w	r3, r3, #3
 800a18c:	3304      	adds	r3, #4
 800a18e:	f104 0015 	add.w	r0, r4, #21
 800a192:	4584      	cmp	ip, r0
 800a194:	bf38      	it	cc
 800a196:	2304      	movcc	r3, #4
 800a198:	50ca      	str	r2, [r1, r3]
 800a19a:	b10a      	cbz	r2, 800a1a0 <__lshift+0xa4>
 800a19c:	f108 0602 	add.w	r6, r8, #2
 800a1a0:	3e01      	subs	r6, #1
 800a1a2:	4638      	mov	r0, r7
 800a1a4:	612e      	str	r6, [r5, #16]
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	f7ff fdd6 	bl	8009d58 <_Bfree>
 800a1ac:	4628      	mov	r0, r5
 800a1ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	e7c5      	b.n	800a146 <__lshift+0x4a>
 800a1ba:	3904      	subs	r1, #4
 800a1bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a1c4:	459c      	cmp	ip, r3
 800a1c6:	d8f9      	bhi.n	800a1bc <__lshift+0xc0>
 800a1c8:	e7ea      	b.n	800a1a0 <__lshift+0xa4>
 800a1ca:	bf00      	nop
 800a1cc:	0800b00b 	.word	0x0800b00b
 800a1d0:	0800b01c 	.word	0x0800b01c

0800a1d4 <__mcmp>:
 800a1d4:	b530      	push	{r4, r5, lr}
 800a1d6:	6902      	ldr	r2, [r0, #16]
 800a1d8:	690c      	ldr	r4, [r1, #16]
 800a1da:	1b12      	subs	r2, r2, r4
 800a1dc:	d10e      	bne.n	800a1fc <__mcmp+0x28>
 800a1de:	f100 0314 	add.w	r3, r0, #20
 800a1e2:	3114      	adds	r1, #20
 800a1e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a1e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a1ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a1f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a1f4:	42a5      	cmp	r5, r4
 800a1f6:	d003      	beq.n	800a200 <__mcmp+0x2c>
 800a1f8:	d305      	bcc.n	800a206 <__mcmp+0x32>
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	4610      	mov	r0, r2
 800a1fe:	bd30      	pop	{r4, r5, pc}
 800a200:	4283      	cmp	r3, r0
 800a202:	d3f3      	bcc.n	800a1ec <__mcmp+0x18>
 800a204:	e7fa      	b.n	800a1fc <__mcmp+0x28>
 800a206:	f04f 32ff 	mov.w	r2, #4294967295
 800a20a:	e7f7      	b.n	800a1fc <__mcmp+0x28>

0800a20c <__mdiff>:
 800a20c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a210:	460c      	mov	r4, r1
 800a212:	4606      	mov	r6, r0
 800a214:	4611      	mov	r1, r2
 800a216:	4620      	mov	r0, r4
 800a218:	4617      	mov	r7, r2
 800a21a:	f7ff ffdb 	bl	800a1d4 <__mcmp>
 800a21e:	1e05      	subs	r5, r0, #0
 800a220:	d110      	bne.n	800a244 <__mdiff+0x38>
 800a222:	4629      	mov	r1, r5
 800a224:	4630      	mov	r0, r6
 800a226:	f7ff fd57 	bl	8009cd8 <_Balloc>
 800a22a:	b930      	cbnz	r0, 800a23a <__mdiff+0x2e>
 800a22c:	4b39      	ldr	r3, [pc, #228]	; (800a314 <__mdiff+0x108>)
 800a22e:	4602      	mov	r2, r0
 800a230:	f240 2132 	movw	r1, #562	; 0x232
 800a234:	4838      	ldr	r0, [pc, #224]	; (800a318 <__mdiff+0x10c>)
 800a236:	f000 f8dd 	bl	800a3f4 <__assert_func>
 800a23a:	2301      	movs	r3, #1
 800a23c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a240:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a244:	bfa4      	itt	ge
 800a246:	463b      	movge	r3, r7
 800a248:	4627      	movge	r7, r4
 800a24a:	4630      	mov	r0, r6
 800a24c:	6879      	ldr	r1, [r7, #4]
 800a24e:	bfa6      	itte	ge
 800a250:	461c      	movge	r4, r3
 800a252:	2500      	movge	r5, #0
 800a254:	2501      	movlt	r5, #1
 800a256:	f7ff fd3f 	bl	8009cd8 <_Balloc>
 800a25a:	b920      	cbnz	r0, 800a266 <__mdiff+0x5a>
 800a25c:	4b2d      	ldr	r3, [pc, #180]	; (800a314 <__mdiff+0x108>)
 800a25e:	4602      	mov	r2, r0
 800a260:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a264:	e7e6      	b.n	800a234 <__mdiff+0x28>
 800a266:	693e      	ldr	r6, [r7, #16]
 800a268:	60c5      	str	r5, [r0, #12]
 800a26a:	6925      	ldr	r5, [r4, #16]
 800a26c:	f107 0114 	add.w	r1, r7, #20
 800a270:	f104 0914 	add.w	r9, r4, #20
 800a274:	f100 0e14 	add.w	lr, r0, #20
 800a278:	f107 0210 	add.w	r2, r7, #16
 800a27c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a280:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a284:	46f2      	mov	sl, lr
 800a286:	2700      	movs	r7, #0
 800a288:	f859 3b04 	ldr.w	r3, [r9], #4
 800a28c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a290:	fa1f f883 	uxth.w	r8, r3
 800a294:	fa17 f78b 	uxtah	r7, r7, fp
 800a298:	0c1b      	lsrs	r3, r3, #16
 800a29a:	eba7 0808 	sub.w	r8, r7, r8
 800a29e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a2a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a2a6:	fa1f f888 	uxth.w	r8, r8
 800a2aa:	141f      	asrs	r7, r3, #16
 800a2ac:	454d      	cmp	r5, r9
 800a2ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a2b2:	f84a 3b04 	str.w	r3, [sl], #4
 800a2b6:	d8e7      	bhi.n	800a288 <__mdiff+0x7c>
 800a2b8:	1b2b      	subs	r3, r5, r4
 800a2ba:	3b15      	subs	r3, #21
 800a2bc:	f023 0303 	bic.w	r3, r3, #3
 800a2c0:	3304      	adds	r3, #4
 800a2c2:	3415      	adds	r4, #21
 800a2c4:	42a5      	cmp	r5, r4
 800a2c6:	bf38      	it	cc
 800a2c8:	2304      	movcc	r3, #4
 800a2ca:	4419      	add	r1, r3
 800a2cc:	4473      	add	r3, lr
 800a2ce:	469e      	mov	lr, r3
 800a2d0:	460d      	mov	r5, r1
 800a2d2:	4565      	cmp	r5, ip
 800a2d4:	d30e      	bcc.n	800a2f4 <__mdiff+0xe8>
 800a2d6:	f10c 0203 	add.w	r2, ip, #3
 800a2da:	1a52      	subs	r2, r2, r1
 800a2dc:	f022 0203 	bic.w	r2, r2, #3
 800a2e0:	3903      	subs	r1, #3
 800a2e2:	458c      	cmp	ip, r1
 800a2e4:	bf38      	it	cc
 800a2e6:	2200      	movcc	r2, #0
 800a2e8:	441a      	add	r2, r3
 800a2ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a2ee:	b17b      	cbz	r3, 800a310 <__mdiff+0x104>
 800a2f0:	6106      	str	r6, [r0, #16]
 800a2f2:	e7a5      	b.n	800a240 <__mdiff+0x34>
 800a2f4:	f855 8b04 	ldr.w	r8, [r5], #4
 800a2f8:	fa17 f488 	uxtah	r4, r7, r8
 800a2fc:	1422      	asrs	r2, r4, #16
 800a2fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a302:	b2a4      	uxth	r4, r4
 800a304:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a308:	f84e 4b04 	str.w	r4, [lr], #4
 800a30c:	1417      	asrs	r7, r2, #16
 800a30e:	e7e0      	b.n	800a2d2 <__mdiff+0xc6>
 800a310:	3e01      	subs	r6, #1
 800a312:	e7ea      	b.n	800a2ea <__mdiff+0xde>
 800a314:	0800b00b 	.word	0x0800b00b
 800a318:	0800b01c 	.word	0x0800b01c

0800a31c <__d2b>:
 800a31c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a320:	4689      	mov	r9, r1
 800a322:	2101      	movs	r1, #1
 800a324:	ec57 6b10 	vmov	r6, r7, d0
 800a328:	4690      	mov	r8, r2
 800a32a:	f7ff fcd5 	bl	8009cd8 <_Balloc>
 800a32e:	4604      	mov	r4, r0
 800a330:	b930      	cbnz	r0, 800a340 <__d2b+0x24>
 800a332:	4602      	mov	r2, r0
 800a334:	4b25      	ldr	r3, [pc, #148]	; (800a3cc <__d2b+0xb0>)
 800a336:	4826      	ldr	r0, [pc, #152]	; (800a3d0 <__d2b+0xb4>)
 800a338:	f240 310a 	movw	r1, #778	; 0x30a
 800a33c:	f000 f85a 	bl	800a3f4 <__assert_func>
 800a340:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a344:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a348:	bb35      	cbnz	r5, 800a398 <__d2b+0x7c>
 800a34a:	2e00      	cmp	r6, #0
 800a34c:	9301      	str	r3, [sp, #4]
 800a34e:	d028      	beq.n	800a3a2 <__d2b+0x86>
 800a350:	4668      	mov	r0, sp
 800a352:	9600      	str	r6, [sp, #0]
 800a354:	f7ff fd8c 	bl	8009e70 <__lo0bits>
 800a358:	9900      	ldr	r1, [sp, #0]
 800a35a:	b300      	cbz	r0, 800a39e <__d2b+0x82>
 800a35c:	9a01      	ldr	r2, [sp, #4]
 800a35e:	f1c0 0320 	rsb	r3, r0, #32
 800a362:	fa02 f303 	lsl.w	r3, r2, r3
 800a366:	430b      	orrs	r3, r1
 800a368:	40c2      	lsrs	r2, r0
 800a36a:	6163      	str	r3, [r4, #20]
 800a36c:	9201      	str	r2, [sp, #4]
 800a36e:	9b01      	ldr	r3, [sp, #4]
 800a370:	61a3      	str	r3, [r4, #24]
 800a372:	2b00      	cmp	r3, #0
 800a374:	bf14      	ite	ne
 800a376:	2202      	movne	r2, #2
 800a378:	2201      	moveq	r2, #1
 800a37a:	6122      	str	r2, [r4, #16]
 800a37c:	b1d5      	cbz	r5, 800a3b4 <__d2b+0x98>
 800a37e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a382:	4405      	add	r5, r0
 800a384:	f8c9 5000 	str.w	r5, [r9]
 800a388:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a38c:	f8c8 0000 	str.w	r0, [r8]
 800a390:	4620      	mov	r0, r4
 800a392:	b003      	add	sp, #12
 800a394:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a398:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a39c:	e7d5      	b.n	800a34a <__d2b+0x2e>
 800a39e:	6161      	str	r1, [r4, #20]
 800a3a0:	e7e5      	b.n	800a36e <__d2b+0x52>
 800a3a2:	a801      	add	r0, sp, #4
 800a3a4:	f7ff fd64 	bl	8009e70 <__lo0bits>
 800a3a8:	9b01      	ldr	r3, [sp, #4]
 800a3aa:	6163      	str	r3, [r4, #20]
 800a3ac:	2201      	movs	r2, #1
 800a3ae:	6122      	str	r2, [r4, #16]
 800a3b0:	3020      	adds	r0, #32
 800a3b2:	e7e3      	b.n	800a37c <__d2b+0x60>
 800a3b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a3bc:	f8c9 0000 	str.w	r0, [r9]
 800a3c0:	6918      	ldr	r0, [r3, #16]
 800a3c2:	f7ff fd35 	bl	8009e30 <__hi0bits>
 800a3c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a3ca:	e7df      	b.n	800a38c <__d2b+0x70>
 800a3cc:	0800b00b 	.word	0x0800b00b
 800a3d0:	0800b01c 	.word	0x0800b01c

0800a3d4 <_calloc_r>:
 800a3d4:	b513      	push	{r0, r1, r4, lr}
 800a3d6:	434a      	muls	r2, r1
 800a3d8:	4611      	mov	r1, r2
 800a3da:	9201      	str	r2, [sp, #4]
 800a3dc:	f7fe f9a0 	bl	8008720 <_malloc_r>
 800a3e0:	4604      	mov	r4, r0
 800a3e2:	b118      	cbz	r0, 800a3ec <_calloc_r+0x18>
 800a3e4:	9a01      	ldr	r2, [sp, #4]
 800a3e6:	2100      	movs	r1, #0
 800a3e8:	f7fe f942 	bl	8008670 <memset>
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	b002      	add	sp, #8
 800a3f0:	bd10      	pop	{r4, pc}
	...

0800a3f4 <__assert_func>:
 800a3f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3f6:	4614      	mov	r4, r2
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	4b09      	ldr	r3, [pc, #36]	; (800a420 <__assert_func+0x2c>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	4605      	mov	r5, r0
 800a400:	68d8      	ldr	r0, [r3, #12]
 800a402:	b14c      	cbz	r4, 800a418 <__assert_func+0x24>
 800a404:	4b07      	ldr	r3, [pc, #28]	; (800a424 <__assert_func+0x30>)
 800a406:	9100      	str	r1, [sp, #0]
 800a408:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a40c:	4906      	ldr	r1, [pc, #24]	; (800a428 <__assert_func+0x34>)
 800a40e:	462b      	mov	r3, r5
 800a410:	f000 f80e 	bl	800a430 <fiprintf>
 800a414:	f000 fa5a 	bl	800a8cc <abort>
 800a418:	4b04      	ldr	r3, [pc, #16]	; (800a42c <__assert_func+0x38>)
 800a41a:	461c      	mov	r4, r3
 800a41c:	e7f3      	b.n	800a406 <__assert_func+0x12>
 800a41e:	bf00      	nop
 800a420:	20000064 	.word	0x20000064
 800a424:	0800b17c 	.word	0x0800b17c
 800a428:	0800b189 	.word	0x0800b189
 800a42c:	0800b1b7 	.word	0x0800b1b7

0800a430 <fiprintf>:
 800a430:	b40e      	push	{r1, r2, r3}
 800a432:	b503      	push	{r0, r1, lr}
 800a434:	4601      	mov	r1, r0
 800a436:	ab03      	add	r3, sp, #12
 800a438:	4805      	ldr	r0, [pc, #20]	; (800a450 <fiprintf+0x20>)
 800a43a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a43e:	6800      	ldr	r0, [r0, #0]
 800a440:	9301      	str	r3, [sp, #4]
 800a442:	f000 f845 	bl	800a4d0 <_vfiprintf_r>
 800a446:	b002      	add	sp, #8
 800a448:	f85d eb04 	ldr.w	lr, [sp], #4
 800a44c:	b003      	add	sp, #12
 800a44e:	4770      	bx	lr
 800a450:	20000064 	.word	0x20000064

0800a454 <__retarget_lock_init_recursive>:
 800a454:	4770      	bx	lr

0800a456 <__retarget_lock_acquire_recursive>:
 800a456:	4770      	bx	lr

0800a458 <__retarget_lock_release_recursive>:
 800a458:	4770      	bx	lr

0800a45a <__ascii_mbtowc>:
 800a45a:	b082      	sub	sp, #8
 800a45c:	b901      	cbnz	r1, 800a460 <__ascii_mbtowc+0x6>
 800a45e:	a901      	add	r1, sp, #4
 800a460:	b142      	cbz	r2, 800a474 <__ascii_mbtowc+0x1a>
 800a462:	b14b      	cbz	r3, 800a478 <__ascii_mbtowc+0x1e>
 800a464:	7813      	ldrb	r3, [r2, #0]
 800a466:	600b      	str	r3, [r1, #0]
 800a468:	7812      	ldrb	r2, [r2, #0]
 800a46a:	1e10      	subs	r0, r2, #0
 800a46c:	bf18      	it	ne
 800a46e:	2001      	movne	r0, #1
 800a470:	b002      	add	sp, #8
 800a472:	4770      	bx	lr
 800a474:	4610      	mov	r0, r2
 800a476:	e7fb      	b.n	800a470 <__ascii_mbtowc+0x16>
 800a478:	f06f 0001 	mvn.w	r0, #1
 800a47c:	e7f8      	b.n	800a470 <__ascii_mbtowc+0x16>

0800a47e <__sfputc_r>:
 800a47e:	6893      	ldr	r3, [r2, #8]
 800a480:	3b01      	subs	r3, #1
 800a482:	2b00      	cmp	r3, #0
 800a484:	b410      	push	{r4}
 800a486:	6093      	str	r3, [r2, #8]
 800a488:	da08      	bge.n	800a49c <__sfputc_r+0x1e>
 800a48a:	6994      	ldr	r4, [r2, #24]
 800a48c:	42a3      	cmp	r3, r4
 800a48e:	db01      	blt.n	800a494 <__sfputc_r+0x16>
 800a490:	290a      	cmp	r1, #10
 800a492:	d103      	bne.n	800a49c <__sfputc_r+0x1e>
 800a494:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a498:	f000 b94a 	b.w	800a730 <__swbuf_r>
 800a49c:	6813      	ldr	r3, [r2, #0]
 800a49e:	1c58      	adds	r0, r3, #1
 800a4a0:	6010      	str	r0, [r2, #0]
 800a4a2:	7019      	strb	r1, [r3, #0]
 800a4a4:	4608      	mov	r0, r1
 800a4a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4aa:	4770      	bx	lr

0800a4ac <__sfputs_r>:
 800a4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	460f      	mov	r7, r1
 800a4b2:	4614      	mov	r4, r2
 800a4b4:	18d5      	adds	r5, r2, r3
 800a4b6:	42ac      	cmp	r4, r5
 800a4b8:	d101      	bne.n	800a4be <__sfputs_r+0x12>
 800a4ba:	2000      	movs	r0, #0
 800a4bc:	e007      	b.n	800a4ce <__sfputs_r+0x22>
 800a4be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4c2:	463a      	mov	r2, r7
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	f7ff ffda 	bl	800a47e <__sfputc_r>
 800a4ca:	1c43      	adds	r3, r0, #1
 800a4cc:	d1f3      	bne.n	800a4b6 <__sfputs_r+0xa>
 800a4ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a4d0 <_vfiprintf_r>:
 800a4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4d4:	460d      	mov	r5, r1
 800a4d6:	b09d      	sub	sp, #116	; 0x74
 800a4d8:	4614      	mov	r4, r2
 800a4da:	4698      	mov	r8, r3
 800a4dc:	4606      	mov	r6, r0
 800a4de:	b118      	cbz	r0, 800a4e8 <_vfiprintf_r+0x18>
 800a4e0:	6983      	ldr	r3, [r0, #24]
 800a4e2:	b90b      	cbnz	r3, 800a4e8 <_vfiprintf_r+0x18>
 800a4e4:	f000 fb14 	bl	800ab10 <__sinit>
 800a4e8:	4b89      	ldr	r3, [pc, #548]	; (800a710 <_vfiprintf_r+0x240>)
 800a4ea:	429d      	cmp	r5, r3
 800a4ec:	d11b      	bne.n	800a526 <_vfiprintf_r+0x56>
 800a4ee:	6875      	ldr	r5, [r6, #4]
 800a4f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4f2:	07d9      	lsls	r1, r3, #31
 800a4f4:	d405      	bmi.n	800a502 <_vfiprintf_r+0x32>
 800a4f6:	89ab      	ldrh	r3, [r5, #12]
 800a4f8:	059a      	lsls	r2, r3, #22
 800a4fa:	d402      	bmi.n	800a502 <_vfiprintf_r+0x32>
 800a4fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4fe:	f7ff ffaa 	bl	800a456 <__retarget_lock_acquire_recursive>
 800a502:	89ab      	ldrh	r3, [r5, #12]
 800a504:	071b      	lsls	r3, r3, #28
 800a506:	d501      	bpl.n	800a50c <_vfiprintf_r+0x3c>
 800a508:	692b      	ldr	r3, [r5, #16]
 800a50a:	b9eb      	cbnz	r3, 800a548 <_vfiprintf_r+0x78>
 800a50c:	4629      	mov	r1, r5
 800a50e:	4630      	mov	r0, r6
 800a510:	f000 f96e 	bl	800a7f0 <__swsetup_r>
 800a514:	b1c0      	cbz	r0, 800a548 <_vfiprintf_r+0x78>
 800a516:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a518:	07dc      	lsls	r4, r3, #31
 800a51a:	d50e      	bpl.n	800a53a <_vfiprintf_r+0x6a>
 800a51c:	f04f 30ff 	mov.w	r0, #4294967295
 800a520:	b01d      	add	sp, #116	; 0x74
 800a522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a526:	4b7b      	ldr	r3, [pc, #492]	; (800a714 <_vfiprintf_r+0x244>)
 800a528:	429d      	cmp	r5, r3
 800a52a:	d101      	bne.n	800a530 <_vfiprintf_r+0x60>
 800a52c:	68b5      	ldr	r5, [r6, #8]
 800a52e:	e7df      	b.n	800a4f0 <_vfiprintf_r+0x20>
 800a530:	4b79      	ldr	r3, [pc, #484]	; (800a718 <_vfiprintf_r+0x248>)
 800a532:	429d      	cmp	r5, r3
 800a534:	bf08      	it	eq
 800a536:	68f5      	ldreq	r5, [r6, #12]
 800a538:	e7da      	b.n	800a4f0 <_vfiprintf_r+0x20>
 800a53a:	89ab      	ldrh	r3, [r5, #12]
 800a53c:	0598      	lsls	r0, r3, #22
 800a53e:	d4ed      	bmi.n	800a51c <_vfiprintf_r+0x4c>
 800a540:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a542:	f7ff ff89 	bl	800a458 <__retarget_lock_release_recursive>
 800a546:	e7e9      	b.n	800a51c <_vfiprintf_r+0x4c>
 800a548:	2300      	movs	r3, #0
 800a54a:	9309      	str	r3, [sp, #36]	; 0x24
 800a54c:	2320      	movs	r3, #32
 800a54e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a552:	f8cd 800c 	str.w	r8, [sp, #12]
 800a556:	2330      	movs	r3, #48	; 0x30
 800a558:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a71c <_vfiprintf_r+0x24c>
 800a55c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a560:	f04f 0901 	mov.w	r9, #1
 800a564:	4623      	mov	r3, r4
 800a566:	469a      	mov	sl, r3
 800a568:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a56c:	b10a      	cbz	r2, 800a572 <_vfiprintf_r+0xa2>
 800a56e:	2a25      	cmp	r2, #37	; 0x25
 800a570:	d1f9      	bne.n	800a566 <_vfiprintf_r+0x96>
 800a572:	ebba 0b04 	subs.w	fp, sl, r4
 800a576:	d00b      	beq.n	800a590 <_vfiprintf_r+0xc0>
 800a578:	465b      	mov	r3, fp
 800a57a:	4622      	mov	r2, r4
 800a57c:	4629      	mov	r1, r5
 800a57e:	4630      	mov	r0, r6
 800a580:	f7ff ff94 	bl	800a4ac <__sfputs_r>
 800a584:	3001      	adds	r0, #1
 800a586:	f000 80aa 	beq.w	800a6de <_vfiprintf_r+0x20e>
 800a58a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a58c:	445a      	add	r2, fp
 800a58e:	9209      	str	r2, [sp, #36]	; 0x24
 800a590:	f89a 3000 	ldrb.w	r3, [sl]
 800a594:	2b00      	cmp	r3, #0
 800a596:	f000 80a2 	beq.w	800a6de <_vfiprintf_r+0x20e>
 800a59a:	2300      	movs	r3, #0
 800a59c:	f04f 32ff 	mov.w	r2, #4294967295
 800a5a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5a4:	f10a 0a01 	add.w	sl, sl, #1
 800a5a8:	9304      	str	r3, [sp, #16]
 800a5aa:	9307      	str	r3, [sp, #28]
 800a5ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5b0:	931a      	str	r3, [sp, #104]	; 0x68
 800a5b2:	4654      	mov	r4, sl
 800a5b4:	2205      	movs	r2, #5
 800a5b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5ba:	4858      	ldr	r0, [pc, #352]	; (800a71c <_vfiprintf_r+0x24c>)
 800a5bc:	f7f5 fe48 	bl	8000250 <memchr>
 800a5c0:	9a04      	ldr	r2, [sp, #16]
 800a5c2:	b9d8      	cbnz	r0, 800a5fc <_vfiprintf_r+0x12c>
 800a5c4:	06d1      	lsls	r1, r2, #27
 800a5c6:	bf44      	itt	mi
 800a5c8:	2320      	movmi	r3, #32
 800a5ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5ce:	0713      	lsls	r3, r2, #28
 800a5d0:	bf44      	itt	mi
 800a5d2:	232b      	movmi	r3, #43	; 0x2b
 800a5d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a5dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a5de:	d015      	beq.n	800a60c <_vfiprintf_r+0x13c>
 800a5e0:	9a07      	ldr	r2, [sp, #28]
 800a5e2:	4654      	mov	r4, sl
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	f04f 0c0a 	mov.w	ip, #10
 800a5ea:	4621      	mov	r1, r4
 800a5ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5f0:	3b30      	subs	r3, #48	; 0x30
 800a5f2:	2b09      	cmp	r3, #9
 800a5f4:	d94e      	bls.n	800a694 <_vfiprintf_r+0x1c4>
 800a5f6:	b1b0      	cbz	r0, 800a626 <_vfiprintf_r+0x156>
 800a5f8:	9207      	str	r2, [sp, #28]
 800a5fa:	e014      	b.n	800a626 <_vfiprintf_r+0x156>
 800a5fc:	eba0 0308 	sub.w	r3, r0, r8
 800a600:	fa09 f303 	lsl.w	r3, r9, r3
 800a604:	4313      	orrs	r3, r2
 800a606:	9304      	str	r3, [sp, #16]
 800a608:	46a2      	mov	sl, r4
 800a60a:	e7d2      	b.n	800a5b2 <_vfiprintf_r+0xe2>
 800a60c:	9b03      	ldr	r3, [sp, #12]
 800a60e:	1d19      	adds	r1, r3, #4
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	9103      	str	r1, [sp, #12]
 800a614:	2b00      	cmp	r3, #0
 800a616:	bfbb      	ittet	lt
 800a618:	425b      	neglt	r3, r3
 800a61a:	f042 0202 	orrlt.w	r2, r2, #2
 800a61e:	9307      	strge	r3, [sp, #28]
 800a620:	9307      	strlt	r3, [sp, #28]
 800a622:	bfb8      	it	lt
 800a624:	9204      	strlt	r2, [sp, #16]
 800a626:	7823      	ldrb	r3, [r4, #0]
 800a628:	2b2e      	cmp	r3, #46	; 0x2e
 800a62a:	d10c      	bne.n	800a646 <_vfiprintf_r+0x176>
 800a62c:	7863      	ldrb	r3, [r4, #1]
 800a62e:	2b2a      	cmp	r3, #42	; 0x2a
 800a630:	d135      	bne.n	800a69e <_vfiprintf_r+0x1ce>
 800a632:	9b03      	ldr	r3, [sp, #12]
 800a634:	1d1a      	adds	r2, r3, #4
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	9203      	str	r2, [sp, #12]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	bfb8      	it	lt
 800a63e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a642:	3402      	adds	r4, #2
 800a644:	9305      	str	r3, [sp, #20]
 800a646:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a72c <_vfiprintf_r+0x25c>
 800a64a:	7821      	ldrb	r1, [r4, #0]
 800a64c:	2203      	movs	r2, #3
 800a64e:	4650      	mov	r0, sl
 800a650:	f7f5 fdfe 	bl	8000250 <memchr>
 800a654:	b140      	cbz	r0, 800a668 <_vfiprintf_r+0x198>
 800a656:	2340      	movs	r3, #64	; 0x40
 800a658:	eba0 000a 	sub.w	r0, r0, sl
 800a65c:	fa03 f000 	lsl.w	r0, r3, r0
 800a660:	9b04      	ldr	r3, [sp, #16]
 800a662:	4303      	orrs	r3, r0
 800a664:	3401      	adds	r4, #1
 800a666:	9304      	str	r3, [sp, #16]
 800a668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a66c:	482c      	ldr	r0, [pc, #176]	; (800a720 <_vfiprintf_r+0x250>)
 800a66e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a672:	2206      	movs	r2, #6
 800a674:	f7f5 fdec 	bl	8000250 <memchr>
 800a678:	2800      	cmp	r0, #0
 800a67a:	d03f      	beq.n	800a6fc <_vfiprintf_r+0x22c>
 800a67c:	4b29      	ldr	r3, [pc, #164]	; (800a724 <_vfiprintf_r+0x254>)
 800a67e:	bb1b      	cbnz	r3, 800a6c8 <_vfiprintf_r+0x1f8>
 800a680:	9b03      	ldr	r3, [sp, #12]
 800a682:	3307      	adds	r3, #7
 800a684:	f023 0307 	bic.w	r3, r3, #7
 800a688:	3308      	adds	r3, #8
 800a68a:	9303      	str	r3, [sp, #12]
 800a68c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a68e:	443b      	add	r3, r7
 800a690:	9309      	str	r3, [sp, #36]	; 0x24
 800a692:	e767      	b.n	800a564 <_vfiprintf_r+0x94>
 800a694:	fb0c 3202 	mla	r2, ip, r2, r3
 800a698:	460c      	mov	r4, r1
 800a69a:	2001      	movs	r0, #1
 800a69c:	e7a5      	b.n	800a5ea <_vfiprintf_r+0x11a>
 800a69e:	2300      	movs	r3, #0
 800a6a0:	3401      	adds	r4, #1
 800a6a2:	9305      	str	r3, [sp, #20]
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	f04f 0c0a 	mov.w	ip, #10
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6b0:	3a30      	subs	r2, #48	; 0x30
 800a6b2:	2a09      	cmp	r2, #9
 800a6b4:	d903      	bls.n	800a6be <_vfiprintf_r+0x1ee>
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d0c5      	beq.n	800a646 <_vfiprintf_r+0x176>
 800a6ba:	9105      	str	r1, [sp, #20]
 800a6bc:	e7c3      	b.n	800a646 <_vfiprintf_r+0x176>
 800a6be:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6c2:	4604      	mov	r4, r0
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	e7f0      	b.n	800a6aa <_vfiprintf_r+0x1da>
 800a6c8:	ab03      	add	r3, sp, #12
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	462a      	mov	r2, r5
 800a6ce:	4b16      	ldr	r3, [pc, #88]	; (800a728 <_vfiprintf_r+0x258>)
 800a6d0:	a904      	add	r1, sp, #16
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f7fe f910 	bl	80088f8 <_printf_float>
 800a6d8:	4607      	mov	r7, r0
 800a6da:	1c78      	adds	r0, r7, #1
 800a6dc:	d1d6      	bne.n	800a68c <_vfiprintf_r+0x1bc>
 800a6de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6e0:	07d9      	lsls	r1, r3, #31
 800a6e2:	d405      	bmi.n	800a6f0 <_vfiprintf_r+0x220>
 800a6e4:	89ab      	ldrh	r3, [r5, #12]
 800a6e6:	059a      	lsls	r2, r3, #22
 800a6e8:	d402      	bmi.n	800a6f0 <_vfiprintf_r+0x220>
 800a6ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6ec:	f7ff feb4 	bl	800a458 <__retarget_lock_release_recursive>
 800a6f0:	89ab      	ldrh	r3, [r5, #12]
 800a6f2:	065b      	lsls	r3, r3, #25
 800a6f4:	f53f af12 	bmi.w	800a51c <_vfiprintf_r+0x4c>
 800a6f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6fa:	e711      	b.n	800a520 <_vfiprintf_r+0x50>
 800a6fc:	ab03      	add	r3, sp, #12
 800a6fe:	9300      	str	r3, [sp, #0]
 800a700:	462a      	mov	r2, r5
 800a702:	4b09      	ldr	r3, [pc, #36]	; (800a728 <_vfiprintf_r+0x258>)
 800a704:	a904      	add	r1, sp, #16
 800a706:	4630      	mov	r0, r6
 800a708:	f7fe fb82 	bl	8008e10 <_printf_i>
 800a70c:	e7e4      	b.n	800a6d8 <_vfiprintf_r+0x208>
 800a70e:	bf00      	nop
 800a710:	0800b2f4 	.word	0x0800b2f4
 800a714:	0800b314 	.word	0x0800b314
 800a718:	0800b2d4 	.word	0x0800b2d4
 800a71c:	0800b1c2 	.word	0x0800b1c2
 800a720:	0800b1cc 	.word	0x0800b1cc
 800a724:	080088f9 	.word	0x080088f9
 800a728:	0800a4ad 	.word	0x0800a4ad
 800a72c:	0800b1c8 	.word	0x0800b1c8

0800a730 <__swbuf_r>:
 800a730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a732:	460e      	mov	r6, r1
 800a734:	4614      	mov	r4, r2
 800a736:	4605      	mov	r5, r0
 800a738:	b118      	cbz	r0, 800a742 <__swbuf_r+0x12>
 800a73a:	6983      	ldr	r3, [r0, #24]
 800a73c:	b90b      	cbnz	r3, 800a742 <__swbuf_r+0x12>
 800a73e:	f000 f9e7 	bl	800ab10 <__sinit>
 800a742:	4b21      	ldr	r3, [pc, #132]	; (800a7c8 <__swbuf_r+0x98>)
 800a744:	429c      	cmp	r4, r3
 800a746:	d12b      	bne.n	800a7a0 <__swbuf_r+0x70>
 800a748:	686c      	ldr	r4, [r5, #4]
 800a74a:	69a3      	ldr	r3, [r4, #24]
 800a74c:	60a3      	str	r3, [r4, #8]
 800a74e:	89a3      	ldrh	r3, [r4, #12]
 800a750:	071a      	lsls	r2, r3, #28
 800a752:	d52f      	bpl.n	800a7b4 <__swbuf_r+0x84>
 800a754:	6923      	ldr	r3, [r4, #16]
 800a756:	b36b      	cbz	r3, 800a7b4 <__swbuf_r+0x84>
 800a758:	6923      	ldr	r3, [r4, #16]
 800a75a:	6820      	ldr	r0, [r4, #0]
 800a75c:	1ac0      	subs	r0, r0, r3
 800a75e:	6963      	ldr	r3, [r4, #20]
 800a760:	b2f6      	uxtb	r6, r6
 800a762:	4283      	cmp	r3, r0
 800a764:	4637      	mov	r7, r6
 800a766:	dc04      	bgt.n	800a772 <__swbuf_r+0x42>
 800a768:	4621      	mov	r1, r4
 800a76a:	4628      	mov	r0, r5
 800a76c:	f000 f93c 	bl	800a9e8 <_fflush_r>
 800a770:	bb30      	cbnz	r0, 800a7c0 <__swbuf_r+0x90>
 800a772:	68a3      	ldr	r3, [r4, #8]
 800a774:	3b01      	subs	r3, #1
 800a776:	60a3      	str	r3, [r4, #8]
 800a778:	6823      	ldr	r3, [r4, #0]
 800a77a:	1c5a      	adds	r2, r3, #1
 800a77c:	6022      	str	r2, [r4, #0]
 800a77e:	701e      	strb	r6, [r3, #0]
 800a780:	6963      	ldr	r3, [r4, #20]
 800a782:	3001      	adds	r0, #1
 800a784:	4283      	cmp	r3, r0
 800a786:	d004      	beq.n	800a792 <__swbuf_r+0x62>
 800a788:	89a3      	ldrh	r3, [r4, #12]
 800a78a:	07db      	lsls	r3, r3, #31
 800a78c:	d506      	bpl.n	800a79c <__swbuf_r+0x6c>
 800a78e:	2e0a      	cmp	r6, #10
 800a790:	d104      	bne.n	800a79c <__swbuf_r+0x6c>
 800a792:	4621      	mov	r1, r4
 800a794:	4628      	mov	r0, r5
 800a796:	f000 f927 	bl	800a9e8 <_fflush_r>
 800a79a:	b988      	cbnz	r0, 800a7c0 <__swbuf_r+0x90>
 800a79c:	4638      	mov	r0, r7
 800a79e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7a0:	4b0a      	ldr	r3, [pc, #40]	; (800a7cc <__swbuf_r+0x9c>)
 800a7a2:	429c      	cmp	r4, r3
 800a7a4:	d101      	bne.n	800a7aa <__swbuf_r+0x7a>
 800a7a6:	68ac      	ldr	r4, [r5, #8]
 800a7a8:	e7cf      	b.n	800a74a <__swbuf_r+0x1a>
 800a7aa:	4b09      	ldr	r3, [pc, #36]	; (800a7d0 <__swbuf_r+0xa0>)
 800a7ac:	429c      	cmp	r4, r3
 800a7ae:	bf08      	it	eq
 800a7b0:	68ec      	ldreq	r4, [r5, #12]
 800a7b2:	e7ca      	b.n	800a74a <__swbuf_r+0x1a>
 800a7b4:	4621      	mov	r1, r4
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	f000 f81a 	bl	800a7f0 <__swsetup_r>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	d0cb      	beq.n	800a758 <__swbuf_r+0x28>
 800a7c0:	f04f 37ff 	mov.w	r7, #4294967295
 800a7c4:	e7ea      	b.n	800a79c <__swbuf_r+0x6c>
 800a7c6:	bf00      	nop
 800a7c8:	0800b2f4 	.word	0x0800b2f4
 800a7cc:	0800b314 	.word	0x0800b314
 800a7d0:	0800b2d4 	.word	0x0800b2d4

0800a7d4 <__ascii_wctomb>:
 800a7d4:	b149      	cbz	r1, 800a7ea <__ascii_wctomb+0x16>
 800a7d6:	2aff      	cmp	r2, #255	; 0xff
 800a7d8:	bf85      	ittet	hi
 800a7da:	238a      	movhi	r3, #138	; 0x8a
 800a7dc:	6003      	strhi	r3, [r0, #0]
 800a7de:	700a      	strbls	r2, [r1, #0]
 800a7e0:	f04f 30ff 	movhi.w	r0, #4294967295
 800a7e4:	bf98      	it	ls
 800a7e6:	2001      	movls	r0, #1
 800a7e8:	4770      	bx	lr
 800a7ea:	4608      	mov	r0, r1
 800a7ec:	4770      	bx	lr
	...

0800a7f0 <__swsetup_r>:
 800a7f0:	4b32      	ldr	r3, [pc, #200]	; (800a8bc <__swsetup_r+0xcc>)
 800a7f2:	b570      	push	{r4, r5, r6, lr}
 800a7f4:	681d      	ldr	r5, [r3, #0]
 800a7f6:	4606      	mov	r6, r0
 800a7f8:	460c      	mov	r4, r1
 800a7fa:	b125      	cbz	r5, 800a806 <__swsetup_r+0x16>
 800a7fc:	69ab      	ldr	r3, [r5, #24]
 800a7fe:	b913      	cbnz	r3, 800a806 <__swsetup_r+0x16>
 800a800:	4628      	mov	r0, r5
 800a802:	f000 f985 	bl	800ab10 <__sinit>
 800a806:	4b2e      	ldr	r3, [pc, #184]	; (800a8c0 <__swsetup_r+0xd0>)
 800a808:	429c      	cmp	r4, r3
 800a80a:	d10f      	bne.n	800a82c <__swsetup_r+0x3c>
 800a80c:	686c      	ldr	r4, [r5, #4]
 800a80e:	89a3      	ldrh	r3, [r4, #12]
 800a810:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a814:	0719      	lsls	r1, r3, #28
 800a816:	d42c      	bmi.n	800a872 <__swsetup_r+0x82>
 800a818:	06dd      	lsls	r5, r3, #27
 800a81a:	d411      	bmi.n	800a840 <__swsetup_r+0x50>
 800a81c:	2309      	movs	r3, #9
 800a81e:	6033      	str	r3, [r6, #0]
 800a820:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a824:	81a3      	strh	r3, [r4, #12]
 800a826:	f04f 30ff 	mov.w	r0, #4294967295
 800a82a:	e03e      	b.n	800a8aa <__swsetup_r+0xba>
 800a82c:	4b25      	ldr	r3, [pc, #148]	; (800a8c4 <__swsetup_r+0xd4>)
 800a82e:	429c      	cmp	r4, r3
 800a830:	d101      	bne.n	800a836 <__swsetup_r+0x46>
 800a832:	68ac      	ldr	r4, [r5, #8]
 800a834:	e7eb      	b.n	800a80e <__swsetup_r+0x1e>
 800a836:	4b24      	ldr	r3, [pc, #144]	; (800a8c8 <__swsetup_r+0xd8>)
 800a838:	429c      	cmp	r4, r3
 800a83a:	bf08      	it	eq
 800a83c:	68ec      	ldreq	r4, [r5, #12]
 800a83e:	e7e6      	b.n	800a80e <__swsetup_r+0x1e>
 800a840:	0758      	lsls	r0, r3, #29
 800a842:	d512      	bpl.n	800a86a <__swsetup_r+0x7a>
 800a844:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a846:	b141      	cbz	r1, 800a85a <__swsetup_r+0x6a>
 800a848:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a84c:	4299      	cmp	r1, r3
 800a84e:	d002      	beq.n	800a856 <__swsetup_r+0x66>
 800a850:	4630      	mov	r0, r6
 800a852:	f7fd ff15 	bl	8008680 <_free_r>
 800a856:	2300      	movs	r3, #0
 800a858:	6363      	str	r3, [r4, #52]	; 0x34
 800a85a:	89a3      	ldrh	r3, [r4, #12]
 800a85c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a860:	81a3      	strh	r3, [r4, #12]
 800a862:	2300      	movs	r3, #0
 800a864:	6063      	str	r3, [r4, #4]
 800a866:	6923      	ldr	r3, [r4, #16]
 800a868:	6023      	str	r3, [r4, #0]
 800a86a:	89a3      	ldrh	r3, [r4, #12]
 800a86c:	f043 0308 	orr.w	r3, r3, #8
 800a870:	81a3      	strh	r3, [r4, #12]
 800a872:	6923      	ldr	r3, [r4, #16]
 800a874:	b94b      	cbnz	r3, 800a88a <__swsetup_r+0x9a>
 800a876:	89a3      	ldrh	r3, [r4, #12]
 800a878:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a87c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a880:	d003      	beq.n	800a88a <__swsetup_r+0x9a>
 800a882:	4621      	mov	r1, r4
 800a884:	4630      	mov	r0, r6
 800a886:	f000 fa05 	bl	800ac94 <__smakebuf_r>
 800a88a:	89a0      	ldrh	r0, [r4, #12]
 800a88c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a890:	f010 0301 	ands.w	r3, r0, #1
 800a894:	d00a      	beq.n	800a8ac <__swsetup_r+0xbc>
 800a896:	2300      	movs	r3, #0
 800a898:	60a3      	str	r3, [r4, #8]
 800a89a:	6963      	ldr	r3, [r4, #20]
 800a89c:	425b      	negs	r3, r3
 800a89e:	61a3      	str	r3, [r4, #24]
 800a8a0:	6923      	ldr	r3, [r4, #16]
 800a8a2:	b943      	cbnz	r3, 800a8b6 <__swsetup_r+0xc6>
 800a8a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a8a8:	d1ba      	bne.n	800a820 <__swsetup_r+0x30>
 800a8aa:	bd70      	pop	{r4, r5, r6, pc}
 800a8ac:	0781      	lsls	r1, r0, #30
 800a8ae:	bf58      	it	pl
 800a8b0:	6963      	ldrpl	r3, [r4, #20]
 800a8b2:	60a3      	str	r3, [r4, #8]
 800a8b4:	e7f4      	b.n	800a8a0 <__swsetup_r+0xb0>
 800a8b6:	2000      	movs	r0, #0
 800a8b8:	e7f7      	b.n	800a8aa <__swsetup_r+0xba>
 800a8ba:	bf00      	nop
 800a8bc:	20000064 	.word	0x20000064
 800a8c0:	0800b2f4 	.word	0x0800b2f4
 800a8c4:	0800b314 	.word	0x0800b314
 800a8c8:	0800b2d4 	.word	0x0800b2d4

0800a8cc <abort>:
 800a8cc:	b508      	push	{r3, lr}
 800a8ce:	2006      	movs	r0, #6
 800a8d0:	f000 fa48 	bl	800ad64 <raise>
 800a8d4:	2001      	movs	r0, #1
 800a8d6:	f7f7 f983 	bl	8001be0 <_exit>
	...

0800a8dc <__sflush_r>:
 800a8dc:	898a      	ldrh	r2, [r1, #12]
 800a8de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8e2:	4605      	mov	r5, r0
 800a8e4:	0710      	lsls	r0, r2, #28
 800a8e6:	460c      	mov	r4, r1
 800a8e8:	d458      	bmi.n	800a99c <__sflush_r+0xc0>
 800a8ea:	684b      	ldr	r3, [r1, #4]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	dc05      	bgt.n	800a8fc <__sflush_r+0x20>
 800a8f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	dc02      	bgt.n	800a8fc <__sflush_r+0x20>
 800a8f6:	2000      	movs	r0, #0
 800a8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a8fe:	2e00      	cmp	r6, #0
 800a900:	d0f9      	beq.n	800a8f6 <__sflush_r+0x1a>
 800a902:	2300      	movs	r3, #0
 800a904:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a908:	682f      	ldr	r7, [r5, #0]
 800a90a:	602b      	str	r3, [r5, #0]
 800a90c:	d032      	beq.n	800a974 <__sflush_r+0x98>
 800a90e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a910:	89a3      	ldrh	r3, [r4, #12]
 800a912:	075a      	lsls	r2, r3, #29
 800a914:	d505      	bpl.n	800a922 <__sflush_r+0x46>
 800a916:	6863      	ldr	r3, [r4, #4]
 800a918:	1ac0      	subs	r0, r0, r3
 800a91a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a91c:	b10b      	cbz	r3, 800a922 <__sflush_r+0x46>
 800a91e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a920:	1ac0      	subs	r0, r0, r3
 800a922:	2300      	movs	r3, #0
 800a924:	4602      	mov	r2, r0
 800a926:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a928:	6a21      	ldr	r1, [r4, #32]
 800a92a:	4628      	mov	r0, r5
 800a92c:	47b0      	blx	r6
 800a92e:	1c43      	adds	r3, r0, #1
 800a930:	89a3      	ldrh	r3, [r4, #12]
 800a932:	d106      	bne.n	800a942 <__sflush_r+0x66>
 800a934:	6829      	ldr	r1, [r5, #0]
 800a936:	291d      	cmp	r1, #29
 800a938:	d82c      	bhi.n	800a994 <__sflush_r+0xb8>
 800a93a:	4a2a      	ldr	r2, [pc, #168]	; (800a9e4 <__sflush_r+0x108>)
 800a93c:	40ca      	lsrs	r2, r1
 800a93e:	07d6      	lsls	r6, r2, #31
 800a940:	d528      	bpl.n	800a994 <__sflush_r+0xb8>
 800a942:	2200      	movs	r2, #0
 800a944:	6062      	str	r2, [r4, #4]
 800a946:	04d9      	lsls	r1, r3, #19
 800a948:	6922      	ldr	r2, [r4, #16]
 800a94a:	6022      	str	r2, [r4, #0]
 800a94c:	d504      	bpl.n	800a958 <__sflush_r+0x7c>
 800a94e:	1c42      	adds	r2, r0, #1
 800a950:	d101      	bne.n	800a956 <__sflush_r+0x7a>
 800a952:	682b      	ldr	r3, [r5, #0]
 800a954:	b903      	cbnz	r3, 800a958 <__sflush_r+0x7c>
 800a956:	6560      	str	r0, [r4, #84]	; 0x54
 800a958:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a95a:	602f      	str	r7, [r5, #0]
 800a95c:	2900      	cmp	r1, #0
 800a95e:	d0ca      	beq.n	800a8f6 <__sflush_r+0x1a>
 800a960:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a964:	4299      	cmp	r1, r3
 800a966:	d002      	beq.n	800a96e <__sflush_r+0x92>
 800a968:	4628      	mov	r0, r5
 800a96a:	f7fd fe89 	bl	8008680 <_free_r>
 800a96e:	2000      	movs	r0, #0
 800a970:	6360      	str	r0, [r4, #52]	; 0x34
 800a972:	e7c1      	b.n	800a8f8 <__sflush_r+0x1c>
 800a974:	6a21      	ldr	r1, [r4, #32]
 800a976:	2301      	movs	r3, #1
 800a978:	4628      	mov	r0, r5
 800a97a:	47b0      	blx	r6
 800a97c:	1c41      	adds	r1, r0, #1
 800a97e:	d1c7      	bne.n	800a910 <__sflush_r+0x34>
 800a980:	682b      	ldr	r3, [r5, #0]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d0c4      	beq.n	800a910 <__sflush_r+0x34>
 800a986:	2b1d      	cmp	r3, #29
 800a988:	d001      	beq.n	800a98e <__sflush_r+0xb2>
 800a98a:	2b16      	cmp	r3, #22
 800a98c:	d101      	bne.n	800a992 <__sflush_r+0xb6>
 800a98e:	602f      	str	r7, [r5, #0]
 800a990:	e7b1      	b.n	800a8f6 <__sflush_r+0x1a>
 800a992:	89a3      	ldrh	r3, [r4, #12]
 800a994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a998:	81a3      	strh	r3, [r4, #12]
 800a99a:	e7ad      	b.n	800a8f8 <__sflush_r+0x1c>
 800a99c:	690f      	ldr	r7, [r1, #16]
 800a99e:	2f00      	cmp	r7, #0
 800a9a0:	d0a9      	beq.n	800a8f6 <__sflush_r+0x1a>
 800a9a2:	0793      	lsls	r3, r2, #30
 800a9a4:	680e      	ldr	r6, [r1, #0]
 800a9a6:	bf08      	it	eq
 800a9a8:	694b      	ldreq	r3, [r1, #20]
 800a9aa:	600f      	str	r7, [r1, #0]
 800a9ac:	bf18      	it	ne
 800a9ae:	2300      	movne	r3, #0
 800a9b0:	eba6 0807 	sub.w	r8, r6, r7
 800a9b4:	608b      	str	r3, [r1, #8]
 800a9b6:	f1b8 0f00 	cmp.w	r8, #0
 800a9ba:	dd9c      	ble.n	800a8f6 <__sflush_r+0x1a>
 800a9bc:	6a21      	ldr	r1, [r4, #32]
 800a9be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a9c0:	4643      	mov	r3, r8
 800a9c2:	463a      	mov	r2, r7
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	47b0      	blx	r6
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	dc06      	bgt.n	800a9da <__sflush_r+0xfe>
 800a9cc:	89a3      	ldrh	r3, [r4, #12]
 800a9ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9d2:	81a3      	strh	r3, [r4, #12]
 800a9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d8:	e78e      	b.n	800a8f8 <__sflush_r+0x1c>
 800a9da:	4407      	add	r7, r0
 800a9dc:	eba8 0800 	sub.w	r8, r8, r0
 800a9e0:	e7e9      	b.n	800a9b6 <__sflush_r+0xda>
 800a9e2:	bf00      	nop
 800a9e4:	20400001 	.word	0x20400001

0800a9e8 <_fflush_r>:
 800a9e8:	b538      	push	{r3, r4, r5, lr}
 800a9ea:	690b      	ldr	r3, [r1, #16]
 800a9ec:	4605      	mov	r5, r0
 800a9ee:	460c      	mov	r4, r1
 800a9f0:	b913      	cbnz	r3, 800a9f8 <_fflush_r+0x10>
 800a9f2:	2500      	movs	r5, #0
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	bd38      	pop	{r3, r4, r5, pc}
 800a9f8:	b118      	cbz	r0, 800aa02 <_fflush_r+0x1a>
 800a9fa:	6983      	ldr	r3, [r0, #24]
 800a9fc:	b90b      	cbnz	r3, 800aa02 <_fflush_r+0x1a>
 800a9fe:	f000 f887 	bl	800ab10 <__sinit>
 800aa02:	4b14      	ldr	r3, [pc, #80]	; (800aa54 <_fflush_r+0x6c>)
 800aa04:	429c      	cmp	r4, r3
 800aa06:	d11b      	bne.n	800aa40 <_fflush_r+0x58>
 800aa08:	686c      	ldr	r4, [r5, #4]
 800aa0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d0ef      	beq.n	800a9f2 <_fflush_r+0xa>
 800aa12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa14:	07d0      	lsls	r0, r2, #31
 800aa16:	d404      	bmi.n	800aa22 <_fflush_r+0x3a>
 800aa18:	0599      	lsls	r1, r3, #22
 800aa1a:	d402      	bmi.n	800aa22 <_fflush_r+0x3a>
 800aa1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa1e:	f7ff fd1a 	bl	800a456 <__retarget_lock_acquire_recursive>
 800aa22:	4628      	mov	r0, r5
 800aa24:	4621      	mov	r1, r4
 800aa26:	f7ff ff59 	bl	800a8dc <__sflush_r>
 800aa2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa2c:	07da      	lsls	r2, r3, #31
 800aa2e:	4605      	mov	r5, r0
 800aa30:	d4e0      	bmi.n	800a9f4 <_fflush_r+0xc>
 800aa32:	89a3      	ldrh	r3, [r4, #12]
 800aa34:	059b      	lsls	r3, r3, #22
 800aa36:	d4dd      	bmi.n	800a9f4 <_fflush_r+0xc>
 800aa38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa3a:	f7ff fd0d 	bl	800a458 <__retarget_lock_release_recursive>
 800aa3e:	e7d9      	b.n	800a9f4 <_fflush_r+0xc>
 800aa40:	4b05      	ldr	r3, [pc, #20]	; (800aa58 <_fflush_r+0x70>)
 800aa42:	429c      	cmp	r4, r3
 800aa44:	d101      	bne.n	800aa4a <_fflush_r+0x62>
 800aa46:	68ac      	ldr	r4, [r5, #8]
 800aa48:	e7df      	b.n	800aa0a <_fflush_r+0x22>
 800aa4a:	4b04      	ldr	r3, [pc, #16]	; (800aa5c <_fflush_r+0x74>)
 800aa4c:	429c      	cmp	r4, r3
 800aa4e:	bf08      	it	eq
 800aa50:	68ec      	ldreq	r4, [r5, #12]
 800aa52:	e7da      	b.n	800aa0a <_fflush_r+0x22>
 800aa54:	0800b2f4 	.word	0x0800b2f4
 800aa58:	0800b314 	.word	0x0800b314
 800aa5c:	0800b2d4 	.word	0x0800b2d4

0800aa60 <std>:
 800aa60:	2300      	movs	r3, #0
 800aa62:	b510      	push	{r4, lr}
 800aa64:	4604      	mov	r4, r0
 800aa66:	e9c0 3300 	strd	r3, r3, [r0]
 800aa6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa6e:	6083      	str	r3, [r0, #8]
 800aa70:	8181      	strh	r1, [r0, #12]
 800aa72:	6643      	str	r3, [r0, #100]	; 0x64
 800aa74:	81c2      	strh	r2, [r0, #14]
 800aa76:	6183      	str	r3, [r0, #24]
 800aa78:	4619      	mov	r1, r3
 800aa7a:	2208      	movs	r2, #8
 800aa7c:	305c      	adds	r0, #92	; 0x5c
 800aa7e:	f7fd fdf7 	bl	8008670 <memset>
 800aa82:	4b05      	ldr	r3, [pc, #20]	; (800aa98 <std+0x38>)
 800aa84:	6263      	str	r3, [r4, #36]	; 0x24
 800aa86:	4b05      	ldr	r3, [pc, #20]	; (800aa9c <std+0x3c>)
 800aa88:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa8a:	4b05      	ldr	r3, [pc, #20]	; (800aaa0 <std+0x40>)
 800aa8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aa8e:	4b05      	ldr	r3, [pc, #20]	; (800aaa4 <std+0x44>)
 800aa90:	6224      	str	r4, [r4, #32]
 800aa92:	6323      	str	r3, [r4, #48]	; 0x30
 800aa94:	bd10      	pop	{r4, pc}
 800aa96:	bf00      	nop
 800aa98:	0800ad9d 	.word	0x0800ad9d
 800aa9c:	0800adbf 	.word	0x0800adbf
 800aaa0:	0800adf7 	.word	0x0800adf7
 800aaa4:	0800ae1b 	.word	0x0800ae1b

0800aaa8 <_cleanup_r>:
 800aaa8:	4901      	ldr	r1, [pc, #4]	; (800aab0 <_cleanup_r+0x8>)
 800aaaa:	f000 b8af 	b.w	800ac0c <_fwalk_reent>
 800aaae:	bf00      	nop
 800aab0:	0800a9e9 	.word	0x0800a9e9

0800aab4 <__sfmoreglue>:
 800aab4:	b570      	push	{r4, r5, r6, lr}
 800aab6:	1e4a      	subs	r2, r1, #1
 800aab8:	2568      	movs	r5, #104	; 0x68
 800aaba:	4355      	muls	r5, r2
 800aabc:	460e      	mov	r6, r1
 800aabe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aac2:	f7fd fe2d 	bl	8008720 <_malloc_r>
 800aac6:	4604      	mov	r4, r0
 800aac8:	b140      	cbz	r0, 800aadc <__sfmoreglue+0x28>
 800aaca:	2100      	movs	r1, #0
 800aacc:	e9c0 1600 	strd	r1, r6, [r0]
 800aad0:	300c      	adds	r0, #12
 800aad2:	60a0      	str	r0, [r4, #8]
 800aad4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aad8:	f7fd fdca 	bl	8008670 <memset>
 800aadc:	4620      	mov	r0, r4
 800aade:	bd70      	pop	{r4, r5, r6, pc}

0800aae0 <__sfp_lock_acquire>:
 800aae0:	4801      	ldr	r0, [pc, #4]	; (800aae8 <__sfp_lock_acquire+0x8>)
 800aae2:	f7ff bcb8 	b.w	800a456 <__retarget_lock_acquire_recursive>
 800aae6:	bf00      	nop
 800aae8:	200007fc 	.word	0x200007fc

0800aaec <__sfp_lock_release>:
 800aaec:	4801      	ldr	r0, [pc, #4]	; (800aaf4 <__sfp_lock_release+0x8>)
 800aaee:	f7ff bcb3 	b.w	800a458 <__retarget_lock_release_recursive>
 800aaf2:	bf00      	nop
 800aaf4:	200007fc 	.word	0x200007fc

0800aaf8 <__sinit_lock_acquire>:
 800aaf8:	4801      	ldr	r0, [pc, #4]	; (800ab00 <__sinit_lock_acquire+0x8>)
 800aafa:	f7ff bcac 	b.w	800a456 <__retarget_lock_acquire_recursive>
 800aafe:	bf00      	nop
 800ab00:	200007f7 	.word	0x200007f7

0800ab04 <__sinit_lock_release>:
 800ab04:	4801      	ldr	r0, [pc, #4]	; (800ab0c <__sinit_lock_release+0x8>)
 800ab06:	f7ff bca7 	b.w	800a458 <__retarget_lock_release_recursive>
 800ab0a:	bf00      	nop
 800ab0c:	200007f7 	.word	0x200007f7

0800ab10 <__sinit>:
 800ab10:	b510      	push	{r4, lr}
 800ab12:	4604      	mov	r4, r0
 800ab14:	f7ff fff0 	bl	800aaf8 <__sinit_lock_acquire>
 800ab18:	69a3      	ldr	r3, [r4, #24]
 800ab1a:	b11b      	cbz	r3, 800ab24 <__sinit+0x14>
 800ab1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab20:	f7ff bff0 	b.w	800ab04 <__sinit_lock_release>
 800ab24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ab28:	6523      	str	r3, [r4, #80]	; 0x50
 800ab2a:	4b13      	ldr	r3, [pc, #76]	; (800ab78 <__sinit+0x68>)
 800ab2c:	4a13      	ldr	r2, [pc, #76]	; (800ab7c <__sinit+0x6c>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	62a2      	str	r2, [r4, #40]	; 0x28
 800ab32:	42a3      	cmp	r3, r4
 800ab34:	bf04      	itt	eq
 800ab36:	2301      	moveq	r3, #1
 800ab38:	61a3      	streq	r3, [r4, #24]
 800ab3a:	4620      	mov	r0, r4
 800ab3c:	f000 f820 	bl	800ab80 <__sfp>
 800ab40:	6060      	str	r0, [r4, #4]
 800ab42:	4620      	mov	r0, r4
 800ab44:	f000 f81c 	bl	800ab80 <__sfp>
 800ab48:	60a0      	str	r0, [r4, #8]
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f000 f818 	bl	800ab80 <__sfp>
 800ab50:	2200      	movs	r2, #0
 800ab52:	60e0      	str	r0, [r4, #12]
 800ab54:	2104      	movs	r1, #4
 800ab56:	6860      	ldr	r0, [r4, #4]
 800ab58:	f7ff ff82 	bl	800aa60 <std>
 800ab5c:	68a0      	ldr	r0, [r4, #8]
 800ab5e:	2201      	movs	r2, #1
 800ab60:	2109      	movs	r1, #9
 800ab62:	f7ff ff7d 	bl	800aa60 <std>
 800ab66:	68e0      	ldr	r0, [r4, #12]
 800ab68:	2202      	movs	r2, #2
 800ab6a:	2112      	movs	r1, #18
 800ab6c:	f7ff ff78 	bl	800aa60 <std>
 800ab70:	2301      	movs	r3, #1
 800ab72:	61a3      	str	r3, [r4, #24]
 800ab74:	e7d2      	b.n	800ab1c <__sinit+0xc>
 800ab76:	bf00      	nop
 800ab78:	0800af50 	.word	0x0800af50
 800ab7c:	0800aaa9 	.word	0x0800aaa9

0800ab80 <__sfp>:
 800ab80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab82:	4607      	mov	r7, r0
 800ab84:	f7ff ffac 	bl	800aae0 <__sfp_lock_acquire>
 800ab88:	4b1e      	ldr	r3, [pc, #120]	; (800ac04 <__sfp+0x84>)
 800ab8a:	681e      	ldr	r6, [r3, #0]
 800ab8c:	69b3      	ldr	r3, [r6, #24]
 800ab8e:	b913      	cbnz	r3, 800ab96 <__sfp+0x16>
 800ab90:	4630      	mov	r0, r6
 800ab92:	f7ff ffbd 	bl	800ab10 <__sinit>
 800ab96:	3648      	adds	r6, #72	; 0x48
 800ab98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	d503      	bpl.n	800aba8 <__sfp+0x28>
 800aba0:	6833      	ldr	r3, [r6, #0]
 800aba2:	b30b      	cbz	r3, 800abe8 <__sfp+0x68>
 800aba4:	6836      	ldr	r6, [r6, #0]
 800aba6:	e7f7      	b.n	800ab98 <__sfp+0x18>
 800aba8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800abac:	b9d5      	cbnz	r5, 800abe4 <__sfp+0x64>
 800abae:	4b16      	ldr	r3, [pc, #88]	; (800ac08 <__sfp+0x88>)
 800abb0:	60e3      	str	r3, [r4, #12]
 800abb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800abb6:	6665      	str	r5, [r4, #100]	; 0x64
 800abb8:	f7ff fc4c 	bl	800a454 <__retarget_lock_init_recursive>
 800abbc:	f7ff ff96 	bl	800aaec <__sfp_lock_release>
 800abc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800abc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800abc8:	6025      	str	r5, [r4, #0]
 800abca:	61a5      	str	r5, [r4, #24]
 800abcc:	2208      	movs	r2, #8
 800abce:	4629      	mov	r1, r5
 800abd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800abd4:	f7fd fd4c 	bl	8008670 <memset>
 800abd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800abdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800abe0:	4620      	mov	r0, r4
 800abe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abe4:	3468      	adds	r4, #104	; 0x68
 800abe6:	e7d9      	b.n	800ab9c <__sfp+0x1c>
 800abe8:	2104      	movs	r1, #4
 800abea:	4638      	mov	r0, r7
 800abec:	f7ff ff62 	bl	800aab4 <__sfmoreglue>
 800abf0:	4604      	mov	r4, r0
 800abf2:	6030      	str	r0, [r6, #0]
 800abf4:	2800      	cmp	r0, #0
 800abf6:	d1d5      	bne.n	800aba4 <__sfp+0x24>
 800abf8:	f7ff ff78 	bl	800aaec <__sfp_lock_release>
 800abfc:	230c      	movs	r3, #12
 800abfe:	603b      	str	r3, [r7, #0]
 800ac00:	e7ee      	b.n	800abe0 <__sfp+0x60>
 800ac02:	bf00      	nop
 800ac04:	0800af50 	.word	0x0800af50
 800ac08:	ffff0001 	.word	0xffff0001

0800ac0c <_fwalk_reent>:
 800ac0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac10:	4606      	mov	r6, r0
 800ac12:	4688      	mov	r8, r1
 800ac14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ac18:	2700      	movs	r7, #0
 800ac1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac1e:	f1b9 0901 	subs.w	r9, r9, #1
 800ac22:	d505      	bpl.n	800ac30 <_fwalk_reent+0x24>
 800ac24:	6824      	ldr	r4, [r4, #0]
 800ac26:	2c00      	cmp	r4, #0
 800ac28:	d1f7      	bne.n	800ac1a <_fwalk_reent+0xe>
 800ac2a:	4638      	mov	r0, r7
 800ac2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac30:	89ab      	ldrh	r3, [r5, #12]
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	d907      	bls.n	800ac46 <_fwalk_reent+0x3a>
 800ac36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	d003      	beq.n	800ac46 <_fwalk_reent+0x3a>
 800ac3e:	4629      	mov	r1, r5
 800ac40:	4630      	mov	r0, r6
 800ac42:	47c0      	blx	r8
 800ac44:	4307      	orrs	r7, r0
 800ac46:	3568      	adds	r5, #104	; 0x68
 800ac48:	e7e9      	b.n	800ac1e <_fwalk_reent+0x12>

0800ac4a <__swhatbuf_r>:
 800ac4a:	b570      	push	{r4, r5, r6, lr}
 800ac4c:	460e      	mov	r6, r1
 800ac4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac52:	2900      	cmp	r1, #0
 800ac54:	b096      	sub	sp, #88	; 0x58
 800ac56:	4614      	mov	r4, r2
 800ac58:	461d      	mov	r5, r3
 800ac5a:	da07      	bge.n	800ac6c <__swhatbuf_r+0x22>
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	602b      	str	r3, [r5, #0]
 800ac60:	89b3      	ldrh	r3, [r6, #12]
 800ac62:	061a      	lsls	r2, r3, #24
 800ac64:	d410      	bmi.n	800ac88 <__swhatbuf_r+0x3e>
 800ac66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac6a:	e00e      	b.n	800ac8a <__swhatbuf_r+0x40>
 800ac6c:	466a      	mov	r2, sp
 800ac6e:	f000 f8fb 	bl	800ae68 <_fstat_r>
 800ac72:	2800      	cmp	r0, #0
 800ac74:	dbf2      	blt.n	800ac5c <__swhatbuf_r+0x12>
 800ac76:	9a01      	ldr	r2, [sp, #4]
 800ac78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ac7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ac80:	425a      	negs	r2, r3
 800ac82:	415a      	adcs	r2, r3
 800ac84:	602a      	str	r2, [r5, #0]
 800ac86:	e7ee      	b.n	800ac66 <__swhatbuf_r+0x1c>
 800ac88:	2340      	movs	r3, #64	; 0x40
 800ac8a:	2000      	movs	r0, #0
 800ac8c:	6023      	str	r3, [r4, #0]
 800ac8e:	b016      	add	sp, #88	; 0x58
 800ac90:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ac94 <__smakebuf_r>:
 800ac94:	898b      	ldrh	r3, [r1, #12]
 800ac96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac98:	079d      	lsls	r5, r3, #30
 800ac9a:	4606      	mov	r6, r0
 800ac9c:	460c      	mov	r4, r1
 800ac9e:	d507      	bpl.n	800acb0 <__smakebuf_r+0x1c>
 800aca0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aca4:	6023      	str	r3, [r4, #0]
 800aca6:	6123      	str	r3, [r4, #16]
 800aca8:	2301      	movs	r3, #1
 800acaa:	6163      	str	r3, [r4, #20]
 800acac:	b002      	add	sp, #8
 800acae:	bd70      	pop	{r4, r5, r6, pc}
 800acb0:	ab01      	add	r3, sp, #4
 800acb2:	466a      	mov	r2, sp
 800acb4:	f7ff ffc9 	bl	800ac4a <__swhatbuf_r>
 800acb8:	9900      	ldr	r1, [sp, #0]
 800acba:	4605      	mov	r5, r0
 800acbc:	4630      	mov	r0, r6
 800acbe:	f7fd fd2f 	bl	8008720 <_malloc_r>
 800acc2:	b948      	cbnz	r0, 800acd8 <__smakebuf_r+0x44>
 800acc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acc8:	059a      	lsls	r2, r3, #22
 800acca:	d4ef      	bmi.n	800acac <__smakebuf_r+0x18>
 800accc:	f023 0303 	bic.w	r3, r3, #3
 800acd0:	f043 0302 	orr.w	r3, r3, #2
 800acd4:	81a3      	strh	r3, [r4, #12]
 800acd6:	e7e3      	b.n	800aca0 <__smakebuf_r+0xc>
 800acd8:	4b0d      	ldr	r3, [pc, #52]	; (800ad10 <__smakebuf_r+0x7c>)
 800acda:	62b3      	str	r3, [r6, #40]	; 0x28
 800acdc:	89a3      	ldrh	r3, [r4, #12]
 800acde:	6020      	str	r0, [r4, #0]
 800ace0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ace4:	81a3      	strh	r3, [r4, #12]
 800ace6:	9b00      	ldr	r3, [sp, #0]
 800ace8:	6163      	str	r3, [r4, #20]
 800acea:	9b01      	ldr	r3, [sp, #4]
 800acec:	6120      	str	r0, [r4, #16]
 800acee:	b15b      	cbz	r3, 800ad08 <__smakebuf_r+0x74>
 800acf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800acf4:	4630      	mov	r0, r6
 800acf6:	f000 f8c9 	bl	800ae8c <_isatty_r>
 800acfa:	b128      	cbz	r0, 800ad08 <__smakebuf_r+0x74>
 800acfc:	89a3      	ldrh	r3, [r4, #12]
 800acfe:	f023 0303 	bic.w	r3, r3, #3
 800ad02:	f043 0301 	orr.w	r3, r3, #1
 800ad06:	81a3      	strh	r3, [r4, #12]
 800ad08:	89a0      	ldrh	r0, [r4, #12]
 800ad0a:	4305      	orrs	r5, r0
 800ad0c:	81a5      	strh	r5, [r4, #12]
 800ad0e:	e7cd      	b.n	800acac <__smakebuf_r+0x18>
 800ad10:	0800aaa9 	.word	0x0800aaa9

0800ad14 <_raise_r>:
 800ad14:	291f      	cmp	r1, #31
 800ad16:	b538      	push	{r3, r4, r5, lr}
 800ad18:	4604      	mov	r4, r0
 800ad1a:	460d      	mov	r5, r1
 800ad1c:	d904      	bls.n	800ad28 <_raise_r+0x14>
 800ad1e:	2316      	movs	r3, #22
 800ad20:	6003      	str	r3, [r0, #0]
 800ad22:	f04f 30ff 	mov.w	r0, #4294967295
 800ad26:	bd38      	pop	{r3, r4, r5, pc}
 800ad28:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ad2a:	b112      	cbz	r2, 800ad32 <_raise_r+0x1e>
 800ad2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad30:	b94b      	cbnz	r3, 800ad46 <_raise_r+0x32>
 800ad32:	4620      	mov	r0, r4
 800ad34:	f000 f830 	bl	800ad98 <_getpid_r>
 800ad38:	462a      	mov	r2, r5
 800ad3a:	4601      	mov	r1, r0
 800ad3c:	4620      	mov	r0, r4
 800ad3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad42:	f000 b817 	b.w	800ad74 <_kill_r>
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d00a      	beq.n	800ad60 <_raise_r+0x4c>
 800ad4a:	1c59      	adds	r1, r3, #1
 800ad4c:	d103      	bne.n	800ad56 <_raise_r+0x42>
 800ad4e:	2316      	movs	r3, #22
 800ad50:	6003      	str	r3, [r0, #0]
 800ad52:	2001      	movs	r0, #1
 800ad54:	e7e7      	b.n	800ad26 <_raise_r+0x12>
 800ad56:	2400      	movs	r4, #0
 800ad58:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad5c:	4628      	mov	r0, r5
 800ad5e:	4798      	blx	r3
 800ad60:	2000      	movs	r0, #0
 800ad62:	e7e0      	b.n	800ad26 <_raise_r+0x12>

0800ad64 <raise>:
 800ad64:	4b02      	ldr	r3, [pc, #8]	; (800ad70 <raise+0xc>)
 800ad66:	4601      	mov	r1, r0
 800ad68:	6818      	ldr	r0, [r3, #0]
 800ad6a:	f7ff bfd3 	b.w	800ad14 <_raise_r>
 800ad6e:	bf00      	nop
 800ad70:	20000064 	.word	0x20000064

0800ad74 <_kill_r>:
 800ad74:	b538      	push	{r3, r4, r5, lr}
 800ad76:	4d07      	ldr	r5, [pc, #28]	; (800ad94 <_kill_r+0x20>)
 800ad78:	2300      	movs	r3, #0
 800ad7a:	4604      	mov	r4, r0
 800ad7c:	4608      	mov	r0, r1
 800ad7e:	4611      	mov	r1, r2
 800ad80:	602b      	str	r3, [r5, #0]
 800ad82:	f7f6 ff1d 	bl	8001bc0 <_kill>
 800ad86:	1c43      	adds	r3, r0, #1
 800ad88:	d102      	bne.n	800ad90 <_kill_r+0x1c>
 800ad8a:	682b      	ldr	r3, [r5, #0]
 800ad8c:	b103      	cbz	r3, 800ad90 <_kill_r+0x1c>
 800ad8e:	6023      	str	r3, [r4, #0]
 800ad90:	bd38      	pop	{r3, r4, r5, pc}
 800ad92:	bf00      	nop
 800ad94:	200007f0 	.word	0x200007f0

0800ad98 <_getpid_r>:
 800ad98:	f7f6 bf0a 	b.w	8001bb0 <_getpid>

0800ad9c <__sread>:
 800ad9c:	b510      	push	{r4, lr}
 800ad9e:	460c      	mov	r4, r1
 800ada0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ada4:	f000 f894 	bl	800aed0 <_read_r>
 800ada8:	2800      	cmp	r0, #0
 800adaa:	bfab      	itete	ge
 800adac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800adae:	89a3      	ldrhlt	r3, [r4, #12]
 800adb0:	181b      	addge	r3, r3, r0
 800adb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800adb6:	bfac      	ite	ge
 800adb8:	6563      	strge	r3, [r4, #84]	; 0x54
 800adba:	81a3      	strhlt	r3, [r4, #12]
 800adbc:	bd10      	pop	{r4, pc}

0800adbe <__swrite>:
 800adbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc2:	461f      	mov	r7, r3
 800adc4:	898b      	ldrh	r3, [r1, #12]
 800adc6:	05db      	lsls	r3, r3, #23
 800adc8:	4605      	mov	r5, r0
 800adca:	460c      	mov	r4, r1
 800adcc:	4616      	mov	r6, r2
 800adce:	d505      	bpl.n	800addc <__swrite+0x1e>
 800add0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add4:	2302      	movs	r3, #2
 800add6:	2200      	movs	r2, #0
 800add8:	f000 f868 	bl	800aeac <_lseek_r>
 800addc:	89a3      	ldrh	r3, [r4, #12]
 800adde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ade2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ade6:	81a3      	strh	r3, [r4, #12]
 800ade8:	4632      	mov	r2, r6
 800adea:	463b      	mov	r3, r7
 800adec:	4628      	mov	r0, r5
 800adee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adf2:	f000 b817 	b.w	800ae24 <_write_r>

0800adf6 <__sseek>:
 800adf6:	b510      	push	{r4, lr}
 800adf8:	460c      	mov	r4, r1
 800adfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adfe:	f000 f855 	bl	800aeac <_lseek_r>
 800ae02:	1c43      	adds	r3, r0, #1
 800ae04:	89a3      	ldrh	r3, [r4, #12]
 800ae06:	bf15      	itete	ne
 800ae08:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae12:	81a3      	strheq	r3, [r4, #12]
 800ae14:	bf18      	it	ne
 800ae16:	81a3      	strhne	r3, [r4, #12]
 800ae18:	bd10      	pop	{r4, pc}

0800ae1a <__sclose>:
 800ae1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae1e:	f000 b813 	b.w	800ae48 <_close_r>
	...

0800ae24 <_write_r>:
 800ae24:	b538      	push	{r3, r4, r5, lr}
 800ae26:	4d07      	ldr	r5, [pc, #28]	; (800ae44 <_write_r+0x20>)
 800ae28:	4604      	mov	r4, r0
 800ae2a:	4608      	mov	r0, r1
 800ae2c:	4611      	mov	r1, r2
 800ae2e:	2200      	movs	r2, #0
 800ae30:	602a      	str	r2, [r5, #0]
 800ae32:	461a      	mov	r2, r3
 800ae34:	f7f6 fefb 	bl	8001c2e <_write>
 800ae38:	1c43      	adds	r3, r0, #1
 800ae3a:	d102      	bne.n	800ae42 <_write_r+0x1e>
 800ae3c:	682b      	ldr	r3, [r5, #0]
 800ae3e:	b103      	cbz	r3, 800ae42 <_write_r+0x1e>
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	bd38      	pop	{r3, r4, r5, pc}
 800ae44:	200007f0 	.word	0x200007f0

0800ae48 <_close_r>:
 800ae48:	b538      	push	{r3, r4, r5, lr}
 800ae4a:	4d06      	ldr	r5, [pc, #24]	; (800ae64 <_close_r+0x1c>)
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	4604      	mov	r4, r0
 800ae50:	4608      	mov	r0, r1
 800ae52:	602b      	str	r3, [r5, #0]
 800ae54:	f7f6 ff07 	bl	8001c66 <_close>
 800ae58:	1c43      	adds	r3, r0, #1
 800ae5a:	d102      	bne.n	800ae62 <_close_r+0x1a>
 800ae5c:	682b      	ldr	r3, [r5, #0]
 800ae5e:	b103      	cbz	r3, 800ae62 <_close_r+0x1a>
 800ae60:	6023      	str	r3, [r4, #0]
 800ae62:	bd38      	pop	{r3, r4, r5, pc}
 800ae64:	200007f0 	.word	0x200007f0

0800ae68 <_fstat_r>:
 800ae68:	b538      	push	{r3, r4, r5, lr}
 800ae6a:	4d07      	ldr	r5, [pc, #28]	; (800ae88 <_fstat_r+0x20>)
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4604      	mov	r4, r0
 800ae70:	4608      	mov	r0, r1
 800ae72:	4611      	mov	r1, r2
 800ae74:	602b      	str	r3, [r5, #0]
 800ae76:	f7f6 ff02 	bl	8001c7e <_fstat>
 800ae7a:	1c43      	adds	r3, r0, #1
 800ae7c:	d102      	bne.n	800ae84 <_fstat_r+0x1c>
 800ae7e:	682b      	ldr	r3, [r5, #0]
 800ae80:	b103      	cbz	r3, 800ae84 <_fstat_r+0x1c>
 800ae82:	6023      	str	r3, [r4, #0]
 800ae84:	bd38      	pop	{r3, r4, r5, pc}
 800ae86:	bf00      	nop
 800ae88:	200007f0 	.word	0x200007f0

0800ae8c <_isatty_r>:
 800ae8c:	b538      	push	{r3, r4, r5, lr}
 800ae8e:	4d06      	ldr	r5, [pc, #24]	; (800aea8 <_isatty_r+0x1c>)
 800ae90:	2300      	movs	r3, #0
 800ae92:	4604      	mov	r4, r0
 800ae94:	4608      	mov	r0, r1
 800ae96:	602b      	str	r3, [r5, #0]
 800ae98:	f7f6 ff01 	bl	8001c9e <_isatty>
 800ae9c:	1c43      	adds	r3, r0, #1
 800ae9e:	d102      	bne.n	800aea6 <_isatty_r+0x1a>
 800aea0:	682b      	ldr	r3, [r5, #0]
 800aea2:	b103      	cbz	r3, 800aea6 <_isatty_r+0x1a>
 800aea4:	6023      	str	r3, [r4, #0]
 800aea6:	bd38      	pop	{r3, r4, r5, pc}
 800aea8:	200007f0 	.word	0x200007f0

0800aeac <_lseek_r>:
 800aeac:	b538      	push	{r3, r4, r5, lr}
 800aeae:	4d07      	ldr	r5, [pc, #28]	; (800aecc <_lseek_r+0x20>)
 800aeb0:	4604      	mov	r4, r0
 800aeb2:	4608      	mov	r0, r1
 800aeb4:	4611      	mov	r1, r2
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	602a      	str	r2, [r5, #0]
 800aeba:	461a      	mov	r2, r3
 800aebc:	f7f6 fefa 	bl	8001cb4 <_lseek>
 800aec0:	1c43      	adds	r3, r0, #1
 800aec2:	d102      	bne.n	800aeca <_lseek_r+0x1e>
 800aec4:	682b      	ldr	r3, [r5, #0]
 800aec6:	b103      	cbz	r3, 800aeca <_lseek_r+0x1e>
 800aec8:	6023      	str	r3, [r4, #0]
 800aeca:	bd38      	pop	{r3, r4, r5, pc}
 800aecc:	200007f0 	.word	0x200007f0

0800aed0 <_read_r>:
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	4d07      	ldr	r5, [pc, #28]	; (800aef0 <_read_r+0x20>)
 800aed4:	4604      	mov	r4, r0
 800aed6:	4608      	mov	r0, r1
 800aed8:	4611      	mov	r1, r2
 800aeda:	2200      	movs	r2, #0
 800aedc:	602a      	str	r2, [r5, #0]
 800aede:	461a      	mov	r2, r3
 800aee0:	f7f6 fe88 	bl	8001bf4 <_read>
 800aee4:	1c43      	adds	r3, r0, #1
 800aee6:	d102      	bne.n	800aeee <_read_r+0x1e>
 800aee8:	682b      	ldr	r3, [r5, #0]
 800aeea:	b103      	cbz	r3, 800aeee <_read_r+0x1e>
 800aeec:	6023      	str	r3, [r4, #0]
 800aeee:	bd38      	pop	{r3, r4, r5, pc}
 800aef0:	200007f0 	.word	0x200007f0

0800aef4 <_init>:
 800aef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef6:	bf00      	nop
 800aef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aefa:	bc08      	pop	{r3}
 800aefc:	469e      	mov	lr, r3
 800aefe:	4770      	bx	lr

0800af00 <_fini>:
 800af00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af02:	bf00      	nop
 800af04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af06:	bc08      	pop	{r3}
 800af08:	469e      	mov	lr, r3
 800af0a:	4770      	bx	lr
