|vga_test
clk => clk.IN1
rstn => hsync_r.OUTPUTSELECT
rstn => hsync_de.OUTPUTSELECT
rstn => vsync_r.OUTPUTSELECT
rstn => vsync_de.OUTPUTSELECT
rstn => vga_dis_mode.OUTPUTSELECT
rstn => vga_dis_mode.OUTPUTSELECT
rstn => vga_dis_mode.OUTPUTSELECT
rstn => vga_dis_mode.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => key1_counter.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => x_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => y_cnt.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_r_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_g_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
rstn => vga_b_reg.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => key1_counter.OUTPUTSELECT
key1 => always7.IN1


|vga_test|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1


|vga_test|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|vga_test|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


