##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_3
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyMASTER_CLK
		4.5::Critical Path Report for LabVIEW_UART_IntClock
		4.6::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
		5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.7::Critical Path Report for (timer_clock:R vs. Clock_3:R)
		5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.9::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.10::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
		5.11::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                | Frequency: 25.16 MHz  | Target: 12.00 MHz  | 
Clock: Clock_3                | Frequency: 36.30 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK              | Frequency: 35.64 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | Frequency: 25.16 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: LabVIEW_UART_IntClock  | Frequency: 25.16 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock            | Frequency: 38.20 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                83333.3          67338       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3                Clock_3                83333.3          56599       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                41666.7          13606       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_3                41666.7          14120       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              41666.7          25422       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              LabVIEW_UART_IntClock  41666.7          25452       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              timer_clock            41666.7          17911       N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  Clock_1                41666.7          1917        N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  LabVIEW_UART_IntClock  1.08333e+006     1052425     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock            Clock_3                41666.7          15706       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock            timer_clock            41666.7          15488       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase         
---------------------  ------------  -----------------------  
LED(0)_PAD             24435         CyBUS_CLK:R              
MotorDirection(0)_PAD  23946         CyBUS_CLK:R              
MotorOut(0)_PAD        23968         CyBUS_CLK:R              
StepDirection(0)_PAD   24836         CyBUS_CLK:R              
StepPulseOut(0)_PAD    24587         timer_clock:R            
Tx_1(0)_PAD            33325         LabVIEW_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 25.16 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1917p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33560
-------------------------------------   ----- 
End-of-path arrival time (ps)           33560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5440   6690   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14800   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227  17027   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20377   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22619   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25079   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     2822  27901   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31251   1917  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  33560   1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 36.30 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14120p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23316
-------------------------------------   ----- 
End-of-path arrival time (ps)           23316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell11   2782  11586  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell11   5130  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ci         datapathcell12      0  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell12   3300  20016  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ci         datapathcell13      0  20016  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell13   3300  23316  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ci         datapathcell14      0  23316  14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/clock          datapathcell14      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 35.64 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 13606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21870
-------------------------------------   ----- 
End-of-path arrival time (ps)           21870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  13606  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227   5337  13606  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   8687  13606  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  10930  13606  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  13390  13606  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     2822  16211  13606  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  19561  13606  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  21870  13606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 25.16 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1917p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33560
-------------------------------------   ----- 
End-of-path arrival time (ps)           33560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5440   6690   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14800   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227  17027   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20377   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22619   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25079   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     2822  27901   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31251   1917  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  33560   1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LabVIEW_UART_IntClock
***************************************************
Clock: LabVIEW_UART_IntClock
Frequency: 25.16 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1917p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33560
-------------------------------------   ----- 
End-of-path arrival time (ps)           33560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5440   6690   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14800   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227  17027   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20377   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22619   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25079   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     2822  27901   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31251   1917  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  33560   1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 38.20 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15488p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21948
-------------------------------------   ----- 
End-of-path arrival time (ps)           21948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4298  10218  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18648  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18648  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  21948  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  21948  15488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12015
-------------------------------------   ----- 
End-of-path arrival time (ps)           12015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3385   6885  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  12015  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  12015  25422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 17911p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19525
-------------------------------------   ----- 
End-of-path arrival time (ps)           19525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0           controlcell8     2050   2050  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell7    5745   7795  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  12925  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  12925  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  16225  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  16225  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  19525  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  19525  17911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 13606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21870
-------------------------------------   ----- 
End-of-path arrival time (ps)           21870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  13606  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227   5337  13606  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   8687  13606  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  10930  13606  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  13390  13606  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     2822  16211  13606  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  19561  13606  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  21870  13606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14120p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23316
-------------------------------------   ----- 
End-of-path arrival time (ps)           23316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell11   2782  11586  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell11   5130  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ci         datapathcell12      0  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell12   3300  20016  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ci         datapathcell13      0  20016  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell13   3300  23316  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ci         datapathcell14      0  23316  14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/clock          datapathcell14      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25452p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      5133   7142  25452  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  10492  25452  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2253  12745  25452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15488p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21948
-------------------------------------   ----- 
End-of-path arrival time (ps)           21948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4298  10218  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18648  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18648  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  21948  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  21948  15488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. Clock_3:R)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_131/q
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (timer_clock:R#2 vs. Clock_3:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21731
-------------------------------------   ----- 
End-of-path arrival time (ps)           21731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_131/q                                              macrocell51      1250   1250  15706  RISE       1
\StepperCount:CounterUDB:count_enable\/main_0          macrocell19      2789   4039  15706  RISE       1
\StepperCount:CounterUDB:count_enable\/q               macrocell19      3350   7389  15706  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell11   2612  10001  15706  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell11   5130  15131  15706  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ci         datapathcell12      0  15131  15706  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell12   3300  18431  15706  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ci         datapathcell13      0  18431  15706  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell13   3300  21731  15706  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ci         datapathcell14      0  21731  15706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/clock          datapathcell14      0      0  RISE       1


5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 67338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell3    1210   1210  67338  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_1         macrocell12     2936   4146  67338  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350   7496  67338  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2309   9805  67338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.9::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperCount:CounterUDB:prevCompare\/q
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 56599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22505
-------------------------------------   ----- 
End-of-path arrival time (ps)           22505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:prevCompare\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperCount:CounterUDB:prevCompare\/q                macrocell53      1250   1250  56599  RISE       1
\StepperCount:CounterUDB:reload\/main_1                macrocell16      3393   4643  56599  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   7993  56599  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell11   2782  10775  56599  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell11   5130  15905  56599  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ci         datapathcell12      0  15905  56599  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell12   3300  19205  56599  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ci         datapathcell13      0  19205  56599  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell13   3300  22505  56599  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ci         datapathcell14      0  22505  56599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/clock          datapathcell14      0      0  RISE       1


5.10::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1917p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33560
-------------------------------------   ----- 
End-of-path arrival time (ps)           33560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5440   6690   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14800   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227  17027   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20377   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22619   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25079   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     2822  27901   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31251   1917  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  33560   1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.11::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
************************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1052425p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24718
-------------------------------------   ----- 
End-of-path arrival time (ps)           24718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  15393  1052425  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      3747  19140  1052425  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  22490  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  24718  1052425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1917p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33560
-------------------------------------   ----- 
End-of-path arrival time (ps)           33560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5440   6690   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14800   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227  17027   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20377   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22619   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25079   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     2822  27901   1917  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31251   1917  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  33560   1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 10256p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27901
-------------------------------------   ----- 
End-of-path arrival time (ps)           27901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5440   6690   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14800   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2227  17027   1917  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20377   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22619   1917  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25079   1917  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/main_0          macrocell42     2822  27901  10256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell42         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14120p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23316
-------------------------------------   ----- 
End-of-path arrival time (ps)           23316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell11   2782  11586  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell11   5130  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ci         datapathcell12      0  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell12   3300  20016  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ci         datapathcell13      0  20016  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell13   3300  23316  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ci         datapathcell14      0  23316  14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/clock          datapathcell14      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15488p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21948
-------------------------------------   ----- 
End-of-path arrival time (ps)           21948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4298  10218  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18648  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18648  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  21948  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  21948  15488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 17420p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20016
-------------------------------------   ----- 
End-of-path arrival time (ps)           20016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell11   2782  11586  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell11   5130  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ci         datapathcell12      0  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell12   3300  20016  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ci         datapathcell13      0  20016  17420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/clock          datapathcell13      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18788p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18648
-------------------------------------   ----- 
End-of-path arrival time (ps)           18648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4298  10218  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18648  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18648  18788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/clock                datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 20720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16716
-------------------------------------   ----- 
End-of-path arrival time (ps)           16716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell11   2782  11586  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell11   5130  16716  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ci         datapathcell12      0  16716  20720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22088p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15348
-------------------------------------   ----- 
End-of-path arrival time (ps)           15348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4298  10218  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  15348  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  15348  22088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 22797p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12680
-------------------------------------   ----- 
End-of-path arrival time (ps)           12680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell13   3875  12680  22797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/clock          datapathcell13      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 22799p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell14   3873  12678  22799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/clock          datapathcell14      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 23248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0                 controlcell8     2050   2050  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/main_1          macrocell19      3129   5179  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/q               macrocell19      3350   8529  14566  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell14   3700  12229  23248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/clock          datapathcell14      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 23248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0                 controlcell8     2050   2050  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/main_1          macrocell19      3129   5179  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/q               macrocell19      3350   8529  14566  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell13   3700  12229  23248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/clock          datapathcell13      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 23887p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell12   2785  11589  23887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 23890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0               controlcell10    2050   2050  14120  RISE       1
\StepperCount:CounterUDB:reload\/main_0                macrocell16      3405   5455  14120  RISE       1
\StepperCount:CounterUDB:reload\/q                     macrocell16      3350   8805  14120  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell11   2782  11586  23890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 24336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0                 controlcell8     2050   2050  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/main_1          macrocell19      3129   5179  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/q               macrocell19      3350   8529  14566  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell11   2612  11140  24336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \StepperCount:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 24337p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0                 controlcell8     2050   2050  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/main_1          macrocell19      3129   5179  14566  RISE       1
\StepperCount:CounterUDB:count_enable\/q               macrocell19      3350   8529  14566  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell12   2611  11140  24337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 24998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10479
-------------------------------------   ----- 
End-of-path arrival time (ps)           10479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0             controlcell4    2050   2050  24998  RISE       1
\ByteCounter:CounterUDB:reload\/main_0               macrocell9      2787   4837  24998  RISE       1
\ByteCounter:CounterUDB:reload\/q                    macrocell9      3350   8187  24998  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2292  10479  24998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25388p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4298  10218  25388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12015
-------------------------------------   ----- 
End-of-path arrival time (ps)           12015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3385   6885  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  12015  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  12015  25422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25452p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      5133   7142  25452  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  10492  25452  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2253  12745  25452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25510p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell8    4177  10097  25510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \SteppeStep:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26216p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14951
-------------------------------------   ----- 
End-of-path arrival time (ps)           14951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:status_tc\/main_0         macrocell15      3386   9306  26216  RISE       1
\SteppeStep:TimerUDB:status_tc\/q              macrocell15      3350  12656  26216  RISE       1
\SteppeStep:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2296  14951  26216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:rstSts:stsreg\/clock                  statusicell5        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26307p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell10   3380   9300  26307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26427p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell9    3260   9180  26427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/clock                datapathcell9       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 27257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0           controlcell8    2050   2050  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell8   6300   8350  27257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 27811p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0           controlcell8    2050   2050  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell7   5745   7795  27811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SteppeStep:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_131/main_0
Capture Clock  : Net_131/clock_0
Path slack     : 28217p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\SteppeStep:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     760    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    760  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8    1210   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1970  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9    1210   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   3180  15488  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   2740   5920  15488  RISE       1
Net_131/main_0                                 macrocell51      4020   9940  28217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorDrive:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12570
-------------------------------------   ----- 
End-of-path arrival time (ps)           12570
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25422  RISE       1
\MotorDrive:PWMUDB:status_2\/main_1          macrocell13     3407   6907  28597  RISE       1
\MotorDrive:PWMUDB:status_2\/q               macrocell13     3350  10257  28597  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2313  12570  28597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 28722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3385   6885  28722  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3083   6583  29024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 29243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8914
-------------------------------------   ---- 
End-of-path arrival time (ps)           8914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_10  macrocell29   6905   8914  29243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 29328p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0           controlcell8    2050   2050  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell9   4229   6279  29328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u2\/clock                datapathcell9       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : \SteppeStep:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \SteppeStep:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 29654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0           controlcell8     2050   2050  17911  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell10   3902   5952  29654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SteppeStep:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 30151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_4  macrocell35   5997   8006  30151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 30151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_3  macrocell36   5997   8006  30151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 30151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_7  macrocell37   5997   8006  30151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_last\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 30151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_1  macrocell39   5997   8006  30151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 30996p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2009   2009  25452  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_9  macrocell32   5151   7160  30996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \MotorDrive:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 31250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell5    760    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell6      0    760  25422  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell6   2740   3500  25422  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/main_1     macrocell45     3406   6906  31250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:runmode_enable\/q
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:runmode_enable\/q         macrocell44     1250   1250  28080  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3096   4346  31261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:runmode_enable\/q
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:runmode_enable\/q         macrocell44     1250   1250  28080  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2976   4226  31380  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_84/main_3
Capture Clock  : Net_84/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31806  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31806  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31806  RISE       1
Net_84/main_3                               macrocell50     2600   6350  31806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell50         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \MotorDrive:PWMUDB:prevCompare1\/main_2
Capture Clock  : \MotorDrive:PWMUDB:prevCompare1\/clock_0
Path slack     : 31815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31806  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31806  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31806  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/main_2     macrocell47     2591   6341  31815  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \MotorDrive:PWMUDB:status_0\/main_3
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 31815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31806  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31806  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31806  RISE       1
\MotorDrive:PWMUDB:status_0\/main_3         macrocell48     2591   6341  31815  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_84/main_2
Capture Clock  : Net_84/clock_0
Path slack     : 32041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell5   1240   1240  32041  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell6      0   1240  32041  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell6   2270   3510  32041  RISE       1
Net_84/main_2                               macrocell50     2606   6116  32041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell50         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \MotorDrive:PWMUDB:prevCompare1\/main_1
Capture Clock  : \MotorDrive:PWMUDB:prevCompare1\/clock_0
Path slack     : 32049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell5   1240   1240  32041  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell6      0   1240  32041  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell6   2270   3510  32041  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/main_1     macrocell47     2597   6107  32049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \MotorDrive:PWMUDB:status_0\/main_2
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 32049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell5   1240   1240  32041  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell6      0   1240  32041  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell6   2270   3510  32041  RISE       1
\MotorDrive:PWMUDB:status_0\/main_2         macrocell48     2597   6107  32049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \MotorDrive:PWMUDB:min_kill_reg\/clock_0
Path slack     : 32233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0      controlcell7   2050   2050  32233  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/main_1  macrocell43    3874   5924  32233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \MotorDrive:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 32233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0       controlcell7   2050   2050  32233  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/main_0  macrocell46    3874   5924  32233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperStart:Sync:ctrl_reg\/control_0
Path End       : Net_131/main_1
Capture Clock  : Net_131/clock_0
Path slack     : 32957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepperStart:Sync:ctrl_reg\/busclk                         controlcell8        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\StepperStart:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  17911  RISE       1
Net_131/main_1                          macrocell51    3150   5200  32957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:status_5\/main_0
Capture Clock  : \MotorDrive:PWMUDB:status_5\/clock_0
Path slack     : 33160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  32233  RISE       1
\MotorDrive:PWMUDB:status_5\/main_0  macrocell49    2947   4997  33160  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_5\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : Net_84/main_1
Capture Clock  : Net_84/clock_0
Path slack     : 33160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  32233  RISE       1
Net_84/main_1                        macrocell50    2947   4997  33160  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell50         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \MotorDrive:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 33163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0     controlcell7   2050   2050  32233  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/main_2  macrocell45    2943   4993  33163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorDrive:PWMUDB:prevCompare1\/clock_0
Path slack     : 33179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0      controlcell7   2050   2050  32233  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/main_0  macrocell47    2928   4978  33179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:status_0\/main_0
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 33179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  32233  RISE       1
\MotorDrive:PWMUDB:status_0\/main_0  macrocell48    2928   4978  33179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:runmode_enable\/q
Path End       : Net_84/main_0
Capture Clock  : Net_84/clock_0
Path slack     : 33819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:runmode_enable\/q  macrocell44   1250   1250  28080  RISE       1
Net_84/main_0                         macrocell50   3087   4337  33819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell50         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTReset:Sync:ctrl_reg\/control_0
Path End       : \LabVIEW_UART:BUART:reset_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:reset_reg\/clock_0
Path slack     : 33848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UARTReset:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UARTReset:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  33848  RISE       1
\LabVIEW_UART:BUART:reset_reg\/main_0  macrocell21    2258   4308  33848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_131/q
Path End       : \StepperCount:CounterUDB:count_stored_i\/main_0
Capture Clock  : \StepperCount:CounterUDB:count_stored_i\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (timer_clock:R#2 vs. Clock_3:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_131/q                                        macrocell51   1250   1250  15706  RISE       1
\StepperCount:CounterUDB:count_stored_i\/main_0  macrocell54   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:count_stored_i\/clock_0           macrocell54         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:ltch_kill_reg\/q
Path End       : \MotorDrive:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \MotorDrive:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:ltch_kill_reg\/q       macrocell46   1250   1250  34600  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/main_1  macrocell46   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorDrive:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorDrive:PWMUDB:runmode_enable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk1:ctrlreg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  34607  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/main_0      macrocell44    2340   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:min_kill_reg\/q
Path End       : \MotorDrive:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \MotorDrive:PWMUDB:min_kill_reg\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:min_kill_reg\/q       macrocell43   1250   1250  34608  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/main_0  macrocell43   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:prevCompare1\/q
Path End       : \MotorDrive:PWMUDB:status_0\/main_1
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  34612  RISE       1
\MotorDrive:PWMUDB:status_0\/main_1  macrocell48   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sc_kill_tmp\/q
Path End       : \MotorDrive:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \MotorDrive:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sc_kill_tmp\/q       macrocell45   1250   1250  34614  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/main_0  macrocell45   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36846p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0       controlcell4   2050   2050  24998  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   2771   4821  36846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepCountReset:Sync:ctrl_reg\/control_0
Path End       : \StepperCount:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \StepperCount:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 37005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StepCountReset:Sync:ctrl_reg\/busclk                       controlcell10       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\StepCountReset:Sync:ctrl_reg\/control_0        controlcell10   2050   2050  14120  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/reset  statusicell6    2612   4662  37005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:status_0\/q
Path End       : \MotorDrive:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorDrive:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:status_0\/q               macrocell48    1250   1250  37593  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:status_5\/q
Path End       : \MotorDrive:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \MotorDrive:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_5\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:status_5\/q               macrocell49    1250   1250  37613  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/status_5  statusicell4   2304   3554  37613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperCount:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \StepperCount:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \StepperCount:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperCount:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell11   1370   1370  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell12      0   1370  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell12   1200   2570  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell13      0   2570  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell13   1200   3770  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell14      0   3770  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell14   2260   6030  68539  RISE       1
\StepperCount:CounterUDB:status_0\/main_0             macrocell17      2603   8633  68539  RISE       1
\StepperCount:CounterUDB:status_0\/q                  macrocell17      3350  11983  68539  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     2311  14294  68539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperCount:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \StepperCount:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \StepperCount:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14240
-------------------------------------   ----- 
End-of-path arrival time (ps)           14240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperCount:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell11   1240   1240  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell12      0   1240  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell12   1210   2450  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell13      0   2450  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell13   1210   3660  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell14      0   3660  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell14   2270   5930  68593  RISE       1
\StepperCount:CounterUDB:status_2\/main_0             macrocell18      2645   8575  68593  RISE       1
\StepperCount:CounterUDB:status_2\/q                  macrocell18      3350  11925  68593  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/status_2     statusicell6     2315  14240  68593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperCount:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \StepperCount:CounterUDB:prevCompare\/main_0
Capture Clock  : \StepperCount:CounterUDB:prevCompare\/clock_0
Path slack     : 71204p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperCount:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell11   1370   1370  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell12      0   1370  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell12   1200   2570  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell13      0   2570  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell13   1200   3770  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell14      0   3770  68539  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell14   2260   6030  68539  RISE       1
\StepperCount:CounterUDB:prevCompare\/main_0          macrocell53      2589   8619  71204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:prevCompare\/clock_0              macrocell53         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperCount:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \StepperCount:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \StepperCount:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperCount:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell11   1240   1240  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell12      0   1240  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell12   1210   2450  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell13      0   2450  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell13   1210   3660  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell14      0   3660  68593  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell14   2270   5930  68593  RISE       1
\StepperCount:CounterUDB:overflow_reg_i\/main_0       macrocell52      2637   8567  71257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:overflow_reg_i\/clock_0           macrocell52         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72138p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10696
-------------------------------------   ----- 
End-of-path arrival time (ps)           10696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72138  RISE       1
\ByteCounter:CounterUDB:status_0\/main_0            macrocell10     2604   5034  72138  RISE       1
\ByteCounter:CounterUDB:status_0\/q                 macrocell10     3350   8384  72138  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2312  10696  72138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72244p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72244  RISE       1
\ByteCounter:CounterUDB:status_2\/main_0            macrocell11     2637   4937  72244  RISE       1
\ByteCounter:CounterUDB:status_2\/q                 macrocell11     3350   8287  72244  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2303  10589  72244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StepperCount:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \StepperCount:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \StepperCount:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10060
-------------------------------------   ----- 
End-of-path arrival time (ps)           10060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StepperCount:CounterUDB:sC32:counterdp:u0\/z0       datapathcell11    760    760  72774  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell12      0    760  72774  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u1\/z0       datapathcell12   1210   1970  72774  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell13      0   1970  72774  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u2\/z0       datapathcell13   1210   3180  72774  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell14      0   3180  72774  RISE       1
\StepperCount:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell14   2740   5920  72774  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     4140  10060  72774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\StepperCount:CounterUDB:sSTSReg:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ByteCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 74803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72138  RISE       1
\ByteCounter:CounterUDB:prevCompare\/main_0         macrocell41     2590   5020  74803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:prevCompare\/clock_0               macrocell41         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72244  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/main_0      macrocell40     2645   4945  74879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/clock_0            macrocell40         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76394p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  76394  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4149   6439  76394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1052425p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24718
-------------------------------------   ----- 
End-of-path arrival time (ps)           24718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  15393  1052425  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      3747  19140  1052425  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  22490  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  24718  1052425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1054357p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28476
-------------------------------------   ----- 
End-of-path arrival time (ps)           28476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   8958  10208  1054357  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  18788  1054357  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/main_3                 macrocell3      4023  22811  1054357  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/q                      macrocell3      3350  26161  1054357  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2315  28476  1054357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1057657p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19667
-------------------------------------   ----- 
End-of-path arrival time (ps)           19667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15393  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4274  19667  1057657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_4
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1058005p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21818
-------------------------------------   ----- 
End-of-path arrival time (ps)           21818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q               macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset    datapathcell1   8958  10208  1054357  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  19578  1058005  RISE       1
\LabVIEW_UART:BUART:txn\/main_4                macrocell22     2240  21818  1058005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1058794p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   8958  10208  1054357  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  18788  1054357  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_4                  macrocell24     2241  21029  1058794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059667p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20156
-------------------------------------   ----- 
End-of-path arrival time (ps)           20156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15393  1052425  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_3               macrocell23     4763  20156  1059667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1059670p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20153
-------------------------------------   ----- 
End-of-path arrival time (ps)           20153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15393  1052425  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_2                macrocell26     4760  20153  1059670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059698p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20126
-------------------------------------   ----- 
End-of-path arrival time (ps)           20126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15393  1052425  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_3               macrocell25     4733  20126  1059698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1059725p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23108
-------------------------------------   ----- 
End-of-path arrival time (ps)           23108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5440   6690  1059725  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  15270  1059725  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/main_1                 macrocell7      2232  17501  1059725  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/q                      macrocell7      3350  20851  1059725  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2257  23108  1059725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1060981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18842
-------------------------------------   ----- 
End-of-path arrival time (ps)           18842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  15393  1060981  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_5               macrocell23     3449  18842  1060981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1060998p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18825
-------------------------------------   ----- 
End-of-path arrival time (ps)           18825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  15393  1060981  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_5               macrocell25     3432  18825  1060998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1061062p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18762
-------------------------------------   ----- 
End-of-path arrival time (ps)           18762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15393  1052425  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_3               macrocell24     3368  18762  1061062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_6
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1061885p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17938
-------------------------------------   ----- 
End-of-path arrival time (ps)           17938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8953  10203  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  15393  1060981  RISE       1
\LabVIEW_UART:BUART:txn\/main_6                      macrocell22     2545  17938  1061885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064260p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8870
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074463

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                   macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   8953  10203  1064260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1064505p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8620
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074713

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset  datapathcell1   8958  10208  1064505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064830p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13143
-------------------------------------   ----- 
End-of-path arrival time (ps)           13143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q            macrocell29   1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/main_1  macrocell5    6225   7475  1064830  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/q       macrocell5    3350  10825  1064830  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  13143  1064830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064895p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q                macrocell29     1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3  11178  12428  1064895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1065973p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13850
-------------------------------------   ----- 
End-of-path arrival time (ps)           13850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q        macrocell29   1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_2  macrocell37  12600  13850  1065973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1066491p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13332
-------------------------------------   ----- 
End-of-path arrival time (ps)           13332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell29   1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_2  macrocell32  12082  13332  1066491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1066860p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12963
-------------------------------------   ----- 
End-of-path arrival time (ps)           12963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q               macrocell29   1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1  macrocell34  11713  12963  1066860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell34         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1067083p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_0  macrocell25  11490  12740  1067083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1067117p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12706
-------------------------------------   ----- 
End-of-path arrival time (ps)           12706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_0  macrocell27  11456  12706  1067117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067349p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9975
-------------------------------------   ---- 
End-of-path arrival time (ps)           9975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q                macrocell28     1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8725   9975  1067349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1067632p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_0  macrocell23  10941  12191  1067632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067824p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8820
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell21     1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset  datapathcell3   5440   6690  1067824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1069303p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell28   1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_1  macrocell32   9270  10520  1069303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1069428p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell29   1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_2  macrocell29   9146  10396  1069428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_0
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1069577p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10246
-------------------------------------   ----- 
End-of-path arrival time (ps)           10246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q  macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:txn\/main_0   macrocell22   8996  10246  1069577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1069740p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                 macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_0  macrocell38   8833  10083  1069740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell38         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1069745p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10078
-------------------------------------   ----- 
End-of-path arrival time (ps)           10078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_0  macrocell24   8828  10078  1069745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1070100p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_0  macrocell28   8474   9724  1070100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070223p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q               macrocell28   1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0  macrocell34   8350   9600  1070223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell34         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070241p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q                macrocell23     1250   1250  1065023  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5832   7082  1070241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1070654p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9169
-------------------------------------   ---- 
End-of-path arrival time (ps)           9169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_0  macrocell29   7919   9169  1070654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_0  macrocell31   7560   8810  1071013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071184p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q         macrocell29   1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_2  macrocell30   7389   8639  1071184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1071528p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11805
-------------------------------------   ----- 
End-of-path arrival time (ps)           11805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell21    1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/reset  statusicell1  10555  11805  1071528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071570p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q          macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_0  macrocell30   7003   8253  1071570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1071726p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_0  macrocell35   6848   8098  1071726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1071726p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_0  macrocell36   6848   8098  1071726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071726p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_0  macrocell37   6848   8098  1071726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_last\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 1071726p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_0  macrocell39   6848   8098  1071726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071737p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell29   1250   1250  1064830  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_2  macrocell31   6837   8087  1071737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071759p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8065
-------------------------------------   ---- 
End-of-path arrival time (ps)           8065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q        macrocell28   1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_1  macrocell37   6815   8065  1071759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071802p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  1071802  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4271   5521  1071802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071803p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell32   1250   1250  1065610  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_5  macrocell31   6771   8021  1071803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071857p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell31   1250   1250  1066759  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_4  macrocell32   6716   7966  1071857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071866p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q               macrocell31   1250   1250  1066759  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2  macrocell34   6707   7957  1071866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1072290p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  1066982  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_2  macrocell23   6284   7534  1072290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1072307p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  1066982  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_2  macrocell25   6266   7516  1072307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072505p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q         macrocell32   1250   1250  1065610  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_5  macrocell30   6069   7319  1072505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1072584p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_0  macrocell32   5989   7239  1072584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072752p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q                macrocell24     1250   1250  1066982  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3322   4572  1072752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072849p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  1065112  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_5  macrocell24   5725   6975  1072849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072925p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q        macrocell31   1250   1250  1066759  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_4  macrocell37   5649   6899  1072925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072987  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_7       macrocell30   4896   6836  1072987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073094p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell28   1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_1  macrocell29   5480   6730  1073094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_load_fifo\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073182p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_load_fifo\/q            macrocell30     1250   1250  1070744  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5771   7021  1073182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073432p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell32   1250   1250  1065610  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_5  macrocell29   5142   6392  1073432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073521p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q      macrocell24   1250   1250  1066982  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_1  macrocell26   5052   6302  1073521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073546p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072987  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_7         macrocell31   4337   6277  1073546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073577p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072987  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_7         macrocell32   4306   6246  1073577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_2
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1073648p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q  macrocell23   1250   1250  1065023  RISE       1
\LabVIEW_UART:BUART:txn\/main_2    macrocell22   4925   6175  1073648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073660p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1065023  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_1  macrocell24   4913   6163  1073660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_5
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1073740p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q  macrocell25   1250   1250  1065112  RISE       1
\LabVIEW_UART:BUART:txn\/main_5    macrocell22   4833   6083  1073740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073872p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q         macrocell28   1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_1  macrocell30   4701   5951  1073872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073905p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073905  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_6         macrocell32   3978   5918  1073905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073928p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073928  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_8         macrocell32   3955   5895  1073928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1074129p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell21   1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/reset  count7cell    7955   9205  1074129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074285p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1071802  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_3   macrocell32   4288   5538  1074285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074425p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell28   1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_1  macrocell31   4149   5399  1074425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073905  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_6         macrocell31   3381   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074522p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073905  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_6       macrocell30   3361   5301  1074522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074528p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073928  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_8         macrocell31   3355   5295  1074528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074538p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell31   1250   1250  1066759  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_4  macrocell29   4036   5286  1074538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074541p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073928  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_8       macrocell30   3342   5282  1074541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074644  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_2        macrocell35   3239   5179  1074644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074644  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_2        macrocell36   3239   5179  1074644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074646p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074646  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_1        macrocell35   3238   5178  1074646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074646p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074646  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_1        macrocell36   3238   5178  1074646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074826p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q        macrocell32   1250   1250  1065610  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_5  macrocell37   3747   4997  1074826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_7
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074924p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q  macrocell26   1250   1250  1074924  RISE       1
\LabVIEW_UART:BUART:txn\/main_7   macrocell22   3649   4899  1074924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074935p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  1074924  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_6  macrocell24   3638   4888  1074935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074998p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  1065112  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_4  macrocell23   3575   4825  1074998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075001p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  1065112  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_4  macrocell25   3572   4822  1075001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q      macrocell25   1250   1250  1065112  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_3  macrocell26   3546   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_11
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075073p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell36   1250   1250  1069638  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_11  macrocell29   3500   4750  1075073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075105p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  1066982  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_2  macrocell24   3468   4718  1075105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_3
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1075106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q  macrocell24   1250   1250  1066982  RISE       1
\LabVIEW_UART:BUART:txn\/main_3    macrocell22   3467   4717  1075106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:txn\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_1
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1075106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:txn\/q       macrocell22   1250   1250  1075106  RISE       1
\LabVIEW_UART:BUART:txn\/main_1  macrocell22   3467   4717  1075106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q      macrocell35   1250   1250  1069625  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_9  macrocell29   3400   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075192p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1071802  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_3   macrocell31   3381   4631  1075192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075205p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  1071802  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_3  macrocell30   3368   4618  1075205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072987  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_7         macrocell29   2670   4610  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075347p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1071802  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_3  macrocell37   3227   4477  1075347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075354p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1065023  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_1  macrocell23   3219   4469  1075354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075356p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q      macrocell23   1250   1250  1065023  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_0  macrocell26   3217   4467  1075356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075366p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1065023  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_1  macrocell25   3207   4457  1075366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075540p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073905  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_6         macrocell29   2343   4283  1075540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075559  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_2   macrocell33   2324   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073928  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_8         macrocell29   2319   4259  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell32   1250   1250  1065610  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_5  macrocell32   3004   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074644  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_1   macrocell33   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074646  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_0   macrocell33   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075585p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q               macrocell32   1250   1250  1065610  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3  macrocell34   2989   4239  1075585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_last\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075672p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_last\/q           macrocell39   1250   1250  1075672  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_10  macrocell32   2901   4151  1075672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell35   1250   1250  1069625  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_3  macrocell35   2629   3879  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell35   1250   1250  1069625  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_6  macrocell37   2629   3879  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell36   1250   1250  1069638  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_5  macrocell35   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell36   1250   1250  1069638  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_4  macrocell36   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell36   1250   1250  1069638  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_8  macrocell37   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q         macrocell31   1250   1250  1066759  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_4  macrocell30   2587   3837  1075987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell31   1250   1250  1066759  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_4  macrocell31   2586   3836  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075989p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  1074924  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_6  macrocell23   2584   3834  1075989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  1074924  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_6  macrocell25   2580   3830  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1071802  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_3   macrocell29   2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell28   1250   1250  1065879  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_1  macrocell28   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_mark\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1076291p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_mark\/q       macrocell27   1250   1250  1076291  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_1  macrocell27   2282   3532  1076291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_address_detected\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_address_detected\/q       macrocell38   1250   1250  1076341  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_1  macrocell38   2232   3482  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1076644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell21    1250   1250  1052425  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/reset  statusicell2   5440   6690  1076644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_status_3\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078722p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_status_3\/q       macrocell37    1250   1250  1078722  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_3  statusicell2   2861   4111  1078722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

