// Seed: 813958930
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  assign id_4 = 1 > id_4;
  type_6(
      1, id_1
  );
  assign id_3 = (id_4);
  assign id_4 = 1 ? 1'b0 : 1;
endmodule
