// Seed: 4266178377
module module_0 ();
  logic [7:0] id_1;
  assign id_1 = id_1[1 : 1];
  assign id_1 = id_1;
  logic [7:0] id_2 = id_2;
  wire id_3;
  wire id_4;
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output tri id_10,
    output wire id_11,
    output tri0 id_12,
    input tri1 id_13
);
  assign id_12 = id_13;
  module_0();
endmodule
