#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT2_PC2
LED__0__PORT EQU 2
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT2_SLW

/* StepperFloor */
StepperFloor__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
StepperFloor__0__MASK EQU 0x20
StepperFloor__0__PC EQU CYREG_PRT12_PC5
StepperFloor__0__PORT EQU 12
StepperFloor__0__SHIFT EQU 5
StepperFloor__AG EQU CYREG_PRT12_AG
StepperFloor__BIE EQU CYREG_PRT12_BIE
StepperFloor__BIT_MASK EQU CYREG_PRT12_BIT_MASK
StepperFloor__BYP EQU CYREG_PRT12_BYP
StepperFloor__DM0 EQU CYREG_PRT12_DM0
StepperFloor__DM1 EQU CYREG_PRT12_DM1
StepperFloor__DM2 EQU CYREG_PRT12_DM2
StepperFloor__DR EQU CYREG_PRT12_DR
StepperFloor__INP_DIS EQU CYREG_PRT12_INP_DIS
StepperFloor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
StepperFloor__MASK EQU 0x20
StepperFloor__PORT EQU 12
StepperFloor__PRT EQU CYREG_PRT12_PRT
StepperFloor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
StepperFloor__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
StepperFloor__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
StepperFloor__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
StepperFloor__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
StepperFloor__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
StepperFloor__PS EQU CYREG_PRT12_PS
StepperFloor__SHIFT EQU 5
StepperFloor__SIO_CFG EQU CYREG_PRT12_SIO_CFG
StepperFloor__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
StepperFloor__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
StepperFloor__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
StepperFloor__SLW EQU CYREG_PRT12_SLW

/* Stepper_Step */
Stepper_Step__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Stepper_Step__0__MASK EQU 0x08
Stepper_Step__0__PC EQU CYREG_PRT12_PC3
Stepper_Step__0__PORT EQU 12
Stepper_Step__0__SHIFT EQU 3
Stepper_Step__AG EQU CYREG_PRT12_AG
Stepper_Step__BIE EQU CYREG_PRT12_BIE
Stepper_Step__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Stepper_Step__BYP EQU CYREG_PRT12_BYP
Stepper_Step__DM0 EQU CYREG_PRT12_DM0
Stepper_Step__DM1 EQU CYREG_PRT12_DM1
Stepper_Step__DM2 EQU CYREG_PRT12_DM2
Stepper_Step__DR EQU CYREG_PRT12_DR
Stepper_Step__INP_DIS EQU CYREG_PRT12_INP_DIS
Stepper_Step__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Stepper_Step__MASK EQU 0x08
Stepper_Step__PORT EQU 12
Stepper_Step__PRT EQU CYREG_PRT12_PRT
Stepper_Step__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Stepper_Step__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Stepper_Step__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Stepper_Step__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Stepper_Step__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Stepper_Step__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Stepper_Step__PS EQU CYREG_PRT12_PS
Stepper_Step__SHIFT EQU 3
Stepper_Step__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Stepper_Step__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Stepper_Step__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Stepper_Step__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Stepper_Step__SLW EQU CYREG_PRT12_SLW

/* DebounceClock */
DebounceClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
DebounceClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
DebounceClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
DebounceClock__CFG2_SRC_SEL_MASK EQU 0x07
DebounceClock__INDEX EQU 0x00
DebounceClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DebounceClock__PM_ACT_MSK EQU 0x01
DebounceClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DebounceClock__PM_STBY_MSK EQU 0x01

/* Stepper_Enable */
Stepper_Enable__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Stepper_Enable__0__MASK EQU 0x04
Stepper_Enable__0__PC EQU CYREG_PRT12_PC2
Stepper_Enable__0__PORT EQU 12
Stepper_Enable__0__SHIFT EQU 2
Stepper_Enable__AG EQU CYREG_PRT12_AG
Stepper_Enable__BIE EQU CYREG_PRT12_BIE
Stepper_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Stepper_Enable__BYP EQU CYREG_PRT12_BYP
Stepper_Enable__DM0 EQU CYREG_PRT12_DM0
Stepper_Enable__DM1 EQU CYREG_PRT12_DM1
Stepper_Enable__DM2 EQU CYREG_PRT12_DM2
Stepper_Enable__DR EQU CYREG_PRT12_DR
Stepper_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
Stepper_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Stepper_Enable__MASK EQU 0x04
Stepper_Enable__PORT EQU 12
Stepper_Enable__PRT EQU CYREG_PRT12_PRT
Stepper_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Stepper_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Stepper_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Stepper_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Stepper_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Stepper_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Stepper_Enable__PS EQU CYREG_PRT12_PS
Stepper_Enable__SHIFT EQU 2
Stepper_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Stepper_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Stepper_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Stepper_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Stepper_Enable__SLW EQU CYREG_PRT12_SLW

/* StepperInterrupt */
StepperInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
StepperInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
StepperInterrupt__INTC_MASK EQU 0x01
StepperInterrupt__INTC_NUMBER EQU 0
StepperInterrupt__INTC_PRIOR_NUM EQU 0
StepperInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
StepperInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
StepperInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Stepper_Direction */
Stepper_Direction__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Stepper_Direction__0__MASK EQU 0x10
Stepper_Direction__0__PC EQU CYREG_PRT12_PC4
Stepper_Direction__0__PORT EQU 12
Stepper_Direction__0__SHIFT EQU 4
Stepper_Direction__AG EQU CYREG_PRT12_AG
Stepper_Direction__BIE EQU CYREG_PRT12_BIE
Stepper_Direction__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Stepper_Direction__BYP EQU CYREG_PRT12_BYP
Stepper_Direction__DM0 EQU CYREG_PRT12_DM0
Stepper_Direction__DM1 EQU CYREG_PRT12_DM1
Stepper_Direction__DM2 EQU CYREG_PRT12_DM2
Stepper_Direction__DR EQU CYREG_PRT12_DR
Stepper_Direction__INP_DIS EQU CYREG_PRT12_INP_DIS
Stepper_Direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Stepper_Direction__MASK EQU 0x10
Stepper_Direction__PORT EQU 12
Stepper_Direction__PRT EQU CYREG_PRT12_PRT
Stepper_Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Stepper_Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Stepper_Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Stepper_Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Stepper_Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Stepper_Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Stepper_Direction__PS EQU CYREG_PRT12_PS
Stepper_Direction__SHIFT EQU 4
Stepper_Direction__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Stepper_Direction__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Stepper_Direction__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Stepper_Direction__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Stepper_Direction__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
