Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb  1 17:59:40 2020
| Host         : LAPTOP-HJ8BQ6UU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 154 register/latch pins with no clock driven by root clock pin: DDS/SPI_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 306 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.271      -33.293                     29                 2680        0.057        0.000                      0                 2680        4.500        0.000                       0                  1139  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.271      -33.293                     29                 2680        0.057        0.000                      0                 2680        4.500        0.000                       0                  1139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           29  Failing Endpoints,  Worst Slack       -2.271ns,  Total Violation      -33.293ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.271ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 9.314ns (76.380%)  route 2.880ns (23.620%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.614 r  ram_din_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.614    ram_din_reg[40]_i_4_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.731 r  ram_din_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.731    ram_din_reg[44]_i_4_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.054 r  ram_din_reg[47]_i_19/O[1]
                         net (fo=1, routed)           0.415    16.469    STR_READER/ram_din_reg[47]_1[1]
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.306    16.775 r  STR_READER/ram_din[46]_i_2/O
                         net (fo=1, routed)           0.403    17.178    STR_READER/ram_din[46]_i_2_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.124    17.302 r  STR_READER/ram_din[46]_i_1/O
                         net (fo=1, routed)           0.000    17.302    STR_READER_n_201
    SLICE_X15Y34         FDRE                                         r  ram_din_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.444    14.775    clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  ram_din_reg[46]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.032    15.031    ram_din_reg[46]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -17.302    
  -------------------------------------------------------------------
                         slack                                 -2.271    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 9.199ns (75.989%)  route 2.907ns (24.011%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.614 r  ram_din_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.614    ram_din_reg[40]_i_4_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.731 r  ram_din_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.731    ram_din_reg[44]_i_4_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.950 r  ram_din_reg[47]_i_19/O[0]
                         net (fo=1, routed)           0.436    16.385    STR_READER/ram_din_reg[47]_1[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.295    16.680 r  STR_READER/ram_din[45]_i_2/O
                         net (fo=1, routed)           0.409    17.090    STR_READER/ram_din[45]_i_2_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.214 r  STR_READER/ram_din[45]_i_1/O
                         net (fo=1, routed)           0.000    17.214    STR_READER_n_202
    SLICE_X13Y29         FDRE                                         r  ram_din_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.439    14.770    clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  ram_din_reg[45]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.032    15.026    ram_din_reg[45]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.059ns  (logic 9.225ns (76.501%)  route 2.834ns (23.499%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.614 r  ram_din_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.614    ram_din_reg[40]_i_4_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.731 r  ram_din_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.731    ram_din_reg[44]_i_4_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.970 r  ram_din_reg[47]_i_19/O[2]
                         net (fo=1, routed)           0.486    16.455    STR_READER/ram_din_reg[47]_1[2]
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.301    16.756 r  STR_READER/ram_din[47]_i_9/O
                         net (fo=1, routed)           0.286    17.042    STR_READER/ram_din[47]_i_9_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.166 r  STR_READER/ram_din[47]_i_2/O
                         net (fo=1, routed)           0.000    17.166    STR_READER_n_200
    SLICE_X15Y31         FDRE                                         r  ram_din_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.440    14.771    clk_IBUF_BUFG
    SLICE_X15Y31         FDRE                                         r  ram_din_reg[47]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X15Y31         FDRE (Setup_fdre_C_D)        0.029    15.024    ram_din_reg[47]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.100ns  (logic 9.197ns (76.011%)  route 2.903ns (23.989%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.614 r  ram_din_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.614    ram_din_reg[40]_i_4_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.937 r  ram_din_reg[44]_i_4/O[1]
                         net (fo=1, routed)           0.415    16.352    STR_READER/ram_din_reg[44]_0[1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.306    16.658 r  STR_READER/ram_din[42]_i_2/O
                         net (fo=1, routed)           0.425    17.083    STR_READER/ram_din[42]_i_2_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.207 r  STR_READER/ram_din[42]_i_1/O
                         net (fo=1, routed)           0.000    17.207    STR_READER_n_205
    SLICE_X14Y30         FDRE                                         r  ram_din_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.439    14.770    clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  ram_din_reg[42]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)        0.077    15.071    ram_din_reg[42]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.037ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 9.108ns (75.890%)  route 2.894ns (24.110%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.614 r  ram_din_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.614    ram_din_reg[40]_i_4_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 r  ram_din_reg[44]_i_4/O[2]
                         net (fo=1, routed)           0.417    16.269    STR_READER/ram_din_reg[44]_0[2]
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.301    16.570 r  STR_READER/ram_din[43]_i_3/O
                         net (fo=1, routed)           0.415    16.985    STR_READER/ram_din[43]_i_3_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  STR_READER/ram_din[43]_i_1/O
                         net (fo=1, routed)           0.000    17.109    STR_READER_n_204
    SLICE_X14Y31         FDRE                                         r  ram_din_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.440    14.771    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  ram_din_reg[43]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.077    15.072    ram_din_reg[43]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                 -2.037    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 9.082ns (76.399%)  route 2.806ns (23.601%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.614 r  ram_din_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.614    ram_din_reg[40]_i_4_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.833 r  ram_din_reg[44]_i_4/O[0]
                         net (fo=1, routed)           0.455    16.288    STR_READER/ram_din_reg[44]_0[0]
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.295    16.583 r  STR_READER/ram_din[41]_i_2/O
                         net (fo=1, routed)           0.288    16.871    STR_READER/ram_din[41]_i_2_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.995 r  STR_READER/ram_din[41]_i_1/O
                         net (fo=1, routed)           0.000    16.995    STR_READER_n_206
    SLICE_X15Y31         FDRE                                         r  ram_din_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.440    14.771    clk_IBUF_BUFG
    SLICE_X15Y31         FDRE                                         r  ram_din_reg[41]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X15Y31         FDRE (Setup_fdre_C_D)        0.032    15.027    ram_din_reg[41]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.863ns  (logic 8.991ns (75.791%)  route 2.872ns (24.209%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.736 r  ram_din_reg[40]_i_4/O[2]
                         net (fo=1, routed)           0.406    16.141    STR_READER/ram_din_reg[40]_0[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.301    16.442 r  STR_READER/ram_din[39]_i_3/O
                         net (fo=1, routed)           0.405    16.847    STR_READER/ram_din[39]_i_3_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.124    16.971 r  STR_READER/ram_din[39]_i_1/O
                         net (fo=1, routed)           0.000    16.971    STR_READER_n_208
    SLICE_X15Y30         FDRE                                         r  ram_din_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.439    14.770    clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  ram_din_reg[39]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)        0.029    15.023    ram_din_reg[39]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.939ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.906ns  (logic 9.080ns (76.266%)  route 2.826ns (23.734%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.820 r  ram_din_reg[40]_i_4/O[1]
                         net (fo=1, routed)           0.344    16.164    STR_READER/ram_din_reg[40]_0[1]
    SLICE_X13Y30         LUT6 (Prop_lut6_I5_O)        0.306    16.470 r  STR_READER/ram_din[38]_i_2/O
                         net (fo=1, routed)           0.420    16.889    STR_READER/ram_din[38]_i_2_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.013 r  STR_READER/ram_din[38]_i_1/O
                         net (fo=1, routed)           0.000    17.013    STR_READER_n_209
    SLICE_X14Y30         FDRE                                         r  ram_din_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.439    14.770    clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  ram_din_reg[38]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)        0.081    15.075    ram_din_reg[38]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                 -1.939    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.814ns  (logic 9.190ns (77.792%)  route 2.624ns (22.208%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.614 r  ram_din_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.614    ram_din_reg[40]_i_4_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.929 r  ram_din_reg[44]_i_4/O[3]
                         net (fo=1, routed)           0.299    16.227    STR_READER/ram_din_reg[44]_0[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I5_O)        0.307    16.534 r  STR_READER/ram_din[44]_i_2/O
                         net (fo=1, routed)           0.263    16.797    STR_READER/ram_din[44]_i_2_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  STR_READER/ram_din[44]_i_1/O
                         net (fo=1, routed)           0.000    16.921    STR_READER_n_203
    SLICE_X13Y30         FDRE                                         r  ram_din_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.439    14.770    clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  ram_din_reg[44]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.031    15.025    ram_din_reg[44]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_din_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 8.965ns (76.207%)  route 2.799ns (23.793%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.598     5.108    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.562 r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[13]
                         net (fo=9, routed)           1.045     8.607    ram_dout[11]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    12.458 r  p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.460    p_1_out__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.978 r  p_1_out__1/P[18]
                         net (fo=2, routed)           1.015    14.993    p_1_out__1_n_87
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    15.117 r  ram_din[36]_i_6/O
                         net (fo=1, routed)           0.000    15.117    ram_din[36]_i_6_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.497 r  ram_din_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.497    ram_din_reg[36]_i_4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.716 r  ram_din_reg[40]_i_4/O[0]
                         net (fo=1, routed)           0.451    16.166    STR_READER/ram_din_reg[40]_0[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.295    16.461 r  STR_READER/ram_din[37]_i_2/O
                         net (fo=1, routed)           0.286    16.748    STR_READER/ram_din[37]_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.872 r  STR_READER/ram_din[37]_i_1/O
                         net (fo=1, routed)           0.000    16.872    STR_READER_n_210
    SLICE_X12Y27         FDRE                                         r  ram_din_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.436    14.767    clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  ram_din_reg[37]/C
                         clock pessimism              0.260    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.081    15.072    ram_din_reg[37]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -16.872    
  -------------------------------------------------------------------
                         slack                                 -1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ram_din_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.806%)  route 0.259ns (61.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.560     1.432    clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  ram_din_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  ram_din_reg[28]/Q
                         net (fo=1, routed)           0.259     1.855    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[28]
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.863     1.980    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.502    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.798    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 STR_READER/RXString_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Name_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.350%)  route 0.237ns (62.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.559     1.431    STR_READER/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  STR_READER/RXString_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  STR_READER/RXString_reg[62]/Q
                         net (fo=9, routed)           0.237     1.809    STR_READER_n_127
    SLICE_X35Y15         FDRE                                         r  Register_Name_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.825     1.941    clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  Register_Name_reg[62]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.055     1.747    Register_Name_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ram_din_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.560     1.432    clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  ram_din_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  ram_din_reg[22]/Q
                         net (fo=1, routed)           0.246     1.843    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[22]
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.866     1.983    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.485    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.296     1.781    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ram_din_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.899%)  route 0.269ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.558     1.430    clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  ram_din_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  ram_din_reg[38]/Q
                         net (fo=1, routed)           0.269     1.863    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[38]
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.863     1.980    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.502    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.296     1.798    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ram_din_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.602%)  route 0.291ns (67.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.561     1.433    clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  ram_din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ram_din_reg[24]/Q
                         net (fo=1, routed)           0.291     1.866    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.863     1.980    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.502    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.798    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ram_din_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.743%)  route 0.271ns (62.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.562     1.434    clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  ram_din_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  ram_din_reg[30]/Q
                         net (fo=1, routed)           0.271     1.869    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.863     1.980    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.502    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.798    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 STR_READER/RXString_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STR_READER/RXString_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.301%)  route 0.258ns (64.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.556     1.428    STR_READER/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  STR_READER/RXString_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  STR_READER/RXString_reg[75]/Q
                         net (fo=6, routed)           0.258     1.828    STR_READER/RXString_reg[75]_0
    SLICE_X32Y20         FDRE                                         r  STR_READER/RXString_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.821     1.937    STR_READER/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  STR_READER/RXString_reg[83]/C
                         clock pessimism             -0.249     1.688    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.066     1.754    STR_READER/RXString_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.147%)  route 0.178ns (55.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.565     1.437    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y9           FDRE                                         r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=8, routed)           0.178     1.757    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB18_X0Y2          RAMB18E1                                     r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.877     1.994    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y2          RAMB18E1                                     r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.679    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.565     1.437    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y7           FDRE                                         r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=8, routed)           0.169     1.770    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[7]
    RAMB18_X0Y2          RAMB18E1                                     r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.878     1.995    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y2          RAMB18E1                                     r  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.497    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.680    ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ram_din_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.655%)  route 0.319ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.559     1.431    clk_IBUF_BUFG
    SLICE_X15Y31         FDRE                                         r  ram_din_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ram_din_reg[41]/Q
                         net (fo=1, routed)           0.319     1.891    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[41]
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.863     1.980    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.502    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.296     1.798    FTW_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10   ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y10  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y16  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y16  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y16  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y16  ADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y26  I_mul_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y26  I_mul_reg[10]/C



