Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jun 19 16:58:27 2017
| Host         : LAPTOP-LB22AJFN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab6_control_sets_placed.rpt
| Design       : Lab6
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            6 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------+-----------------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                  |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------------------+-----------------------------+------------------+----------------+
|  clk_BUFG            | kbd_ms_inst/m_ps2read/E[0]                       | kbd_ms_inst/m_ps2read/AR[0] |                2 |              4 |
|  clk_BUFG            | kbd_ms_inst/m_ps2read/data_in_counter[3]_i_1_n_0 |                             |                1 |              4 |
|  clk_BUFG            |                                                  |                             |                4 |              8 |
|  clk_BUFG            | kbd_ms_inst/m_ps2read/data[7]_i_1_n_0            |                             |                1 |              8 |
|  clk_BUFG            | kbd_ms_inst/m_ps2read/shift[10]_i_1_n_0          |                             |                2 |              9 |
|  clk_BUFG            | kbd_ms_inst/data_type[2]_i_1_n_0                 |                             |                2 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                                  |                             |               14 |             33 |
+----------------------+--------------------------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                     2 |
| 9      |                     1 |
| 11     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


