#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan  5 18:40:17 2023
# Process ID: 11140
# Current directory: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4256 D:\Facultate\Disertatie\Disertation_Project\FPGA\hw\hw.xpr
# Log file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/vivado.log
# Journal file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw\vivado.jou
# Running On: DESKTOP-UR3KT7E, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
start_gui
open_project D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
assign_bd_address
validate_bd_design
validate_bd_design
make_wrapper -files [get_files D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd] -top
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axis_subset_converter_out_0 design_1_axi_vdma_0_0 design_1_subset_converter_reset_0 design_1_v_axi4s_vid_out_0_0 design_1_v_vid_in_axi4s_0_0 design_1_axi_gpio_video_0 design_1_proc_sys_reset_fclk0_0 design_1_proc_sys_reset_0_0 design_1_axi_interconnect_gp0_0 design_1_processing_system7_0_0 design_1_axis_subset_converter_in_0 design_1_proc_sys_reset_fclk1_0 design_1_v_tc_out_0 design_1_rgb2dvi_1_0 design_1_v_tc_in_0 design_1_axi_interconnect_hp0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axis_subset_converter_out_0 design_1_axi_vdma_0_0 design_1_subset_converter_reset_0 design_1_v_axi4s_vid_out_0_0 design_1_v_vid_in_axi4s_0_0 design_1_axi_gpio_video_0 design_1_proc_sys_reset_fclk0_0 design_1_proc_sys_reset_0_0 design_1_axi_interconnect_gp0_0 design_1_processing_system7_0_0 design_1_axis_subset_converter_in_0 design_1_proc_sys_reset_fclk1_0 design_1_v_tc_out_0 design_1_rgb2dvi_1_0 design_1_v_tc_in_0 design_1_axi_interconnect_hp0_0}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_gpio_video_0_synth_1 design_1_axi_vdma_0_0_synth_1 design_1_axis_subset_converter_in_0_synth_1 design_1_axis_subset_converter_out_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_proc_sys_reset_fclk0_0_synth_1 design_1_proc_sys_reset_fclk1_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rgb2dvi_1_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_tc_in_0_synth_1 design_1_v_tc_out_0_synth_1 design_1_v_vid_in_axi4s_0_0_synth_1 design_1_xbar_2_synth_1 design_1_xbar_3_synth_1 design_1_s00_regslice_0_synth_1 design_1_s01_regslice_0_synth_1 design_1_m00_regslice_0_synth_1 -jobs 6
wait_on_run design_1_axi_gpio_video_0_synth_1
wait_on_run design_1_axi_vdma_0_0_synth_1
wait_on_run design_1_axis_subset_converter_in_0_synth_1
wait_on_run design_1_axis_subset_converter_out_0_synth_1
wait_on_run design_1_proc_sys_reset_0_0_synth_1
wait_on_run design_1_proc_sys_reset_fclk0_0_synth_1
wait_on_run design_1_proc_sys_reset_fclk1_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rgb2dvi_1_0_synth_1
wait_on_run design_1_v_axi4s_vid_out_0_0_synth_1
wait_on_run design_1_v_tc_in_0_synth_1
wait_on_run design_1_v_tc_out_0_synth_1
wait_on_run design_1_v_vid_in_axi4s_0_0_synth_1
wait_on_run design_1_xbar_2_synth_1
wait_on_run design_1_xbar_3_synth_1
wait_on_run design_1_s00_regslice_0_synth_1
wait_on_run design_1_s01_regslice_0_synth_1
wait_on_run design_1_m00_regslice_0_synth_1
report_ip_status -name ip_status 
validate_bd_design
validate_bd_design
upgrade_ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 [get_ips  design_1_dvi2rgb_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_dvi2rgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dvi2rgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_fclk1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rgb2dvi_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_in_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_out_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_vid_in_axi4s_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_regslice_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_regslice_0] }
catch { config_ip_cache -export [get_ips -all design_1_m00_regslice_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_vdma_0_0_synth_1 design_1_proc_sys_reset_fclk1_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rgb2dvi_1_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_tc_in_0_synth_1 design_1_v_tc_out_0_synth_1 design_1_v_vid_in_axi4s_0_0_synth_1 design_1_xbar_2_synth_1 design_1_xbar_3_synth_1 design_1_dvi2rgb_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_s00_regslice_0_synth_1 design_1_s01_regslice_0_synth_1 design_1_m00_regslice_0_synth_1 design_1_auto_pc_1_synth_1 -jobs 6
wait_on_run design_1_axi_vdma_0_0_synth_1
wait_on_run design_1_proc_sys_reset_fclk1_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rgb2dvi_1_0_synth_1
wait_on_run design_1_v_axi4s_vid_out_0_0_synth_1
wait_on_run design_1_v_tc_in_0_synth_1
wait_on_run design_1_v_tc_out_0_synth_1
wait_on_run design_1_v_vid_in_axi4s_0_0_synth_1
wait_on_run design_1_xbar_2_synth_1
wait_on_run design_1_xbar_3_synth_1
wait_on_run design_1_dvi2rgb_0_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_s00_regslice_0_synth_1
wait_on_run design_1_s01_regslice_0_synth_1
wait_on_run design_1_m00_regslice_0_synth_1
wait_on_run design_1_auto_pc_1_synth_1
export_simulation -of_objects [get_files D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ip_user_files -ipstatic_source_dir D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/modelsim} {questa=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/questa} {riviera=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/riviera} {activehdl=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/design_1_wrapper.xsa
