<dec f='llvm/llvm/include/llvm/IR/CallingConv.h' l='218' type='93'/>
<doc f='llvm/llvm/include/llvm/IR/CallingConv.h' l='216'>/// Calling convention used for Mesa/AMDPAL hull shaders (= tessellation
    /// control shaders).</doc>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='2141' u='r' c='_ZN4llvm8LLParser24parseOptionalCallingConvERj'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='91' c='_ZL18isCallableFunctionRKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/IR/AsmWriter.cpp' l='396' c='_ZL16PrintCallingConvjRN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/lib/IR/Verifier.cpp' l='2352' c='_ZN12_GLOBAL__N_18Verifier13visitFunctionERKN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp' l='142' c='_ZN4llvm14AMDGPUAAResult22pointsToConstantMemoryERKNS_14MemoryLocationERNS_11AAQueryInfoEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1176' c='_ZL10getRsrcRegj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='940' c='_ZN4llvm18AMDGPUCallLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='967' c='_ZN4llvm18AMDGPUCallLowering19CCAssignFnForReturnEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='399' c='_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1544' c='_ZNK4llvm18R600TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7423' c='_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='126' u='r' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='457' c='_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIProgramInfo.cpp' l='49' c='_ZNK4llvm13SIProgramInfo11getPGMRSrc1Ej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1163' c='_ZN4llvm6AMDGPU8isShaderEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1191' c='_ZN4llvm6AMDGPU17isEntryFunctionCCEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1580' c='_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp' l='101' c='_ZL11getRsrc1Regj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp' l='127' c='_ZL17getScratchSizeKeyj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp' l='250' c='_ZN4llvm17AMDGPUPALMetadata9setWave32Ej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp' l='764' c='_ZL12getStageNamej'/>
