

================================================================
== Vitis HLS Report for 'matprod_Pipeline_1'
================================================================
* Date:           Wed Nov 29 19:42:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
    |   min   |         max         |    min    |     max     | min |         max         |   Type  |
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        4|  4611686018427387904|  40.000 ns|  4.6e+10 sec|    4|  4611686018427387904|       no|
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |          |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        | Loop Name|   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- Loop 1  |        2|  4611686018427387904|         2|          1|          1|  1 ~ 4611686018427387903|       yes|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     286|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     286|    155|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_108_p2            |         +|   0|  0|  69|          62|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond15_fu_114_p2       |      icmp|   0|  0|  28|          62|          62|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 101|         126|          66|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index9_load  |   9|          2|   62|        124|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |loop_index9_fu_52                  |   9|          2|   62|        124|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|  128|        256|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_154                     |  62|   0|   62|          0|
    |exitcond15_reg_159                |   1|   0|    1|          0|
    |gmem_addr_read_reg_149            |  32|   0|   32|          0|
    |loop_index9_fu_52                 |  62|   0|   62|          0|
    |loop_index9_load_reg_144          |  62|   0|   62|          0|
    |sext_ln23_cast_reg_134            |  62|   0|   62|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 286|   0|  286|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                gmem|       pointer|
|p_cast_cast          |   in|   62|     ap_none|         p_cast_cast|        scalar|
|m1_buffer_address0   |  out|   10|   ap_memory|           m1_buffer|         array|
|m1_buffer_ce0        |  out|    1|   ap_memory|           m1_buffer|         array|
|m1_buffer_we0        |  out|    1|   ap_memory|           m1_buffer|         array|
|m1_buffer_d0         |  out|   32|   ap_memory|           m1_buffer|         array|
|sext_ln23            |   in|   32|     ap_none|           sext_ln23|        scalar|
+---------------------+-----+-----+------------+--------------------+--------------+

