
STM32_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f388  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010d0  0800f518  0800f518  0001f518  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080105e8  080105e8  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080105e8  080105e8  000205e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080105f0  080105f0  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080105f0  080105f0  000205f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080105f4  080105f4  000205f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080105f8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301dc  2**0
                  CONTENTS
 10 .bss          00005214  200001dc  200001dc  000301dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200053f0  200053f0  000301dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 13 .comment      00000086  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e023  00000000  00000000  00030292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000043ca  00000000  00000000  0004e2b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b28  00000000  00000000  00052680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000152e  00000000  00000000  000541a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002589e  00000000  00000000  000556d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f102  00000000  00000000  0007af74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000db7a2  00000000  00000000  0009a076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00008634  00000000  00000000  00175818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0017de4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f500 	.word	0x0800f500

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800f500 	.word	0x0800f500

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <comm_init>:

void uart_ack(uint8_t id);

/* Functions */

void comm_init(UART_HandleTypeDef* uart, Instruction* curInstObjRef, CompleteError* cpltErrObjRef) {
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
	instructionId = 0;
 8000f50:	4b1a      	ldr	r3, [pc, #104]	; (8000fbc <comm_init+0x78>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
	ack_tx = 0;
 8000f56:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <comm_init+0x7c>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	701a      	strb	r2, [r3, #0]

	huart3Ptr = uart;
 8000f5c:	4a19      	ldr	r2, [pc, #100]	; (8000fc4 <comm_init+0x80>)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	6013      	str	r3, [r2, #0]
	curInstPtr = curInstObjRef;
 8000f62:	4a19      	ldr	r2, [pc, #100]	; (8000fc8 <comm_init+0x84>)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	6013      	str	r3, [r2, #0]
	cpltErrPtr = cpltErrObjRef;
 8000f68:	4a18      	ldr	r2, [pc, #96]	; (8000fcc <comm_init+0x88>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6013      	str	r3, [r2, #0]

	curInstPtr->id = 0;
 8000f6e:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <comm_init+0x84>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
	curInstPtr->type = INST_TYPE_UNDEFINED;
 8000f76:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <comm_init+0x84>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	705a      	strb	r2, [r3, #1]
	curInstPtr->val = 0;
 8000f7e:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <comm_init+0x84>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2200      	movs	r2, #0
 8000f84:	805a      	strh	r2, [r3, #2]

	cpltErrPtr->id = 0;
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <comm_init+0x88>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
	cpltErrPtr->type = CPLTERR_TYPE_UNDEFINED;
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <comm_init+0x88>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2202      	movs	r2, #2
 8000f94:	705a      	strb	r2, [r3, #1]
	cpltErrPtr->pos_x = 0;
 8000f96:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <comm_init+0x88>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	805a      	strh	r2, [r3, #2]
	cpltErrPtr->pos_y = 0;
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <comm_init+0x88>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	809a      	strh	r2, [r3, #4]
	cpltErrPtr->finished = 1;
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <comm_init+0x88>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2201      	movs	r2, #1
 8000fac:	719a      	strb	r2, [r3, #6]

	return;
 8000fae:	bf00      	nop
}
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	200001f8 	.word	0x200001f8
 8000fc0:	200001f9 	.word	0x200001f9
 8000fc4:	2000020c 	.word	0x2000020c
 8000fc8:	20000210 	.word	0x20000210
 8000fcc:	20000214 	.word	0x20000214

08000fd0 <uart_send>:

HAL_StatusTypeDef uart_send() {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
	if (cpltErrPtr->id == 0) {
 8000fd4:	4b33      	ldr	r3, [pc, #204]	; (80010a4 <uart_send+0xd4>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d101      	bne.n	8000fe2 <uart_send+0x12>
		return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e05e      	b.n	80010a0 <uart_send+0xd0>
	}
	if (ack_tx != cpltErrPtr->id - 1) {	// RPI is not expecting CompleteError with this id
 8000fe2:	4b31      	ldr	r3, [pc, #196]	; (80010a8 <uart_send+0xd8>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	4b2e      	ldr	r3, [pc, #184]	; (80010a4 <uart_send+0xd4>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d001      	beq.n	8000ff8 <uart_send+0x28>
		return HAL_ERROR;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e053      	b.n	80010a0 <uart_send+0xd0>
	}
	uartbuf[0] = (((0x01 << 1) | (cpltErrPtr->type & 0x01)) << 6) | (uint8_t)((cpltErrPtr->pos_x >> 5) & 0x003F);
 8000ff8:	4b2a      	ldr	r3, [pc, #168]	; (80010a4 <uart_send+0xd4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	785b      	ldrb	r3, [r3, #1]
 8000ffe:	019b      	lsls	r3, r3, #6
 8001000:	b25b      	sxtb	r3, r3
 8001002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001006:	b25b      	sxtb	r3, r3
 8001008:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800100c:	b25a      	sxtb	r2, r3
 800100e:	4b25      	ldr	r3, [pc, #148]	; (80010a4 <uart_send+0xd4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001016:	115b      	asrs	r3, r3, #5
 8001018:	b21b      	sxth	r3, r3
 800101a:	b25b      	sxtb	r3, r3
 800101c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001020:	b25b      	sxtb	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b25b      	sxtb	r3, r3
 8001026:	b2da      	uxtb	r2, r3
 8001028:	4b20      	ldr	r3, [pc, #128]	; (80010ac <uart_send+0xdc>)
 800102a:	701a      	strb	r2, [r3, #0]
	uartbuf[1] = (uint8_t)((cpltErrPtr->pos_x & 0x1F) << 3) | (uint8_t)((cpltErrPtr->pos_y >> 8) & 0x0007);
 800102c:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <uart_send+0xd4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	00db      	lsls	r3, r3, #3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	b25a      	sxtb	r2, r3
 800103c:	4b19      	ldr	r3, [pc, #100]	; (80010a4 <uart_send+0xd4>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001044:	121b      	asrs	r3, r3, #8
 8001046:	b21b      	sxth	r3, r3
 8001048:	b25b      	sxtb	r3, r3
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	b25b      	sxtb	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b25b      	sxtb	r3, r3
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <uart_send+0xdc>)
 8001058:	705a      	strb	r2, [r3, #1]
	uartbuf[2] = (uint8_t)(cpltErrPtr->pos_y & 0xFF);
 800105a:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <uart_send+0xd4>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001062:	b2da      	uxtb	r2, r3
 8001064:	4b11      	ldr	r3, [pc, #68]	; (80010ac <uart_send+0xdc>)
 8001066:	709a      	strb	r2, [r3, #2]
	uartbuf[3] = cpltErrPtr->id;
 8001068:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <uart_send+0xd4>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	781a      	ldrb	r2, [r3, #0]
 800106e:	4b0f      	ldr	r3, [pc, #60]	; (80010ac <uart_send+0xdc>)
 8001070:	70da      	strb	r2, [r3, #3]
	while (ack_tx < cpltErrPtr->id) {
 8001072:	e00d      	b.n	8001090 <uart_send+0xc0>
		/*while (HAL_UART_Transmit(huart3Ptr, (uint8_t*)uartbuf, 4, UART_ACK_MAX_DELAY) != HAL_OK) {
			osDelay(500);
		}*/
		HAL_UART_Transmit(huart3Ptr, (uint8_t*)uartbuf, 4, UART_ACK_MAX_DELAY);
 8001074:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <uart_send+0xe0>)
 8001076:	6818      	ldr	r0, [r3, #0]
 8001078:	f241 3388 	movw	r3, #5000	; 0x1388
 800107c:	2204      	movs	r2, #4
 800107e:	490b      	ldr	r1, [pc, #44]	; (80010ac <uart_send+0xdc>)
 8001080:	f006 fbf7 	bl	8007872 <HAL_UART_Transmit>
		// Waiting for ACK
		// Disable ack from rpi
		ack_tx++;
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <uart_send+0xd8>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	3301      	adds	r3, #1
 800108a:	b2da      	uxtb	r2, r3
 800108c:	4b06      	ldr	r3, [pc, #24]	; (80010a8 <uart_send+0xd8>)
 800108e:	701a      	strb	r2, [r3, #0]
	while (ack_tx < cpltErrPtr->id) {
 8001090:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <uart_send+0xd4>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	781a      	ldrb	r2, [r3, #0]
 8001096:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <uart_send+0xd8>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	429a      	cmp	r2, r3
 800109c:	d8ea      	bhi.n	8001074 <uart_send+0xa4>
			else {
				return HAL_ERROR;
			}
		}*/
	}
	return HAL_OK;
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000214 	.word	0x20000214
 80010a8:	200001f9 	.word	0x200001f9
 80010ac:	200001fc 	.word	0x200001fc
 80010b0:	2000020c 	.word	0x2000020c

080010b4 <uart_receive>:
	uartbuf[3] = id;
	HAL_UART_Transmit(huart3Ptr, (uint8_t*)uartbuf, 4, UART_ACK_MAX_DELAY);
	return;
}

HAL_StatusTypeDef uart_receive(const uint8_t* buf) {
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	uint8_t id = buf[3];
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3303      	adds	r3, #3
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	73fb      	strb	r3, [r7, #15]
		if ((cpltErrPtr->id == id) && (cpltErrPtr->finished)) {	// Check if the ACK id is replying to CpltErr STM is sending
			ack_tx = id;
			return HAL_OK;
		}
	}*/
	if (id == instructionId + 1) {		// Received instruction is correct in order
 80010c4:	7bfa      	ldrb	r2, [r7, #15]
 80010c6:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <uart_receive+0x8c>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	3301      	adds	r3, #1
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d12f      	bne.n	8001130 <uart_receive+0x7c>
		if ((cpltErrPtr->id == instructionId) && (cpltErrPtr->finished)) {	// Current instruction finished
 80010d0:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <uart_receive+0x90>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	781a      	ldrb	r2, [r3, #0]
 80010d6:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <uart_receive+0x8c>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d128      	bne.n	8001130 <uart_receive+0x7c>
 80010de:	4b19      	ldr	r3, [pc, #100]	; (8001144 <uart_receive+0x90>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	799b      	ldrb	r3, [r3, #6]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d023      	beq.n	8001130 <uart_receive+0x7c>
			curInstPtr->id = id;
 80010e8:	4b17      	ldr	r3, [pc, #92]	; (8001148 <uart_receive+0x94>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	7bfa      	ldrb	r2, [r7, #15]
 80010ee:	701a      	strb	r2, [r3, #0]
			curInstPtr->type = (buf[0] >> 6) & 0x01;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	099b      	lsrs	r3, r3, #6
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	4b13      	ldr	r3, [pc, #76]	; (8001148 <uart_receive+0x94>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f002 0201 	and.w	r2, r2, #1
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	705a      	strb	r2, [r3, #1]
			curInstPtr->val = ((int16_t)buf[1] << 8) | buf[2];
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3301      	adds	r3, #1
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	021b      	lsls	r3, r3, #8
 800110c:	b219      	sxth	r1, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	3302      	adds	r3, #2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21a      	sxth	r2, r3
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <uart_receive+0x94>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	430a      	orrs	r2, r1
 800111c:	b212      	sxth	r2, r2
 800111e:	805a      	strh	r2, [r3, #2]
			instructionId++;
 8001120:	4b07      	ldr	r3, [pc, #28]	; (8001140 <uart_receive+0x8c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b05      	ldr	r3, [pc, #20]	; (8001140 <uart_receive+0x8c>)
 800112a:	701a      	strb	r2, [r3, #0]
			//uart_ack(instructionId);
			return HAL_OK;
 800112c:	2300      	movs	r3, #0
 800112e:	e000      	b.n	8001132 <uart_receive+0x7e>
		}
	}
	//uart_ack(instructionId);
	return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
}
 8001132:	4618      	mov	r0, r3
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	200001f8 	.word	0x200001f8
 8001144:	20000214 	.word	0x20000214
 8001148:	20000210 	.word	0x20000210

0800114c <newCpltErr>:

uint8_t getCurInstId() {
	return instructionId;
}

uint8_t newCpltErr(uint8_t id) {
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
	if ((id == instructionId) && (ack_tx == id - 1)) {
 8001156:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <newCpltErr+0x5c>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	79fa      	ldrb	r2, [r7, #7]
 800115c:	429a      	cmp	r2, r3
 800115e:	d11c      	bne.n	800119a <newCpltErr+0x4e>
 8001160:	4b12      	ldr	r3, [pc, #72]	; (80011ac <newCpltErr+0x60>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	3b01      	subs	r3, #1
 800116a:	429a      	cmp	r2, r3
 800116c:	d115      	bne.n	800119a <newCpltErr+0x4e>
		cpltErrPtr->id = id;
 800116e:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <newCpltErr+0x64>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	79fa      	ldrb	r2, [r7, #7]
 8001174:	701a      	strb	r2, [r3, #0]
		cpltErrPtr->type = CPLTERR_TYPE_UNDEFINED;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <newCpltErr+0x64>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2202      	movs	r2, #2
 800117c:	705a      	strb	r2, [r3, #1]
		cpltErrPtr->pos_x = 0;
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <newCpltErr+0x64>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	805a      	strh	r2, [r3, #2]
		cpltErrPtr->pos_y = 0;
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <newCpltErr+0x64>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2200      	movs	r2, #0
 800118c:	809a      	strh	r2, [r3, #4]
		cpltErrPtr->finished = 0;
 800118e:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <newCpltErr+0x64>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2200      	movs	r2, #0
 8001194:	719a      	strb	r2, [r3, #6]
		return 1;
 8001196:	2301      	movs	r3, #1
 8001198:	e000      	b.n	800119c <newCpltErr+0x50>
	}
	return 0;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	200001f8 	.word	0x200001f8
 80011ac:	200001f9 	.word	0x200001f9
 80011b0:	20000214 	.word	0x20000214

080011b4 <imu_init>:

/*+++++++++++++++++++++++++++++++++++*/

/*----------------------------------------------------------------*/

uint8_t imu_init(I2C_HandleTypeDef* hi2c_ptr) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	hi2c1_ptr = hi2c_ptr;
 80011bc:	4a37      	ldr	r2, [pc, #220]	; (800129c <imu_init+0xe8>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6013      	str	r3, [r2, #0]

	// Reset chip
	if (!write_one_byte(0, B0_PWR_MGMT_1, 0x80 | 0x41)) return 1;
 80011c2:	22c1      	movs	r2, #193	; 0xc1
 80011c4:	2106      	movs	r1, #6
 80011c6:	2000      	movs	r0, #0
 80011c8:	f000 f8ac 	bl	8001324 <write_one_byte>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d101      	bne.n	80011d6 <imu_init+0x22>
 80011d2:	2301      	movs	r3, #1
 80011d4:	e05d      	b.n	8001292 <imu_init+0xde>

	cur_bank = get_cur_bank();
 80011d6:	f000 f907 	bl	80013e8 <get_cur_bank>
 80011da:	4603      	mov	r3, r0
 80011dc:	461a      	mov	r2, r3
 80011de:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <imu_init+0xec>)
 80011e0:	701a      	strb	r2, [r3, #0]

	HAL_Delay(100);
 80011e2:	2064      	movs	r0, #100	; 0x64
 80011e4:	f002 ffd4 	bl	8004190 <HAL_Delay>
	uint8_t who_am_i = read_one_byte(0, 0);
 80011e8:	2100      	movs	r1, #0
 80011ea:	2000      	movs	r0, #0
 80011ec:	f000 f862 	bl	80012b4 <read_one_byte>
 80011f0:	4603      	mov	r3, r0
 80011f2:	73fb      	strb	r3, [r7, #15]
	if (who_am_i != 0xEA) { 	// read WHO_AM_I register, should receive 0xEA
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	2bea      	cmp	r3, #234	; 0xea
 80011f8:	d001      	beq.n	80011fe <imu_init+0x4a>
		return 2;
 80011fa:	2302      	movs	r3, #2
 80011fc:	e049      	b.n	8001292 <imu_init+0xde>
	}

	// Wake up chip
	if (!write_one_byte(0, B0_PWR_MGMT_1, ~0x40 & 0x41)) return 3;
 80011fe:	2201      	movs	r2, #1
 8001200:	2106      	movs	r1, #6
 8001202:	2000      	movs	r0, #0
 8001204:	f000 f88e 	bl	8001324 <write_one_byte>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <imu_init+0x5e>
 800120e:	2303      	movs	r3, #3
 8001210:	e03f      	b.n	8001292 <imu_init+0xde>
	HAL_Delay(50);
 8001212:	2032      	movs	r0, #50	; 0x32
 8001214:	f002 ffbc 	bl	8004190 <HAL_Delay>

	// Enables ODR start-time alignment when any of the following registers is written: GYRO_SMPLRT_DIV,
	// ACCEL_SMPLRT_DIV_1, ACCEL_SMPLRT_DIV_2, I2C_MST_ODR_CONFIG.
	if (!write_one_byte(2, B2_ODR_ALIGN_EN, 0x01)) return 4;
 8001218:	2201      	movs	r2, #1
 800121a:	2109      	movs	r1, #9
 800121c:	2002      	movs	r0, #2
 800121e:	f000 f881 	bl	8001324 <write_one_byte>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d101      	bne.n	800122c <imu_init+0x78>
 8001228:	2304      	movs	r3, #4
 800122a:	e032      	b.n	8001292 <imu_init+0xde>
	HAL_Delay(50);
 800122c:	2032      	movs	r0, #50	; 0x32
 800122e:	f002 ffaf 	bl	8004190 <HAL_Delay>

	// Set accel low pass filter
	//if (!write_one_byte(2, B2_ACCEL_CONFIG, (ACCEL_DLPFCFG_val << 3) | ACCEL_FCHOICE_val)) return 5;

	// Set gyro low pass filter and scale
	if (!write_one_byte(2, B2_GYRO_CONFIG_1, (((GYRO_DLPFCFG_val << 2) | GYRO_FS_SEL_val) << 1) | GYRO_FCHOICE_val)) return 6;
 8001232:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <imu_init+0xf0>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <imu_init+0xf4>)
 800123a:	7812      	ldrb	r2, [r2, #0]
 800123c:	4313      	orrs	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	b25a      	sxtb	r2, r3
 8001242:	4b1a      	ldr	r3, [pc, #104]	; (80012ac <imu_init+0xf8>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	b25b      	sxtb	r3, r3
 8001248:	4313      	orrs	r3, r2
 800124a:	b25b      	sxtb	r3, r3
 800124c:	b2db      	uxtb	r3, r3
 800124e:	461a      	mov	r2, r3
 8001250:	2101      	movs	r1, #1
 8001252:	2002      	movs	r0, #2
 8001254:	f000 f866 	bl	8001324 <write_one_byte>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <imu_init+0xae>
 800125e:	2306      	movs	r3, #6
 8001260:	e017      	b.n	8001292 <imu_init+0xde>
	HAL_Delay(50);
 8001262:	2032      	movs	r0, #50	; 0x32
 8001264:	f002 ff94 	bl	8004190 <HAL_Delay>
	//if (ACCEL_SMPLRT_DIV_val > 0x0FFF) ACCEL_SMPLRT_DIV_val = 0x0FFF;
	//if (!write_one_byte(2, B2_ACCEL_SMPLRT_DIV_1, (uint8_t)(ACCEL_SMPLRT_DIV_val >> 8))) return 7;
	//if (!write_one_byte(2, B2_ACCEL_SMPLRT_DIV_2, (uint8_t)(ACCEL_SMPLRT_DIV_val & 0x00FF))) return 8;

	// Set gyro sample rate divider
	if (!write_one_byte(2, B2_GYRO_SMPLRT_DIV, GYRO_SMPLRT_DIV_val)) return 9;
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <imu_init+0xfc>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	2100      	movs	r1, #0
 8001270:	2002      	movs	r0, #2
 8001272:	f000 f857 	bl	8001324 <write_one_byte>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d101      	bne.n	8001280 <imu_init+0xcc>
 800127c:	2309      	movs	r3, #9
 800127e:	e008      	b.n	8001292 <imu_init+0xde>
	HAL_Delay(50);
 8001280:	2032      	movs	r0, #50	; 0x32
 8001282:	f002 ff85 	bl	8004190 <HAL_Delay>

	// Caliberate accelerometer (eliminate bias)
	//accel_caliberate();

	// Caliberate gyroscope (eliminate bias)
	gyro_caliberate();
 8001286:	f000 f943 	bl	8001510 <gyro_caliberate>
	HAL_Delay(50);
 800128a:	2032      	movs	r0, #50	; 0x32
 800128c:	f002 ff80 	bl	8004190 <HAL_Delay>

	return 0;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000218 	.word	0x20000218
 80012a0:	20000000 	.word	0x20000000
 80012a4:	20000002 	.word	0x20000002
 80012a8:	2000021c 	.word	0x2000021c
 80012ac:	20000001 	.word	0x20000001
 80012b0:	2000021d 	.word	0x2000021d

080012b4 <read_one_byte>:

uint8_t read_one_byte(uint8_t bank, uint8_t regAddr) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af02      	add	r7, sp, #8
 80012ba:	4603      	mov	r3, r0
 80012bc:	460a      	mov	r2, r1
 80012be:	71fb      	strb	r3, [r7, #7]
 80012c0:	4613      	mov	r3, r2
 80012c2:	71bb      	strb	r3, [r7, #6]

	if (!select_bank(bank)) return 0;
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 f85a 	bl	8001380 <select_bank>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <read_one_byte+0x22>
 80012d2:	2300      	movs	r3, #0
 80012d4:	e020      	b.n	8001318 <read_one_byte+0x64>
	uint8_t buf[1];

	uint8_t reg = regAddr;
 80012d6:	79bb      	ldrb	r3, [r7, #6]
 80012d8:	72fb      	strb	r3, [r7, #11]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, &reg, 1, HAL_MAX_DELAY) == HAL_OK) {
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <read_one_byte+0x6c>)
 80012dc:	6818      	ldr	r0, [r3, #0]
 80012de:	f107 020b 	add.w	r2, r7, #11
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	2301      	movs	r3, #1
 80012ea:	21d0      	movs	r1, #208	; 0xd0
 80012ec:	f003 fc12 	bl	8004b14 <HAL_I2C_Master_Transmit>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10f      	bne.n	8001316 <read_one_byte+0x62>
		if (HAL_I2C_Master_Receive(hi2c1_ptr, IMU_I2C_ADDR, buf, 1, I2C_MAX_DELAY) == HAL_OK) {
 80012f6:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <read_one_byte+0x6c>)
 80012f8:	6818      	ldr	r0, [r3, #0]
 80012fa:	f107 020c 	add.w	r2, r7, #12
 80012fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2301      	movs	r3, #1
 8001306:	21d0      	movs	r1, #208	; 0xd0
 8001308:	f003 fd02 	bl	8004d10 <HAL_I2C_Master_Receive>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d101      	bne.n	8001316 <read_one_byte+0x62>
			return buf[0];
 8001312:	7b3b      	ldrb	r3, [r7, #12]
 8001314:	e000      	b.n	8001318 <read_one_byte+0x64>
		}
	}
	return 0;
 8001316:	2300      	movs	r3, #0
}
 8001318:	4618      	mov	r0, r3
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000218 	.word	0x20000218

08001324 <write_one_byte>:

uint8_t write_one_byte(uint8_t bank, uint8_t regAddr, uint8_t data) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af02      	add	r7, sp, #8
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
 800132e:	460b      	mov	r3, r1
 8001330:	71bb      	strb	r3, [r7, #6]
 8001332:	4613      	mov	r3, r2
 8001334:	717b      	strb	r3, [r7, #5]

	if (!select_bank(bank)) return 0;
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	4618      	mov	r0, r3
 800133a:	f000 f821 	bl	8001380 <select_bank>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d101      	bne.n	8001348 <write_one_byte+0x24>
 8001344:	2300      	movs	r3, #0
 8001346:	e014      	b.n	8001372 <write_one_byte+0x4e>
	uint8_t buf[2];
	buf[0] = regAddr;
 8001348:	79bb      	ldrb	r3, [r7, #6]
 800134a:	733b      	strb	r3, [r7, #12]
	buf[1] = data;
 800134c:	797b      	ldrb	r3, [r7, #5]
 800134e:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, buf, 2, HAL_MAX_DELAY) == HAL_OK) {
 8001350:	4b0a      	ldr	r3, [pc, #40]	; (800137c <write_one_byte+0x58>)
 8001352:	6818      	ldr	r0, [r3, #0]
 8001354:	f107 020c 	add.w	r2, r7, #12
 8001358:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2302      	movs	r3, #2
 8001360:	21d0      	movs	r1, #208	; 0xd0
 8001362:	f003 fbd7 	bl	8004b14 <HAL_I2C_Master_Transmit>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d101      	bne.n	8001370 <write_one_byte+0x4c>
		return 1;
 800136c:	2301      	movs	r3, #1
 800136e:	e000      	b.n	8001372 <write_one_byte+0x4e>
	}
	return 0;
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3710      	adds	r7, #16
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000218 	.word	0x20000218

08001380 <select_bank>:

uint8_t select_bank(uint8_t bank) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af02      	add	r7, sp, #8
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]

	if (bank > 3) return 0;
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	2b03      	cmp	r3, #3
 800138e:	d901      	bls.n	8001394 <select_bank+0x14>
 8001390:	2300      	movs	r3, #0
 8001392:	e020      	b.n	80013d6 <select_bank+0x56>
	if (cur_bank == bank) return 1;
 8001394:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <select_bank+0x60>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	79fa      	ldrb	r2, [r7, #7]
 800139a:	429a      	cmp	r2, r3
 800139c:	d101      	bne.n	80013a2 <select_bank+0x22>
 800139e:	2301      	movs	r3, #1
 80013a0:	e019      	b.n	80013d6 <select_bank+0x56>
	uint8_t buf[2];
	buf[0] = REG_BANK_SEL;
 80013a2:	237f      	movs	r3, #127	; 0x7f
 80013a4:	733b      	strb	r3, [r7, #12]
	buf[1] = bank << 4;
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, buf, 2, HAL_MAX_DELAY) == HAL_OK) {
 80013ae:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <select_bank+0x64>)
 80013b0:	6818      	ldr	r0, [r3, #0]
 80013b2:	f107 020c 	add.w	r2, r7, #12
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2302      	movs	r3, #2
 80013be:	21d0      	movs	r1, #208	; 0xd0
 80013c0:	f003 fba8 	bl	8004b14 <HAL_I2C_Master_Transmit>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d104      	bne.n	80013d4 <select_bank+0x54>
		cur_bank = bank;
 80013ca:	4a05      	ldr	r2, [pc, #20]	; (80013e0 <select_bank+0x60>)
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	7013      	strb	r3, [r2, #0]
		return 1;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e000      	b.n	80013d6 <select_bank+0x56>
	}
	return 0;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000000 	.word	0x20000000
 80013e4:	20000218 	.word	0x20000218

080013e8 <get_cur_bank>:

uint8_t get_cur_bank() {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af02      	add	r7, sp, #8
	uint8_t buf[1];

	uint8_t reg = REG_BANK_SEL;
 80013ee:	237f      	movs	r3, #127	; 0x7f
 80013f0:	70fb      	strb	r3, [r7, #3]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, &reg, 1, HAL_MAX_DELAY) == HAL_OK) {
 80013f2:	4b13      	ldr	r3, [pc, #76]	; (8001440 <get_cur_bank+0x58>)
 80013f4:	6818      	ldr	r0, [r3, #0]
 80013f6:	1cfa      	adds	r2, r7, #3
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	21d0      	movs	r1, #208	; 0xd0
 8001402:	f003 fb87 	bl	8004b14 <HAL_I2C_Master_Transmit>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d113      	bne.n	8001434 <get_cur_bank+0x4c>
		if (HAL_I2C_Master_Receive(hi2c1_ptr, IMU_I2C_ADDR, buf, 1, HAL_MAX_DELAY) == HAL_OK) {
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <get_cur_bank+0x58>)
 800140e:	6818      	ldr	r0, [r3, #0]
 8001410:	1d3a      	adds	r2, r7, #4
 8001412:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	2301      	movs	r3, #1
 800141a:	21d0      	movs	r1, #208	; 0xd0
 800141c:	f003 fc78 	bl	8004d10 <HAL_I2C_Master_Receive>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d106      	bne.n	8001434 <get_cur_bank+0x4c>
			return (buf[0] >> 4) & 0x3;
 8001426:	793b      	ldrb	r3, [r7, #4]
 8001428:	091b      	lsrs	r3, r3, #4
 800142a:	b2db      	uxtb	r3, r3
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	b2db      	uxtb	r3, r3
 8001432:	e000      	b.n	8001436 <get_cur_bank+0x4e>
		}
	}
	return 4;
 8001434:	2304      	movs	r3, #4
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000218 	.word	0x20000218

08001444 <read_raw_gyro_x>:
	write_one_byte(1, B1_YA_OFFS_L, accel_bias_y_l);
	write_one_byte(1, B1_ZA_OFFS_H, accel_bias_z_h);
	write_one_byte(1, B1_ZA_OFFS_L, accel_bias_z_l);
}

int16_t read_raw_gyro_x() {
 8001444:	b590      	push	{r4, r7, lr}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_GYRO_XOUT_H) << 8) | read_one_byte(0, B0_GYRO_XOUT_L));
 800144a:	2133      	movs	r1, #51	; 0x33
 800144c:	2000      	movs	r0, #0
 800144e:	f7ff ff31 	bl	80012b4 <read_one_byte>
 8001452:	4603      	mov	r3, r0
 8001454:	021b      	lsls	r3, r3, #8
 8001456:	b21c      	sxth	r4, r3
 8001458:	2134      	movs	r1, #52	; 0x34
 800145a:	2000      	movs	r0, #0
 800145c:	f7ff ff2a 	bl	80012b4 <read_one_byte>
 8001460:	4603      	mov	r3, r0
 8001462:	b21b      	sxth	r3, r3
 8001464:	4323      	orrs	r3, r4
 8001466:	80fb      	strh	r3, [r7, #6]
	return raw;
 8001468:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	bd90      	pop	{r4, r7, pc}

08001474 <read_raw_gyro_y>:
	int16_t raw = read_raw_gyro_x();
	float result = (float)raw / GYRO_SENSITIVITY_SCALE;
	return result;
}

int16_t read_raw_gyro_y() {
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_GYRO_YOUT_H) << 8) | read_one_byte(0, B0_GYRO_YOUT_L));
 800147a:	2135      	movs	r1, #53	; 0x35
 800147c:	2000      	movs	r0, #0
 800147e:	f7ff ff19 	bl	80012b4 <read_one_byte>
 8001482:	4603      	mov	r3, r0
 8001484:	021b      	lsls	r3, r3, #8
 8001486:	b21c      	sxth	r4, r3
 8001488:	2136      	movs	r1, #54	; 0x36
 800148a:	2000      	movs	r0, #0
 800148c:	f7ff ff12 	bl	80012b4 <read_one_byte>
 8001490:	4603      	mov	r3, r0
 8001492:	b21b      	sxth	r3, r3
 8001494:	4323      	orrs	r3, r4
 8001496:	80fb      	strh	r3, [r7, #6]
	return raw;
 8001498:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800149c:	4618      	mov	r0, r3
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd90      	pop	{r4, r7, pc}

080014a4 <read_raw_gyro_z>:
	int16_t raw = read_raw_gyro_y();
	float result = (float)raw / GYRO_SENSITIVITY_SCALE;
	return result;
}

int16_t read_raw_gyro_z() {
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_GYRO_ZOUT_H) << 8) | read_one_byte(0, B0_GYRO_ZOUT_L));
 80014aa:	2137      	movs	r1, #55	; 0x37
 80014ac:	2000      	movs	r0, #0
 80014ae:	f7ff ff01 	bl	80012b4 <read_one_byte>
 80014b2:	4603      	mov	r3, r0
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	b21c      	sxth	r4, r3
 80014b8:	2138      	movs	r1, #56	; 0x38
 80014ba:	2000      	movs	r0, #0
 80014bc:	f7ff fefa 	bl	80012b4 <read_one_byte>
 80014c0:	4603      	mov	r3, r0
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	4323      	orrs	r3, r4
 80014c6:	80fb      	strh	r3, [r7, #6]
	return raw;
 80014c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd90      	pop	{r4, r7, pc}

080014d4 <read_gyro_z>:

float read_gyro_z() {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
	int16_t raw = read_raw_gyro_z();
 80014da:	f7ff ffe3 	bl	80014a4 <read_raw_gyro_z>
 80014de:	4603      	mov	r3, r0
 80014e0:	80fb      	strh	r3, [r7, #6]
	float result = (float)raw / GYRO_SENSITIVITY_SCALE;
 80014e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014e6:	ee07 3a90 	vmov	s15, r3
 80014ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ee:	eddf 6a07 	vldr	s13, [pc, #28]	; 800150c <read_gyro_z+0x38>
 80014f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014f6:	edc7 7a00 	vstr	s15, [r7]
	return result;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	ee07 3a90 	vmov	s15, r3
}
 8001500:	eeb0 0a67 	vmov.f32	s0, s15
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	43030000 	.word	0x43030000

08001510 <gyro_caliberate>:
	gyro->x = read_gyro_x();
	gyro->y = read_gyro_y();
	gyro->z = read_gyro_z();
}

void gyro_caliberate() {
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
	int32_t gyro_bias_x = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
	int32_t gyro_bias_y = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
	int32_t gyro_bias_z = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 100; i++) {
 8001522:	2300      	movs	r3, #0
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	e017      	b.n	8001558 <gyro_caliberate+0x48>
		gyro_bias_x += read_raw_gyro_x();
 8001528:	f7ff ff8c 	bl	8001444 <read_raw_gyro_x>
 800152c:	4603      	mov	r3, r0
 800152e:	461a      	mov	r2, r3
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	4413      	add	r3, r2
 8001534:	617b      	str	r3, [r7, #20]
		gyro_bias_y += read_raw_gyro_y();
 8001536:	f7ff ff9d 	bl	8001474 <read_raw_gyro_y>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	4413      	add	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
		gyro_bias_z += read_raw_gyro_z();
 8001544:	f7ff ffae 	bl	80014a4 <read_raw_gyro_z>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 100; i++) {
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	3301      	adds	r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	2b63      	cmp	r3, #99	; 0x63
 800155c:	dde4      	ble.n	8001528 <gyro_caliberate+0x18>
	}
	gyro_bias_x /= 100;
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	4a31      	ldr	r2, [pc, #196]	; (8001628 <gyro_caliberate+0x118>)
 8001562:	fb82 1203 	smull	r1, r2, r2, r3
 8001566:	1152      	asrs	r2, r2, #5
 8001568:	17db      	asrs	r3, r3, #31
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	617b      	str	r3, [r7, #20]
	gyro_bias_y /= 100;
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	4a2d      	ldr	r2, [pc, #180]	; (8001628 <gyro_caliberate+0x118>)
 8001572:	fb82 1203 	smull	r1, r2, r2, r3
 8001576:	1152      	asrs	r2, r2, #5
 8001578:	17db      	asrs	r3, r3, #31
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	613b      	str	r3, [r7, #16]
	gyro_bias_z /= 100;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	4a29      	ldr	r2, [pc, #164]	; (8001628 <gyro_caliberate+0x118>)
 8001582:	fb82 1203 	smull	r1, r2, r2, r3
 8001586:	1152      	asrs	r2, r2, #5
 8001588:	17db      	asrs	r3, r3, #31
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	60fb      	str	r3, [r7, #12]
	// Step size for offset register: 0.0305 dps/LSB; Offset = Measurement / 4;
	gyro_bias_x = -gyro_bias_x / 4;
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	425b      	negs	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	da00      	bge.n	8001598 <gyro_caliberate+0x88>
 8001596:	3303      	adds	r3, #3
 8001598:	109b      	asrs	r3, r3, #2
 800159a:	617b      	str	r3, [r7, #20]
	gyro_bias_y = -gyro_bias_y / 4;
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	425b      	negs	r3, r3
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	da00      	bge.n	80015a6 <gyro_caliberate+0x96>
 80015a4:	3303      	adds	r3, #3
 80015a6:	109b      	asrs	r3, r3, #2
 80015a8:	613b      	str	r3, [r7, #16]
	gyro_bias_z = -gyro_bias_z / 4;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	425b      	negs	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	da00      	bge.n	80015b4 <gyro_caliberate+0xa4>
 80015b2:	3303      	adds	r3, #3
 80015b4:	109b      	asrs	r3, r3, #2
 80015b6:	60fb      	str	r3, [r7, #12]
	/*gyro_bias_x = -gyro_bias_x * 2;
	gyro_bias_y = -gyro_bias_y * 2;
	gyro_bias_z = -gyro_bias_z * 2;*/
	// Separate gyro_bias into 2 parts: [15:8] and [7:0]
	uint8_t gyro_bias_x_h = (uint8_t)(gyro_bias_x >> 8);
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	121b      	asrs	r3, r3, #8
 80015bc:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_bias_x_l = (uint8_t)gyro_bias_x;
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	71bb      	strb	r3, [r7, #6]
	uint8_t gyro_bias_y_h = (uint8_t)(gyro_bias_y >> 8);
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	121b      	asrs	r3, r3, #8
 80015c6:	717b      	strb	r3, [r7, #5]
	uint8_t gyro_bias_y_l = (uint8_t)gyro_bias_y;
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	713b      	strb	r3, [r7, #4]
	uint8_t gyro_bias_z_h = (uint8_t)(gyro_bias_z >> 8);
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	121b      	asrs	r3, r3, #8
 80015d0:	70fb      	strb	r3, [r7, #3]
	uint8_t gyro_bias_z_l = (uint8_t)gyro_bias_z;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	70bb      	strb	r3, [r7, #2]
	// Write to registers
	write_one_byte(2, B2_XG_OFFS_USRH, gyro_bias_x_h);
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	461a      	mov	r2, r3
 80015da:	2103      	movs	r1, #3
 80015dc:	2002      	movs	r0, #2
 80015de:	f7ff fea1 	bl	8001324 <write_one_byte>
	write_one_byte(2, B2_XG_OFFS_USRL, gyro_bias_x_l);
 80015e2:	79bb      	ldrb	r3, [r7, #6]
 80015e4:	461a      	mov	r2, r3
 80015e6:	2104      	movs	r1, #4
 80015e8:	2002      	movs	r0, #2
 80015ea:	f7ff fe9b 	bl	8001324 <write_one_byte>
	write_one_byte(2, B2_YG_OFFS_USRH, gyro_bias_y_h);
 80015ee:	797b      	ldrb	r3, [r7, #5]
 80015f0:	461a      	mov	r2, r3
 80015f2:	2105      	movs	r1, #5
 80015f4:	2002      	movs	r0, #2
 80015f6:	f7ff fe95 	bl	8001324 <write_one_byte>
	write_one_byte(2, B2_YG_OFFS_USRL, gyro_bias_y_l);
 80015fa:	793b      	ldrb	r3, [r7, #4]
 80015fc:	461a      	mov	r2, r3
 80015fe:	2106      	movs	r1, #6
 8001600:	2002      	movs	r0, #2
 8001602:	f7ff fe8f 	bl	8001324 <write_one_byte>
	write_one_byte(2, B2_ZG_OFFS_USRH, gyro_bias_z_h);
 8001606:	78fb      	ldrb	r3, [r7, #3]
 8001608:	461a      	mov	r2, r3
 800160a:	2107      	movs	r1, #7
 800160c:	2002      	movs	r0, #2
 800160e:	f7ff fe89 	bl	8001324 <write_one_byte>
	write_one_byte(2, B2_ZG_OFFS_USRL, gyro_bias_z_l);
 8001612:	78bb      	ldrb	r3, [r7, #2]
 8001614:	461a      	mov	r2, r3
 8001616:	2108      	movs	r1, #8
 8001618:	2002      	movs	r0, #2
 800161a:	f7ff fe83 	bl	8001324 <write_one_byte>
}
 800161e:	bf00      	nop
 8001620:	3718      	adds	r7, #24
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	51eb851f 	.word	0x51eb851f

0800162c <calcOri>:

float calcOri(uint32_t* lastSampleTime, float lastSampleOri) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	ed87 0a00 	vstr	s0, [r7]
	float angular_speed = 0;
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
	angular_speed += read_gyro_z();
 800163e:	f7ff ff49 	bl	80014d4 <read_gyro_z>
 8001642:	eeb0 7a40 	vmov.f32	s14, s0
 8001646:	edd7 7a05 	vldr	s15, [r7, #20]
 800164a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800164e:	edc7 7a05 	vstr	s15, [r7, #20]
	if (abs(angular_speed) < MIN_ANG_SPD)
 8001652:	edd7 7a05 	vldr	s15, [r7, #20]
 8001656:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800165a:	ee17 3a90 	vmov	r3, s15
 800165e:	2b00      	cmp	r3, #0
 8001660:	bfb8      	it	lt
 8001662:	425b      	neglt	r3, r3
 8001664:	ee07 3a90 	vmov	s15, r3
 8001668:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800166c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001670:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001678:	d502      	bpl.n	8001680 <calcOri+0x54>
		angular_speed = 0;
 800167a:	f04f 0300 	mov.w	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
	uint32_t curTime = HAL_GetTick();
 8001680:	f002 fd7a 	bl	8004178 <HAL_GetTick>
 8001684:	60f8      	str	r0, [r7, #12]
	uint16_t dt = curTime - (*lastSampleTime);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	b29a      	uxth	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	b29b      	uxth	r3, r3
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	817b      	strh	r3, [r7, #10]
	*lastSampleTime = curTime;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	601a      	str	r2, [r3, #0]
	float result = lastSampleOri + angular_speed * dt / 1000;
 800169a:	897b      	ldrh	r3, [r7, #10]
 800169c:	ee07 3a90 	vmov	s15, r3
 80016a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80016a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016ac:	eddf 6a19 	vldr	s13, [pc, #100]	; 8001714 <calcOri+0xe8>
 80016b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b4:	ed97 7a00 	vldr	s14, [r7]
 80016b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016bc:	edc7 7a04 	vstr	s15, [r7, #16]
	while (result >= 360)
 80016c0:	e007      	b.n	80016d2 <calcOri+0xa6>
		result -= 360;
 80016c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80016c6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001718 <calcOri+0xec>
 80016ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016ce:	edc7 7a04 	vstr	s15, [r7, #16]
	while (result >= 360)
 80016d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80016d6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001718 <calcOri+0xec>
 80016da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e2:	daee      	bge.n	80016c2 <calcOri+0x96>
	while (result < 0)
 80016e4:	e007      	b.n	80016f6 <calcOri+0xca>
		result += 360;
 80016e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80016ea:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001718 <calcOri+0xec>
 80016ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016f2:	edc7 7a04 	vstr	s15, [r7, #16]
	while (result < 0)
 80016f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80016fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001702:	d4f0      	bmi.n	80016e6 <calcOri+0xba>
	return result;
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	ee07 3a90 	vmov	s15, r3
}
 800170a:	eeb0 0a67 	vmov.f32	s0, s15
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	447a0000 	.word	0x447a0000
 8001718:	43b40000 	.word	0x43b40000

0800171c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001722:	f002 fcc3 	bl	80040ac <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001726:	f000 f8bd 	bl	80018a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172a:	f000 fbe5 	bl	8001ef8 <MX_GPIO_Init>
  MX_TIM8_Init();
 800172e:	f000 fae5 	bl	8001cfc <MX_TIM8_Init>
  MX_I2C1_Init();
 8001732:	f000 f915 	bl	8001960 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001736:	f000 fa03 	bl	8001b40 <MX_TIM2_Init>
  MX_TIM3_Init();
 800173a:	f000 fa55 	bl	8001be8 <MX_TIM3_Init>
  MX_TIM1_Init();
 800173e:	f000 f93d 	bl	80019bc <MX_TIM1_Init>
  MX_TIM6_Init();
 8001742:	f000 faa5 	bl	8001c90 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8001746:	f000 fbad 	bl	8001ea4 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800174a:	f000 fb81 	bl	8001e50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 800174e:	f001 ffa3 	bl	8003698 <OLED_Init>
  uint8_t imuerr = imu_init(&hi2c1);
 8001752:	4834      	ldr	r0, [pc, #208]	; (8001824 <main+0x108>)
 8001754:	f7ff fd2e 	bl	80011b4 <imu_init>
 8001758:	4603      	mov	r3, r0
 800175a:	71fb      	strb	r3, [r7, #7]
  if (imuerr != 0) {
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d00e      	beq.n	8001780 <main+0x64>
	  OLED_Clear();
 8001762:	f001 fe75 	bl	8003450 <OLED_Clear>
		sprintf(oledbuf, "Imu err: %d", imuerr);
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	461a      	mov	r2, r3
 800176a:	492f      	ldr	r1, [pc, #188]	; (8001828 <main+0x10c>)
 800176c:	482f      	ldr	r0, [pc, #188]	; (800182c <main+0x110>)
 800176e:	f00a fc13 	bl	800bf98 <siprintf>
		OLED_ShowString(10, 15, &oledbuf[0]);
 8001772:	4a2e      	ldr	r2, [pc, #184]	; (800182c <main+0x110>)
 8001774:	210f      	movs	r1, #15
 8001776:	200a      	movs	r0, #10
 8001778:	f001 ff5c 	bl	8003634 <OLED_ShowString>
		OLED_Refresh_Gram();
 800177c:	f001 fde6 	bl	800334c <OLED_Refresh_Gram>
  }
  comm_init(&huart3, &curInst, &cpltErr);
 8001780:	4a2b      	ldr	r2, [pc, #172]	; (8001830 <main+0x114>)
 8001782:	492c      	ldr	r1, [pc, #176]	; (8001834 <main+0x118>)
 8001784:	482c      	ldr	r0, [pc, #176]	; (8001838 <main+0x11c>)
 8001786:	f7ff fbdd 	bl	8000f44 <comm_init>
  HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_SET);
 800178a:	2201      	movs	r2, #1
 800178c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001790:	482a      	ldr	r0, [pc, #168]	; (800183c <main+0x120>)
 8001792:	f003 f861 	bl	8004858 <HAL_GPIO_WritePin>
  HAL_UART_Receive_IT(&huart3, (uint8_t*) buf, UART_PACKET_SIZE);
 8001796:	2204      	movs	r2, #4
 8001798:	4929      	ldr	r1, [pc, #164]	; (8001840 <main+0x124>)
 800179a:	4827      	ldr	r0, [pc, #156]	; (8001838 <main+0x11c>)
 800179c:	f006 f8fb 	bl	8007996 <HAL_UART_Receive_IT>
  mtr_init(&htim8, &htim2, &htim3, &mtrA, &mtrB, &mtrAPID, &mtrBPID, &backupObj, &orientation, &ori_semaphoreHandle);
 80017a0:	4b28      	ldr	r3, [pc, #160]	; (8001844 <main+0x128>)
 80017a2:	9305      	str	r3, [sp, #20]
 80017a4:	4b28      	ldr	r3, [pc, #160]	; (8001848 <main+0x12c>)
 80017a6:	9304      	str	r3, [sp, #16]
 80017a8:	4b28      	ldr	r3, [pc, #160]	; (800184c <main+0x130>)
 80017aa:	9303      	str	r3, [sp, #12]
 80017ac:	4b28      	ldr	r3, [pc, #160]	; (8001850 <main+0x134>)
 80017ae:	9302      	str	r3, [sp, #8]
 80017b0:	4b28      	ldr	r3, [pc, #160]	; (8001854 <main+0x138>)
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	4b28      	ldr	r3, [pc, #160]	; (8001858 <main+0x13c>)
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	4b28      	ldr	r3, [pc, #160]	; (800185c <main+0x140>)
 80017ba:	4a29      	ldr	r2, [pc, #164]	; (8001860 <main+0x144>)
 80017bc:	4929      	ldr	r1, [pc, #164]	; (8001864 <main+0x148>)
 80017be:	482a      	ldr	r0, [pc, #168]	; (8001868 <main+0x14c>)
 80017c0:	f000 fdd2 	bl	8002368 <mtr_init>
  servoInit(&htim1);
 80017c4:	4829      	ldr	r0, [pc, #164]	; (800186c <main+0x150>)
 80017c6:	f002 f861 	bl	800388c <servoInit>
  //HAL_UART_Receive_IT(&huart1, (uint8_t*) buf, UART_PACKET_SIZE);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017ca:	f007 f8b1 	bl	8008930 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of ori_semaphore */
  ori_semaphoreHandle = osSemaphoreNew(1, 1, &ori_semaphore_attributes);
 80017ce:	4a28      	ldr	r2, [pc, #160]	; (8001870 <main+0x154>)
 80017d0:	2101      	movs	r1, #1
 80017d2:	2001      	movs	r0, #1
 80017d4:	f007 f9a3 	bl	8008b1e <osSemaphoreNew>
 80017d8:	4603      	mov	r3, r0
 80017da:	4a1a      	ldr	r2, [pc, #104]	; (8001844 <main+0x128>)
 80017dc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80017de:	4a25      	ldr	r2, [pc, #148]	; (8001874 <main+0x158>)
 80017e0:	2100      	movs	r1, #0
 80017e2:	4825      	ldr	r0, [pc, #148]	; (8001878 <main+0x15c>)
 80017e4:	f007 f8ee 	bl	80089c4 <osThreadNew>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4a24      	ldr	r2, [pc, #144]	; (800187c <main+0x160>)
 80017ec:	6013      	str	r3, [r2, #0]

  /* creation of motorServo */
  motorServoHandle = osThreadNew(StartMotorServo, NULL, &motorServo_attributes);
 80017ee:	4a24      	ldr	r2, [pc, #144]	; (8001880 <main+0x164>)
 80017f0:	2100      	movs	r1, #0
 80017f2:	4824      	ldr	r0, [pc, #144]	; (8001884 <main+0x168>)
 80017f4:	f007 f8e6 	bl	80089c4 <osThreadNew>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4a23      	ldr	r2, [pc, #140]	; (8001888 <main+0x16c>)
 80017fc:	6013      	str	r3, [r2, #0]

  /* creation of imu */
  imuHandle = osThreadNew(StartIMU, NULL, &imu_attributes);
 80017fe:	4a23      	ldr	r2, [pc, #140]	; (800188c <main+0x170>)
 8001800:	2100      	movs	r1, #0
 8001802:	4823      	ldr	r0, [pc, #140]	; (8001890 <main+0x174>)
 8001804:	f007 f8de 	bl	80089c4 <osThreadNew>
 8001808:	4603      	mov	r3, r0
 800180a:	4a22      	ldr	r2, [pc, #136]	; (8001894 <main+0x178>)
 800180c:	6013      	str	r3, [r2, #0]

  /* creation of uart */
  uartHandle = osThreadNew(StartUART, NULL, &uart_attributes);
 800180e:	4a22      	ldr	r2, [pc, #136]	; (8001898 <main+0x17c>)
 8001810:	2100      	movs	r1, #0
 8001812:	4822      	ldr	r0, [pc, #136]	; (800189c <main+0x180>)
 8001814:	f007 f8d6 	bl	80089c4 <osThreadNew>
 8001818:	4603      	mov	r3, r0
 800181a:	4a21      	ldr	r2, [pc, #132]	; (80018a0 <main+0x184>)
 800181c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800181e:	f007 f8ab 	bl	8008978 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001822:	e7fe      	b.n	8001822 <main+0x106>
 8001824:	20000220 	.word	0x20000220
 8001828:	0800f54c 	.word	0x0800f54c
 800182c:	2000048c 	.word	0x2000048c
 8001830:	200004b8 	.word	0x200004b8
 8001834:	200004b4 	.word	0x200004b4
 8001838:	20000420 	.word	0x20000420
 800183c:	40021000 	.word	0x40021000
 8001840:	200004a0 	.word	0x200004a0
 8001844:	20000474 	.word	0x20000474
 8001848:	20000478 	.word	0x20000478
 800184c:	20000510 	.word	0x20000510
 8001850:	200004f0 	.word	0x200004f0
 8001854:	200004d0 	.word	0x200004d0
 8001858:	200004c8 	.word	0x200004c8
 800185c:	200004c0 	.word	0x200004c0
 8001860:	20000304 	.word	0x20000304
 8001864:	200002bc 	.word	0x200002bc
 8001868:	20000394 	.word	0x20000394
 800186c:	20000274 	.word	0x20000274
 8001870:	0800f610 	.word	0x0800f610
 8001874:	0800f580 	.word	0x0800f580
 8001878:	080020d9 	.word	0x080020d9
 800187c:	20000464 	.word	0x20000464
 8001880:	0800f5a4 	.word	0x0800f5a4
 8001884:	080020ed 	.word	0x080020ed
 8001888:	20000468 	.word	0x20000468
 800188c:	0800f5c8 	.word	0x0800f5c8
 8001890:	080022a5 	.word	0x080022a5
 8001894:	2000046c 	.word	0x2000046c
 8001898:	0800f5ec 	.word	0x0800f5ec
 800189c:	080022e9 	.word	0x080022e9
 80018a0:	20000470 	.word	0x20000470

080018a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b094      	sub	sp, #80	; 0x50
 80018a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018aa:	f107 0320 	add.w	r3, r7, #32
 80018ae:	2230      	movs	r2, #48	; 0x30
 80018b0:	2100      	movs	r1, #0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f00a fc52 	bl	800c15c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b8:	f107 030c 	add.w	r3, r7, #12
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	4b22      	ldr	r3, [pc, #136]	; (8001958 <SystemClock_Config+0xb4>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d0:	4a21      	ldr	r2, [pc, #132]	; (8001958 <SystemClock_Config+0xb4>)
 80018d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d6:	6413      	str	r3, [r2, #64]	; 0x40
 80018d8:	4b1f      	ldr	r3, [pc, #124]	; (8001958 <SystemClock_Config+0xb4>)
 80018da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018e4:	2300      	movs	r3, #0
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	4b1c      	ldr	r3, [pc, #112]	; (800195c <SystemClock_Config+0xb8>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a1b      	ldr	r2, [pc, #108]	; (800195c <SystemClock_Config+0xb8>)
 80018ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f2:	6013      	str	r3, [r2, #0]
 80018f4:	4b19      	ldr	r3, [pc, #100]	; (800195c <SystemClock_Config+0xb8>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001900:	2302      	movs	r3, #2
 8001902:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001904:	2301      	movs	r3, #1
 8001906:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001908:	2310      	movs	r3, #16
 800190a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800190c:	2300      	movs	r3, #0
 800190e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001910:	f107 0320 	add.w	r3, r7, #32
 8001914:	4618      	mov	r0, r3
 8001916:	f003 ff77 	bl	8005808 <HAL_RCC_OscConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001920:	f000 fd1c 	bl	800235c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001924:	230f      	movs	r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001928:	2300      	movs	r3, #0
 800192a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001930:	2300      	movs	r3, #0
 8001932:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001938:	f107 030c 	add.w	r3, r7, #12
 800193c:	2100      	movs	r1, #0
 800193e:	4618      	mov	r0, r3
 8001940:	f004 f9da 	bl	8005cf8 <HAL_RCC_ClockConfig>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800194a:	f000 fd07 	bl	800235c <Error_Handler>
  }
}
 800194e:	bf00      	nop
 8001950:	3750      	adds	r7, #80	; 0x50
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800
 800195c:	40007000 	.word	0x40007000

08001960 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001964:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001966:	4a13      	ldr	r2, [pc, #76]	; (80019b4 <MX_I2C1_Init+0x54>)
 8001968:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800196a:	4b11      	ldr	r3, [pc, #68]	; (80019b0 <MX_I2C1_Init+0x50>)
 800196c:	4a12      	ldr	r2, [pc, #72]	; (80019b8 <MX_I2C1_Init+0x58>)
 800196e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001970:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001976:	4b0e      	ldr	r3, [pc, #56]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800197c:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <MX_I2C1_Init+0x50>)
 800197e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001982:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001984:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001986:	2200      	movs	r2, #0
 8001988:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <MX_I2C1_Init+0x50>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001998:	2200      	movs	r2, #0
 800199a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800199c:	4804      	ldr	r0, [pc, #16]	; (80019b0 <MX_I2C1_Init+0x50>)
 800199e:	f002 ff75 	bl	800488c <HAL_I2C_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019a8:	f000 fcd8 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000220 	.word	0x20000220
 80019b4:	40005400 	.word	0x40005400
 80019b8:	000186a0 	.word	0x000186a0

080019bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b09a      	sub	sp, #104	; 0x68
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
 80019f8:	615a      	str	r2, [r3, #20]
 80019fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	2220      	movs	r2, #32
 8001a00:	2100      	movs	r1, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f00a fbaa 	bl	800c15c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a08:	4b4b      	ldr	r3, [pc, #300]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a0a:	4a4c      	ldr	r2, [pc, #304]	; (8001b3c <MX_TIM1_Init+0x180>)
 8001a0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8001a0e:	4b4a      	ldr	r3, [pc, #296]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a10:	220f      	movs	r2, #15
 8001a12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a14:	4b48      	ldr	r3, [pc, #288]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001a1a:	4b47      	ldr	r3, [pc, #284]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a1c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001a20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a22:	4b45      	ldr	r3, [pc, #276]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a28:	4b43      	ldr	r3, [pc, #268]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a2e:	4b42      	ldr	r3, [pc, #264]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a30:	2280      	movs	r2, #128	; 0x80
 8001a32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a34:	4840      	ldr	r0, [pc, #256]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a36:	f004 fb3f 	bl	80060b8 <HAL_TIM_Base_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001a40:	f000 fc8c 	bl	800235c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a48:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a4a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4839      	ldr	r0, [pc, #228]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a52:	f005 f8b5 	bl	8006bc0 <HAL_TIM_ConfigClockSource>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001a5c:	f000 fc7e 	bl	800235c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001a60:	4835      	ldr	r0, [pc, #212]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a62:	f004 fc99 	bl	8006398 <HAL_TIM_IC_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001a6c:	f000 fc76 	bl	800235c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a70:	4831      	ldr	r0, [pc, #196]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a72:	f004 fb70 	bl	8006156 <HAL_TIM_PWM_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001a7c:	f000 fc6e 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a80:	2300      	movs	r3, #0
 8001a82:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a84:	2300      	movs	r3, #0
 8001a86:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a88:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	482a      	ldr	r0, [pc, #168]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001a90:	f005 fdc0 	bl	8007614 <HAL_TIMEx_MasterConfigSynchronization>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 8001a9a:	f000 fc5f 	bl	800235c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001a9e:	230a      	movs	r3, #10
 8001aa0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICFilter = 0;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001aae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4820      	ldr	r0, [pc, #128]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001ab8:	f004 ff23 	bl	8006902 <HAL_TIM_IC_ConfigChannel>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8001ac2:	f000 fc4b 	bl	800235c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ac6:	2360      	movs	r3, #96	; 0x60
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ade:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4814      	ldr	r0, [pc, #80]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001ae8:	f004 ffa8 	bl	8006a3c <HAL_TIM_PWM_ConfigChannel>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8001af2:	f000 fc33 	bl	800235c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b0e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	4619      	mov	r1, r3
 8001b18:	4807      	ldr	r0, [pc, #28]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001b1a:	f005 fdf7 	bl	800770c <HAL_TIMEx_ConfigBreakDeadTime>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM1_Init+0x16c>
  {
    Error_Handler();
 8001b24:	f000 fc1a 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b28:	4803      	ldr	r0, [pc, #12]	; (8001b38 <MX_TIM1_Init+0x17c>)
 8001b2a:	f002 f89d 	bl	8003c68 <HAL_TIM_MspPostInit>

}
 8001b2e:	bf00      	nop
 8001b30:	3768      	adds	r7, #104	; 0x68
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000274 	.word	0x20000274
 8001b3c:	40010000 	.word	0x40010000

08001b40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	; 0x30
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b46:	f107 030c 	add.w	r3, r7, #12
 8001b4a:	2224      	movs	r2, #36	; 0x24
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f00a fb04 	bl	800c15c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b5c:	4b21      	ldr	r3, [pc, #132]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001b5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b64:	4b1f      	ldr	r3, [pc, #124]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b70:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b76:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b78:	4b1a      	ldr	r3, [pc, #104]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7e:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b84:	2303      	movs	r3, #3
 8001b86:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001b94:	230a      	movs	r3, #10
 8001b96:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001ba4:	230a      	movs	r3, #10
 8001ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ba8:	f107 030c 	add.w	r3, r7, #12
 8001bac:	4619      	mov	r1, r3
 8001bae:	480d      	ldr	r0, [pc, #52]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001bb0:	f004 fc4b 	bl	800644a <HAL_TIM_Encoder_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001bba:	f000 fbcf 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4806      	ldr	r0, [pc, #24]	; (8001be4 <MX_TIM2_Init+0xa4>)
 8001bcc:	f005 fd22 	bl	8007614 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001bd6:	f000 fbc1 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	3730      	adds	r7, #48	; 0x30
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	200002bc 	.word	0x200002bc

08001be8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08c      	sub	sp, #48	; 0x30
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bee:	f107 030c 	add.w	r3, r7, #12
 8001bf2:	2224      	movs	r2, #36	; 0x24
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f00a fab0 	bl	800c15c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c04:	4b20      	ldr	r3, [pc, #128]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c06:	4a21      	ldr	r2, [pc, #132]	; (8001c8c <MX_TIM3_Init+0xa4>)
 8001c08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c0a:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c10:	4b1d      	ldr	r3, [pc, #116]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c16:	4b1c      	ldr	r3, [pc, #112]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1e:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c24:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c32:	2301      	movs	r3, #1
 8001c34:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001c3a:	230a      	movs	r3, #10
 8001c3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c42:	2301      	movs	r3, #1
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001c4a:	230a      	movs	r3, #10
 8001c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c4e:	f107 030c 	add.w	r3, r7, #12
 8001c52:	4619      	mov	r1, r3
 8001c54:	480c      	ldr	r0, [pc, #48]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c56:	f004 fbf8 	bl	800644a <HAL_TIM_Encoder_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c60:	f000 fb7c 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c64:	2300      	movs	r3, #0
 8001c66:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c6c:	1d3b      	adds	r3, r7, #4
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_TIM3_Init+0xa0>)
 8001c72:	f005 fccf 	bl	8007614 <HAL_TIMEx_MasterConfigSynchronization>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c7c:	f000 fb6e 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c80:	bf00      	nop
 8001c82:	3730      	adds	r7, #48	; 0x30
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000304 	.word	0x20000304
 8001c8c:	40000400 	.word	0x40000400

08001c90 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c96:	463b      	mov	r3, r7
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c9e:	4b15      	ldr	r3, [pc, #84]	; (8001cf4 <MX_TIM6_Init+0x64>)
 8001ca0:	4a15      	ldr	r2, [pc, #84]	; (8001cf8 <MX_TIM6_Init+0x68>)
 8001ca2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15;
 8001ca4:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <MX_TIM6_Init+0x64>)
 8001ca6:	220f      	movs	r2, #15
 8001ca8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001caa:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <MX_TIM6_Init+0x64>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001cb0:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <MX_TIM6_Init+0x64>)
 8001cb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cb6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <MX_TIM6_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001cbe:	480d      	ldr	r0, [pc, #52]	; (8001cf4 <MX_TIM6_Init+0x64>)
 8001cc0:	f004 f9fa 	bl	80060b8 <HAL_TIM_Base_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001cca:	f000 fb47 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001cd6:	463b      	mov	r3, r7
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4806      	ldr	r0, [pc, #24]	; (8001cf4 <MX_TIM6_Init+0x64>)
 8001cdc:	f005 fc9a 	bl	8007614 <HAL_TIMEx_MasterConfigSynchronization>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001ce6:	f000 fb39 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	2000034c 	.word	0x2000034c
 8001cf8:	40001000 	.word	0x40001000

08001cfc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b096      	sub	sp, #88	; 0x58
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d02:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d10:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
 8001d28:	611a      	str	r2, [r3, #16]
 8001d2a:	615a      	str	r2, [r3, #20]
 8001d2c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	2220      	movs	r2, #32
 8001d32:	2100      	movs	r1, #0
 8001d34:	4618      	mov	r0, r3
 8001d36:	f00a fa11 	bl	800c15c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d3a:	4b43      	ldr	r3, [pc, #268]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d3c:	4a43      	ldr	r2, [pc, #268]	; (8001e4c <MX_TIM8_Init+0x150>)
 8001d3e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001d40:	4b41      	ldr	r3, [pc, #260]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d46:	4b40      	ldr	r3, [pc, #256]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8001d4c:	4b3e      	ldr	r3, [pc, #248]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d4e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001d52:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d54:	4b3c      	ldr	r3, [pc, #240]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d5a:	4b3b      	ldr	r3, [pc, #236]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d60:	4b39      	ldr	r3, [pc, #228]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001d66:	4838      	ldr	r0, [pc, #224]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d68:	f004 f9a6 	bl	80060b8 <HAL_TIM_Base_Init>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001d72:	f000 faf3 	bl	800235c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d7a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001d7c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d80:	4619      	mov	r1, r3
 8001d82:	4831      	ldr	r0, [pc, #196]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d84:	f004 ff1c 	bl	8006bc0 <HAL_TIM_ConfigClockSource>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001d8e:	f000 fae5 	bl	800235c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001d92:	482d      	ldr	r0, [pc, #180]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001d94:	f004 f9df 	bl	8006156 <HAL_TIM_PWM_Init>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001d9e:	f000 fadd 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da6:	2300      	movs	r3, #0
 8001da8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001daa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001dae:	4619      	mov	r1, r3
 8001db0:	4825      	ldr	r0, [pc, #148]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001db2:	f005 fc2f 	bl	8007614 <HAL_TIMEx_MasterConfigSynchronization>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001dbc:	f000 face 	bl	800235c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dc0:	2360      	movs	r3, #96	; 0x60
 8001dc2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ddc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de0:	2200      	movs	r2, #0
 8001de2:	4619      	mov	r1, r3
 8001de4:	4818      	ldr	r0, [pc, #96]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001de6:	f004 fe29 	bl	8006a3c <HAL_TIM_PWM_ConfigChannel>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001df0:	f000 fab4 	bl	800235c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001df4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001df8:	2204      	movs	r2, #4
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4812      	ldr	r0, [pc, #72]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001dfe:	f004 fe1d 	bl	8006a3c <HAL_TIM_PWM_ConfigChannel>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001e08:	f000 faa8 	bl	800235c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e24:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4806      	ldr	r0, [pc, #24]	; (8001e48 <MX_TIM8_Init+0x14c>)
 8001e30:	f005 fc6c 	bl	800770c <HAL_TIMEx_ConfigBreakDeadTime>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001e3a:	f000 fa8f 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001e3e:	bf00      	nop
 8001e40:	3758      	adds	r7, #88	; 0x58
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000394 	.word	0x20000394
 8001e4c:	40010400 	.word	0x40010400

08001e50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e54:	4b11      	ldr	r3, [pc, #68]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e56:	4a12      	ldr	r2, [pc, #72]	; (8001ea0 <MX_USART1_UART_Init+0x50>)
 8001e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e5a:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e62:	4b0e      	ldr	r3, [pc, #56]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e68:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e74:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e76:	220c      	movs	r2, #12
 8001e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7a:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e80:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e86:	4805      	ldr	r0, [pc, #20]	; (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e88:	f005 fca6 	bl	80077d8 <HAL_UART_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e92:	f000 fa63 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	200003dc 	.word	0x200003dc
 8001ea0:	40011000 	.word	0x40011000

08001ea4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ea8:	4b11      	ldr	r3, [pc, #68]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001eaa:	4a12      	ldr	r2, [pc, #72]	; (8001ef4 <MX_USART3_UART_Init+0x50>)
 8001eac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001eae:	4b10      	ldr	r3, [pc, #64]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001eb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ec2:	4b0b      	ldr	r3, [pc, #44]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001eca:	220c      	movs	r2, #12
 8001ecc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ece:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed4:	4b06      	ldr	r3, [pc, #24]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001eda:	4805      	ldr	r0, [pc, #20]	; (8001ef0 <MX_USART3_UART_Init+0x4c>)
 8001edc:	f005 fc7c 	bl	80077d8 <HAL_UART_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ee6:	f000 fa39 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000420 	.word	0x20000420
 8001ef4:	40004800 	.word	0x40004800

08001ef8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efe:	f107 0314 	add.w	r3, r7, #20
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	605a      	str	r2, [r3, #4]
 8001f08:	609a      	str	r2, [r3, #8]
 8001f0a:	60da      	str	r2, [r3, #12]
 8001f0c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	4b3a      	ldr	r3, [pc, #232]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	4a39      	ldr	r2, [pc, #228]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f18:	f043 0310 	orr.w	r3, r3, #16
 8001f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1e:	4b37      	ldr	r3, [pc, #220]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	4b33      	ldr	r3, [pc, #204]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	4a32      	ldr	r2, [pc, #200]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	6313      	str	r3, [r2, #48]	; 0x30
 8001f3a:	4b30      	ldr	r3, [pc, #192]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	4b2c      	ldr	r3, [pc, #176]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	4a2b      	ldr	r2, [pc, #172]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f50:	f043 0304 	orr.w	r3, r3, #4
 8001f54:	6313      	str	r3, [r2, #48]	; 0x30
 8001f56:	4b29      	ldr	r3, [pc, #164]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	f003 0304 	and.w	r3, r3, #4
 8001f5e:	60bb      	str	r3, [r7, #8]
 8001f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	4b25      	ldr	r3, [pc, #148]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	4a24      	ldr	r2, [pc, #144]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f6c:	f043 0302 	orr.w	r3, r3, #2
 8001f70:	6313      	str	r3, [r2, #48]	; 0x30
 8001f72:	4b22      	ldr	r3, [pc, #136]	; (8001ffc <MX_GPIO_Init+0x104>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8001f84:	481e      	ldr	r0, [pc, #120]	; (8002000 <MX_GPIO_Init+0x108>)
 8001f86:	f002 fc67 	bl	8004858 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	213c      	movs	r1, #60	; 0x3c
 8001f8e:	481d      	ldr	r0, [pc, #116]	; (8002004 <MX_GPIO_Init+0x10c>)
 8001f90:	f002 fc62 	bl	8004858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_RESET);
 8001f94:	2200      	movs	r2, #0
 8001f96:	2110      	movs	r1, #16
 8001f98:	481b      	ldr	r0, [pc, #108]	; (8002008 <MX_GPIO_Init+0x110>)
 8001f9a:	f002 fc5d 	bl	8004858 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 PE7 PE8
                           LED3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001f9e:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 8001fa2:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4812      	ldr	r0, [pc, #72]	; (8002000 <MX_GPIO_Init+0x108>)
 8001fb8:	f002 fab2 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8001fbc:	233c      	movs	r3, #60	; 0x3c
 8001fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	480c      	ldr	r0, [pc, #48]	; (8002004 <MX_GPIO_Init+0x10c>)
 8001fd4:	f002 faa4 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : US_TRIG_Pin */
  GPIO_InitStruct.Pin = US_TRIG_Pin;
 8001fd8:	2310      	movs	r3, #16
 8001fda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(US_TRIG_GPIO_Port, &GPIO_InitStruct);
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4619      	mov	r1, r3
 8001fee:	4806      	ldr	r0, [pc, #24]	; (8002008 <MX_GPIO_Init+0x110>)
 8001ff0:	f002 fa96 	bl	8004520 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ff4:	bf00      	nop
 8001ff6:	3728      	adds	r7, #40	; 0x28
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40021000 	.word	0x40021000
 8002004:	40020000 	.word	0x40020000
 8002008:	40020400 	.word	0x40020400

0800200c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
				us_alert = 0;
			}
		}
	}
	*/
	if (htim == &htim2) {		// Motor A's interrupt
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x44>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d108      	bne.n	800202e <HAL_TIM_IC_CaptureCallback+0x22>
		mtrAPID.count = -(int16_t)__HAL_TIM_GET_COUNTER(htim);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002022:	b29b      	uxth	r3, r3
 8002024:	425b      	negs	r3, r3
 8002026:	b29b      	uxth	r3, r3
 8002028:	b21a      	sxth	r2, r3
 800202a:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <HAL_TIM_IC_CaptureCallback+0x48>)
 800202c:	801a      	strh	r2, [r3, #0]
	}
	if (htim == &htim3) {		// Motor B's interrupt
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a09      	ldr	r2, [pc, #36]	; (8002058 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d105      	bne.n	8002042 <HAL_TIM_IC_CaptureCallback+0x36>
		mtrBPID.count = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203c:	b21a      	sxth	r2, r3
 800203e:	4b07      	ldr	r3, [pc, #28]	; (800205c <HAL_TIM_IC_CaptureCallback+0x50>)
 8002040:	801a      	strh	r2, [r3, #0]
	}
}
 8002042:	bf00      	nop
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	200002bc 	.word	0x200002bc
 8002054:	200004d0 	.word	0x200004d0
 8002058:	20000304 	.word	0x20000304
 800205c:	200004f0 	.word	0x200004f0

08002060 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af02      	add	r7, sp, #8
 8002066:	6078      	str	r0, [r7, #4]
	UNUSED(huart);

	//MX_USART3_UART_Init();
	HAL_StatusTypeDef uart_stt = uart_receive((uint8_t*) buf);
 8002068:	4818      	ldr	r0, [pc, #96]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 800206a:	f7ff f823 	bl	80010b4 <uart_receive>
 800206e:	4603      	mov	r3, r0
 8002070:	73fb      	strb	r3, [r7, #15]
	OLED_Clear();
 8002072:	f001 f9ed 	bl	8003450 <OLED_Clear>
	sprintf(oledbuf, "%2x %2x %2x %2x", buf[0], buf[1], buf[2], buf[3]);
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	4619      	mov	r1, r3
 800207c:	4b13      	ldr	r3, [pc, #76]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 800207e:	785b      	ldrb	r3, [r3, #1]
 8002080:	4618      	mov	r0, r3
 8002082:	4b12      	ldr	r3, [pc, #72]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 8002084:	789b      	ldrb	r3, [r3, #2]
 8002086:	461a      	mov	r2, r3
 8002088:	4b10      	ldr	r3, [pc, #64]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 800208a:	78db      	ldrb	r3, [r3, #3]
 800208c:	9301      	str	r3, [sp, #4]
 800208e:	9200      	str	r2, [sp, #0]
 8002090:	4603      	mov	r3, r0
 8002092:	460a      	mov	r2, r1
 8002094:	490e      	ldr	r1, [pc, #56]	; (80020d0 <HAL_UART_RxCpltCallback+0x70>)
 8002096:	480f      	ldr	r0, [pc, #60]	; (80020d4 <HAL_UART_RxCpltCallback+0x74>)
 8002098:	f009 ff7e 	bl	800bf98 <siprintf>
	OLED_ShowString(10, 15, &oledbuf[0]);
 800209c:	4a0d      	ldr	r2, [pc, #52]	; (80020d4 <HAL_UART_RxCpltCallback+0x74>)
 800209e:	210f      	movs	r1, #15
 80020a0:	200a      	movs	r0, #10
 80020a2:	f001 fac7 	bl	8003634 <OLED_ShowString>
	OLED_Refresh_Gram();
 80020a6:	f001 f951 	bl	800334c <OLED_Refresh_Gram>
	//huart->RxState = HAL_UART_STATE_READY;
	buf[0] = 0;
 80020aa:	4b08      	ldr	r3, [pc, #32]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]
	buf[1] = 0;
 80020b0:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	705a      	strb	r2, [r3, #1]
	buf[2] = 0;
 80020b6:	4b05      	ldr	r3, [pc, #20]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	709a      	strb	r2, [r3, #2]
	buf[3] = 0;
 80020bc:	4b03      	ldr	r3, [pc, #12]	; (80020cc <HAL_UART_RxCpltCallback+0x6c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	70da      	strb	r2, [r3, #3]
		sprintf(oledbuf, "Fin: %d", cpltErr.finished);
		OLED_ShowString(10, 45, &oledbuf[0]);
		OLED_Refresh_Gram();
	}
	*/
}
 80020c2:	bf00      	nop
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	200004a0 	.word	0x200004a0
 80020d0:	0800f558 	.word	0x0800f558
 80020d4:	2000048c 	.word	0x2000048c

080020d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 80020e0:	f242 7010 	movw	r0, #10000	; 0x2710
 80020e4:	f006 fd00 	bl	8008ae8 <osDelay>
 80020e8:	e7fa      	b.n	80020e0 <StartDefaultTask+0x8>
	...

080020ec <StartMotorServo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorServo */
void StartMotorServo(void *argument)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorServo */
	//mtr_mov_cm(30, 30);
  /* Infinite loop */
  for(;;)
  {
	  if ((cpltErr.id == curInst.id) && (!cpltErr.finished)) {	// If the current instruction is the next one to be executed
 80020f4:	4b60      	ldr	r3, [pc, #384]	; (8002278 <StartMotorServo+0x18c>)
 80020f6:	781a      	ldrb	r2, [r3, #0]
 80020f8:	4b60      	ldr	r3, [pc, #384]	; (800227c <StartMotorServo+0x190>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	f040 80b6 	bne.w	800226e <StartMotorServo+0x182>
 8002102:	4b5d      	ldr	r3, [pc, #372]	; (8002278 <StartMotorServo+0x18c>)
 8002104:	799b      	ldrb	r3, [r3, #6]
 8002106:	2b00      	cmp	r3, #0
 8002108:	f040 80b1 	bne.w	800226e <StartMotorServo+0x182>
		  float dist = executeInstruction(&curInst, &cpltErr);
 800210c:	495a      	ldr	r1, [pc, #360]	; (8002278 <StartMotorServo+0x18c>)
 800210e:	485b      	ldr	r0, [pc, #364]	; (800227c <StartMotorServo+0x190>)
 8002110:	f001 f888 	bl	8003224 <executeInstruction>
 8002114:	ed87 0a03 	vstr	s0, [r7, #12]
		  if ((mtrA.suspend != SUS_OFF) || (mtrB.suspend != SUS_OFF)) {
 8002118:	4b59      	ldr	r3, [pc, #356]	; (8002280 <StartMotorServo+0x194>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d103      	bne.n	8002128 <StartMotorServo+0x3c>
 8002120:	4b58      	ldr	r3, [pc, #352]	; (8002284 <StartMotorServo+0x198>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <StartMotorServo+0x44>
			  mtr_continue();
 8002128:	f000 fb4e 	bl	80027c8 <mtr_continue>
			  mtr_stop();
 800212c:	f000 fae0 	bl	80026f0 <mtr_stop>
		  }
		  /*if (!cpltErr.finished) {	// If instruction did not finish, try again
			  continue;
		  }*/
		  if (dist != 0) {
 8002130:	edd7 7a03 	vldr	s15, [r7, #12]
 8002134:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213c:	d052      	beq.n	80021e4 <StartMotorServo+0xf8>
			  pos_x += dist * (float)sin((orientation / 180) * PI);
 800213e:	4b52      	ldr	r3, [pc, #328]	; (8002288 <StartMotorServo+0x19c>)
 8002140:	ed93 7a00 	vldr	s14, [r3]
 8002144:	eddf 6a51 	vldr	s13, [pc, #324]	; 800228c <StartMotorServo+0x1a0>
 8002148:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800214c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002290 <StartMotorServo+0x1a4>
 8002150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002154:	ee17 0a90 	vmov	r0, s15
 8002158:	f7fe f9f6 	bl	8000548 <__aeabi_f2d>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	ec43 2b10 	vmov	d0, r2, r3
 8002164:	f00c f98c 	bl	800e480 <sin>
 8002168:	ec53 2b10 	vmov	r2, r3, d0
 800216c:	4610      	mov	r0, r2
 800216e:	4619      	mov	r1, r3
 8002170:	f7fe fd1a 	bl	8000ba8 <__aeabi_d2f>
 8002174:	ee07 0a10 	vmov	s14, r0
 8002178:	edd7 7a03 	vldr	s15, [r7, #12]
 800217c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002180:	4b44      	ldr	r3, [pc, #272]	; (8002294 <StartMotorServo+0x1a8>)
 8002182:	edd3 7a00 	vldr	s15, [r3]
 8002186:	ee77 7a27 	vadd.f32	s15, s14, s15
 800218a:	4b42      	ldr	r3, [pc, #264]	; (8002294 <StartMotorServo+0x1a8>)
 800218c:	edc3 7a00 	vstr	s15, [r3]
			  pos_y += dist * (float)cos((orientation / 180) * PI);
 8002190:	4b3d      	ldr	r3, [pc, #244]	; (8002288 <StartMotorServo+0x19c>)
 8002192:	ed93 7a00 	vldr	s14, [r3]
 8002196:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800228c <StartMotorServo+0x1a0>
 800219a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800219e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002290 <StartMotorServo+0x1a4>
 80021a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021a6:	ee17 0a90 	vmov	r0, s15
 80021aa:	f7fe f9cd 	bl	8000548 <__aeabi_f2d>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	ec43 2b10 	vmov	d0, r2, r3
 80021b6:	f00c f90f 	bl	800e3d8 <cos>
 80021ba:	ec53 2b10 	vmov	r2, r3, d0
 80021be:	4610      	mov	r0, r2
 80021c0:	4619      	mov	r1, r3
 80021c2:	f7fe fcf1 	bl	8000ba8 <__aeabi_d2f>
 80021c6:	ee07 0a10 	vmov	s14, r0
 80021ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80021ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021d2:	4b31      	ldr	r3, [pc, #196]	; (8002298 <StartMotorServo+0x1ac>)
 80021d4:	edd3 7a00 	vldr	s15, [r3]
 80021d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021dc:	4b2e      	ldr	r3, [pc, #184]	; (8002298 <StartMotorServo+0x1ac>)
 80021de:	edc3 7a00 	vstr	s15, [r3]
 80021e2:	e025      	b.n	8002230 <StartMotorServo+0x144>
		  }
		  else {
			  if (us_distchange_x != 0) {		// When the command is turn and there's US course correction
 80021e4:	4b2d      	ldr	r3, [pc, #180]	; (800229c <StartMotorServo+0x1b0>)
 80021e6:	edd3 7a00 	vldr	s15, [r3]
 80021ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f2:	d00a      	beq.n	800220a <StartMotorServo+0x11e>
				  pos_x += us_distchange_x;
 80021f4:	4b27      	ldr	r3, [pc, #156]	; (8002294 <StartMotorServo+0x1a8>)
 80021f6:	ed93 7a00 	vldr	s14, [r3]
 80021fa:	4b28      	ldr	r3, [pc, #160]	; (800229c <StartMotorServo+0x1b0>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002204:	4b23      	ldr	r3, [pc, #140]	; (8002294 <StartMotorServo+0x1a8>)
 8002206:	edc3 7a00 	vstr	s15, [r3]
			  }
			  if (us_distchange_y != 0) {
 800220a:	4b25      	ldr	r3, [pc, #148]	; (80022a0 <StartMotorServo+0x1b4>)
 800220c:	edd3 7a00 	vldr	s15, [r3]
 8002210:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002218:	d00a      	beq.n	8002230 <StartMotorServo+0x144>
				  pos_y += us_distchange_y;
 800221a:	4b1f      	ldr	r3, [pc, #124]	; (8002298 <StartMotorServo+0x1ac>)
 800221c:	ed93 7a00 	vldr	s14, [r3]
 8002220:	4b1f      	ldr	r3, [pc, #124]	; (80022a0 <StartMotorServo+0x1b4>)
 8002222:	edd3 7a00 	vldr	s15, [r3]
 8002226:	ee77 7a27 	vadd.f32	s15, s14, s15
 800222a:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <StartMotorServo+0x1ac>)
 800222c:	edc3 7a00 	vstr	s15, [r3]
			  }
		  }
		  // Reset us_distchange after each instruction run
		  us_distchange_x = 0;
 8002230:	4b1a      	ldr	r3, [pc, #104]	; (800229c <StartMotorServo+0x1b0>)
 8002232:	f04f 0200 	mov.w	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
		  us_distchange_y = 0;
 8002238:	4b19      	ldr	r3, [pc, #100]	; (80022a0 <StartMotorServo+0x1b4>)
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	601a      	str	r2, [r3, #0]

		  cpltErr.pos_x = (int16_t)pos_x;
 8002240:	4b14      	ldr	r3, [pc, #80]	; (8002294 <StartMotorServo+0x1a8>)
 8002242:	edd3 7a00 	vldr	s15, [r3]
 8002246:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800224a:	ee17 3a90 	vmov	r3, s15
 800224e:	b21a      	sxth	r2, r3
 8002250:	4b09      	ldr	r3, [pc, #36]	; (8002278 <StartMotorServo+0x18c>)
 8002252:	805a      	strh	r2, [r3, #2]
		  cpltErr.pos_y = (int16_t)pos_y;
 8002254:	4b10      	ldr	r3, [pc, #64]	; (8002298 <StartMotorServo+0x1ac>)
 8002256:	edd3 7a00 	vldr	s15, [r3]
 800225a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800225e:	ee17 3a90 	vmov	r3, s15
 8002262:	b21a      	sxth	r2, r3
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <StartMotorServo+0x18c>)
 8002266:	809a      	strh	r2, [r3, #4]

		  cpltErr.finished = 1;
 8002268:	4b03      	ldr	r3, [pc, #12]	; (8002278 <StartMotorServo+0x18c>)
 800226a:	2201      	movs	r2, #1
 800226c:	719a      	strb	r2, [r3, #6]
	  OLED_Refresh_Gram();
	  sprintf(oledbuf, "Ori = %5.1f", orientation);
	  OLED_ShowString(10, 45, &oledbuf[0]);
	  OLED_Refresh_Gram();
	  */
	  osDelay(500);		// Make sure to give time for UART task to transmit instructions
 800226e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002272:	f006 fc39 	bl	8008ae8 <osDelay>
	  if ((cpltErr.id == curInst.id) && (!cpltErr.finished)) {	// If the current instruction is the next one to be executed
 8002276:	e73d      	b.n	80020f4 <StartMotorServo+0x8>
 8002278:	200004b8 	.word	0x200004b8
 800227c:	200004b4 	.word	0x200004b4
 8002280:	200004c0 	.word	0x200004c0
 8002284:	200004c8 	.word	0x200004c8
 8002288:	20000478 	.word	0x20000478
 800228c:	43340000 	.word	0x43340000
 8002290:	40490fdb 	.word	0x40490fdb
 8002294:	2000047c 	.word	0x2000047c
 8002298:	20000480 	.word	0x20000480
 800229c:	20000484 	.word	0x20000484
 80022a0:	20000488 	.word	0x20000488

080022a4 <StartIMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMU */
void StartIMU(void *argument)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMU */
	uint32_t ori_lastSampleTime = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  orientation = calcOri(&ori_lastSampleTime, orientation);
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <StartIMU+0x3c>)
 80022b2:	edd3 7a00 	vldr	s15, [r3]
 80022b6:	f107 030c 	add.w	r3, r7, #12
 80022ba:	eeb0 0a67 	vmov.f32	s0, s15
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff f9b4 	bl	800162c <calcOri>
 80022c4:	eef0 7a40 	vmov.f32	s15, s0
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <StartIMU+0x3c>)
 80022ca:	edc3 7a00 	vstr	s15, [r3]
	  /*OLED_Clear();
	  sprintf(oledbuf, "Ori = %5.1f", orientation);
	  OLED_ShowString(10, 45, &oledbuf[0]);
	  OLED_Refresh_Gram();*/
	  if (cpltErr.finished) {
 80022ce:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <StartIMU+0x40>)
 80022d0:	799b      	ldrb	r3, [r3, #6]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d0ec      	beq.n	80022b0 <StartIMU+0xc>
		  osDelay(1);
 80022d6:	2001      	movs	r0, #1
 80022d8:	f006 fc06 	bl	8008ae8 <osDelay>
	  orientation = calcOri(&ori_lastSampleTime, orientation);
 80022dc:	e7e8      	b.n	80022b0 <StartIMU+0xc>
 80022de:	bf00      	nop
 80022e0:	20000478 	.word	0x20000478
 80022e4:	200004b8 	.word	0x200004b8

080022e8 <StartUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUART */
void StartUART(void *argument)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUART */
  /* Infinite loop */
  for(;;)
  {
	  // Initiate new task
	  if ((curInst.id == cpltErr.id + 1) && (cpltErr.finished)) {	// If a new instruction has been received but has not been processed
 80022f0:	4b16      	ldr	r3, [pc, #88]	; (800234c <StartUART+0x64>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b16      	ldr	r3, [pc, #88]	; (8002350 <StartUART+0x68>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	3301      	adds	r3, #1
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d114      	bne.n	800232a <StartUART+0x42>
 8002300:	4b13      	ldr	r3, [pc, #76]	; (8002350 <StartUART+0x68>)
 8002302:	799b      	ldrb	r3, [r3, #6]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d010      	beq.n	800232a <StartUART+0x42>
		  while (HAL_UART_Receive_IT(&huart3, (uint8_t*) buf, UART_PACKET_SIZE) != HAL_OK) {
 8002308:	e002      	b.n	8002310 <StartUART+0x28>
			  osDelay(10);
 800230a:	200a      	movs	r0, #10
 800230c:	f006 fbec 	bl	8008ae8 <osDelay>
		  while (HAL_UART_Receive_IT(&huart3, (uint8_t*) buf, UART_PACKET_SIZE) != HAL_OK) {
 8002310:	2204      	movs	r2, #4
 8002312:	4910      	ldr	r1, [pc, #64]	; (8002354 <StartUART+0x6c>)
 8002314:	4810      	ldr	r0, [pc, #64]	; (8002358 <StartUART+0x70>)
 8002316:	f005 fb3e 	bl	8007996 <HAL_UART_Receive_IT>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1f4      	bne.n	800230a <StartUART+0x22>
		  }
		  newCpltErr(curInst.id);
 8002320:	4b0a      	ldr	r3, [pc, #40]	; (800234c <StartUART+0x64>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f7fe ff11 	bl	800114c <newCpltErr>
	  }
	  // Send results
	  if ((curInst.id == cpltErr.id) && (cpltErr.finished)) {
 800232a:	4b08      	ldr	r3, [pc, #32]	; (800234c <StartUART+0x64>)
 800232c:	781a      	ldrb	r2, [r3, #0]
 800232e:	4b08      	ldr	r3, [pc, #32]	; (8002350 <StartUART+0x68>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d105      	bne.n	8002342 <StartUART+0x5a>
 8002336:	4b06      	ldr	r3, [pc, #24]	; (8002350 <StartUART+0x68>)
 8002338:	799b      	ldrb	r3, [r3, #6]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <StartUART+0x5a>
		  uart_send();
 800233e:	f7fe fe47 	bl	8000fd0 <uart_send>
	  }
	  osDelay(500);
 8002342:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002346:	f006 fbcf 	bl	8008ae8 <osDelay>
	  if ((curInst.id == cpltErr.id + 1) && (cpltErr.finished)) {	// If a new instruction has been received but has not been processed
 800234a:	e7d1      	b.n	80022f0 <StartUART+0x8>
 800234c:	200004b4 	.word	0x200004b4
 8002350:	200004b8 	.word	0x200004b8
 8002354:	200004a0 	.word	0x200004a0
 8002358:	20000420 	.word	0x20000420

0800235c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002364:	e7fe      	b.n	8002364 <Error_Handler+0x8>
	...

08002368 <mtr_init>:

/* All functions */

void mtr_init(TIM_HandleTypeDef* pwm_htimPtr, TIM_HandleTypeDef* encodeA_htimPtr, TIM_HandleTypeDef* encodeB_htimPtr,
		MotorData* mtrA, MotorData* mtrB, MotorPIDData* mtrAPID, MotorPIDData* mtrBPID, MotorServoStatus* backupObj,
		float* orientation, osSemaphoreId_t* oriSemHandlePtr) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
 8002374:	603b      	str	r3, [r7, #0]

	motorA = mtrA;
 8002376:	4a2b      	ldr	r2, [pc, #172]	; (8002424 <mtr_init+0xbc>)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	6013      	str	r3, [r2, #0]
	motorB = mtrB;
 800237c:	4a2a      	ldr	r2, [pc, #168]	; (8002428 <mtr_init+0xc0>)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	6013      	str	r3, [r2, #0]
	motorA->suspend = 0;
 8002382:	4b28      	ldr	r3, [pc, #160]	; (8002424 <mtr_init+0xbc>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2200      	movs	r2, #0
 8002388:	701a      	strb	r2, [r3, #0]
	motorA->suspend = 0;
 800238a:	4b26      	ldr	r3, [pc, #152]	; (8002424 <mtr_init+0xbc>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2200      	movs	r2, #0
 8002390:	701a      	strb	r2, [r3, #0]

	motorAPID = mtrAPID;
 8002392:	4a26      	ldr	r2, [pc, #152]	; (800242c <mtr_init+0xc4>)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	6013      	str	r3, [r2, #0]
	motorBPID = mtrBPID;
 8002398:	4a25      	ldr	r2, [pc, #148]	; (8002430 <mtr_init+0xc8>)
 800239a:	6a3b      	ldr	r3, [r7, #32]
 800239c:	6013      	str	r3, [r2, #0]

	backup = backupObj;
 800239e:	4a25      	ldr	r2, [pc, #148]	; (8002434 <mtr_init+0xcc>)
 80023a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a2:	6013      	str	r3, [r2, #0]
	backup_reset();
 80023a4:	f000 f854 	bl	8002450 <backup_reset>

	ori = orientation;
 80023a8:	4a23      	ldr	r2, [pc, #140]	; (8002438 <mtr_init+0xd0>)
 80023aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ac:	6013      	str	r3, [r2, #0]
	ori_semaphoreHandlePtr = oriSemHandlePtr;
 80023ae:	4a23      	ldr	r2, [pc, #140]	; (800243c <mtr_init+0xd4>)
 80023b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b2:	6013      	str	r3, [r2, #0]

	htim8Ptr = pwm_htimPtr;
 80023b4:	4a22      	ldr	r2, [pc, #136]	; (8002440 <mtr_init+0xd8>)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6013      	str	r3, [r2, #0]
	htim2Ptr = encodeA_htimPtr;
 80023ba:	4a22      	ldr	r2, [pc, #136]	; (8002444 <mtr_init+0xdc>)
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	6013      	str	r3, [r2, #0]
	htim3Ptr = encodeB_htimPtr;
 80023c0:	4a21      	ldr	r2, [pc, #132]	; (8002448 <mtr_init+0xe0>)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(htim8Ptr, PWMA_TIM_CH);
 80023c6:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <mtr_init+0xd8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2100      	movs	r1, #0
 80023cc:	4618      	mov	r0, r3
 80023ce:	f003 ff1b 	bl	8006208 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim8Ptr, PWMB_TIM_CH);
 80023d2:	4b1b      	ldr	r3, [pc, #108]	; (8002440 <mtr_init+0xd8>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2104      	movs	r1, #4
 80023d8:	4618      	mov	r0, r3
 80023da:	f003 ff15 	bl	8006208 <HAL_TIM_PWM_Start>

	HAL_TIM_Encoder_Start_IT(htim2Ptr, TIM_CHANNEL_ALL);	// Note that we only use Channel 1 and 2
 80023de:	4b19      	ldr	r3, [pc, #100]	; (8002444 <mtr_init+0xdc>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	213c      	movs	r1, #60	; 0x3c
 80023e4:	4618      	mov	r0, r3
 80023e6:	f004 f8d6 	bl	8006596 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(htim3Ptr, TIM_CHANNEL_ALL);	// Note that we only use Channel 1 and 2
 80023ea:	4b17      	ldr	r3, [pc, #92]	; (8002448 <mtr_init+0xe0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	213c      	movs	r1, #60	; 0x3c
 80023f0:	4618      	mov	r0, r3
 80023f2:	f004 f8d0 	bl	8006596 <HAL_TIM_Encoder_Start_IT>

	mtrA_init(0, 0, 0, 0, 1);
 80023f6:	2201      	movs	r2, #1
 80023f8:	eddf 0a14 	vldr	s1, [pc, #80]	; 800244c <mtr_init+0xe4>
 80023fc:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800244c <mtr_init+0xe4>
 8002400:	2100      	movs	r1, #0
 8002402:	2000      	movs	r0, #0
 8002404:	f000 f842 	bl	800248c <mtrA_init>
	mtrB_init(0, 0, 0, 0, 1);
 8002408:	2201      	movs	r2, #1
 800240a:	eddf 0a10 	vldr	s1, [pc, #64]	; 800244c <mtr_init+0xe4>
 800240e:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 800244c <mtr_init+0xe4>
 8002412:	2100      	movs	r1, #0
 8002414:	2000      	movs	r0, #0
 8002416:	f000 f89f 	bl	8002558 <mtrB_init>
}
 800241a:	bf00      	nop
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	2000051c 	.word	0x2000051c
 8002428:	20000520 	.word	0x20000520
 800242c:	20000524 	.word	0x20000524
 8002430:	20000528 	.word	0x20000528
 8002434:	2000052c 	.word	0x2000052c
 8002438:	20000530 	.word	0x20000530
 800243c:	20000540 	.word	0x20000540
 8002440:	20000534 	.word	0x20000534
 8002444:	20000538 	.word	0x20000538
 8002448:	2000053c 	.word	0x2000053c
 800244c:	00000000 	.word	0x00000000

08002450 <backup_reset>:

void backup_reset() {
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
	backup->servoDir = STRAIGHT;
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <backup_reset+0x38>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2201      	movs	r2, #1
 800245a:	701a      	strb	r2, [r3, #0]
	backup->mtrADir = DIR_FWD;
 800245c:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <backup_reset+0x38>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2201      	movs	r2, #1
 8002462:	705a      	strb	r2, [r3, #1]
	backup->mtrAPWM = 0;
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <backup_reset+0x38>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2200      	movs	r2, #0
 800246a:	605a      	str	r2, [r3, #4]
	backup->mtrBDir = DIR_FWD;
 800246c:	4b06      	ldr	r3, [pc, #24]	; (8002488 <backup_reset+0x38>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2201      	movs	r2, #1
 8002472:	709a      	strb	r2, [r3, #2]
	backup->mtrBPWM = 0;
 8002474:	4b04      	ldr	r3, [pc, #16]	; (8002488 <backup_reset+0x38>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2200      	movs	r2, #0
 800247a:	609a      	str	r2, [r3, #8]
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	2000052c 	.word	0x2000052c

0800248c <mtrA_init>:

void mtrA_init(int16_t target, int16_t Kp, float Kd, float Ki, uint8_t reset_timer) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	ed87 0a02 	vstr	s0, [r7, #8]
 8002498:	edc7 0a01 	vstr	s1, [r7, #4]
 800249c:	81fb      	strh	r3, [r7, #14]
 800249e:	460b      	mov	r3, r1
 80024a0:	81bb      	strh	r3, [r7, #12]
 80024a2:	4613      	mov	r3, r2
 80024a4:	70fb      	strb	r3, [r7, #3]

	if (reset_timer)
 80024a6:	78fb      	ldrb	r3, [r7, #3]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d004      	beq.n	80024b6 <mtrA_init+0x2a>
		__HAL_TIM_SET_COUNTER(htim2Ptr, 0);
 80024ac:	4b27      	ldr	r3, [pc, #156]	; (800254c <mtrA_init+0xc0>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2200      	movs	r2, #0
 80024b4:	625a      	str	r2, [r3, #36]	; 0x24

	motorA->dir = DIR_FWD;
 80024b6:	4b26      	ldr	r3, [pc, #152]	; (8002550 <mtrA_init+0xc4>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2201      	movs	r2, #1
 80024bc:	705a      	strb	r2, [r3, #1]
	motorA->pwmVal = 0;
 80024be:	4b24      	ldr	r3, [pc, #144]	; (8002550 <mtrA_init+0xc4>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2200      	movs	r2, #0
 80024c4:	605a      	str	r2, [r3, #4]

	motorAPID->count = -(int16_t)__HAL_TIM_GET_COUNTER(htim2Ptr);       		// Counter (signed value)
 80024c6:	4b21      	ldr	r3, [pc, #132]	; (800254c <mtrA_init+0xc0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	425b      	negs	r3, r3
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	4b1f      	ldr	r3, [pc, #124]	; (8002554 <mtrA_init+0xc8>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	b212      	sxth	r2, r2
 80024da:	801a      	strh	r2, [r3, #0]
	motorAPID->target = target;
 80024dc:	4b1d      	ldr	r3, [pc, #116]	; (8002554 <mtrA_init+0xc8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	89fa      	ldrh	r2, [r7, #14]
 80024e2:	805a      	strh	r2, [r3, #2]
	motorAPID->error = motorAPID->target - motorAPID->count;
 80024e4:	4b1b      	ldr	r3, [pc, #108]	; (8002554 <mtrA_init+0xc8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	4b19      	ldr	r3, [pc, #100]	; (8002554 <mtrA_init+0xc8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	4b15      	ldr	r3, [pc, #84]	; (8002554 <mtrA_init+0xc8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	b212      	sxth	r2, r2
 8002502:	809a      	strh	r2, [r3, #4]
	motorAPID->error_area = 0;  		// area under error - to calculate I for PI implementation
 8002504:	4b13      	ldr	r3, [pc, #76]	; (8002554 <mtrA_init+0xc8>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
	motorAPID->error_old = 0; 			// to calculate D for PID control
 800250c:	4b11      	ldr	r3, [pc, #68]	; (8002554 <mtrA_init+0xc8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2200      	movs	r2, #0
 8002512:	60da      	str	r2, [r3, #12]
	motorAPID->millisOld = HAL_GetTick();			// to calculate I and D for PID control
 8002514:	f001 fe30 	bl	8004178 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <mtrA_init+0xc8>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	611a      	str	r2, [r3, #16]
	motorAPID->Kp = Kp;
 8002520:	4b0c      	ldr	r3, [pc, #48]	; (8002554 <mtrA_init+0xc8>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002528:	ee07 2a90 	vmov	s15, r2
 800252c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002530:	edc3 7a05 	vstr	s15, [r3, #20]
	motorAPID->Kd = Kd;
 8002534:	4b07      	ldr	r3, [pc, #28]	; (8002554 <mtrA_init+0xc8>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	619a      	str	r2, [r3, #24]
	motorAPID->Ki = Ki;
 800253c:	4b05      	ldr	r3, [pc, #20]	; (8002554 <mtrA_init+0xc8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	61da      	str	r2, [r3, #28]
}
 8002544:	bf00      	nop
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000538 	.word	0x20000538
 8002550:	2000051c 	.word	0x2000051c
 8002554:	20000524 	.word	0x20000524

08002558 <mtrB_init>:

void mtrB_init(int16_t target, int16_t Kp, float Kd, float Ki, uint8_t reset_timer) {
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	ed87 0a02 	vstr	s0, [r7, #8]
 8002564:	edc7 0a01 	vstr	s1, [r7, #4]
 8002568:	81fb      	strh	r3, [r7, #14]
 800256a:	460b      	mov	r3, r1
 800256c:	81bb      	strh	r3, [r7, #12]
 800256e:	4613      	mov	r3, r2
 8002570:	70fb      	strb	r3, [r7, #3]

	if (reset_timer)
 8002572:	78fb      	ldrb	r3, [r7, #3]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d004      	beq.n	8002582 <mtrB_init+0x2a>
		__HAL_TIM_SET_COUNTER(htim3Ptr, 0);
 8002578:	4b26      	ldr	r3, [pc, #152]	; (8002614 <mtrB_init+0xbc>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2200      	movs	r2, #0
 8002580:	625a      	str	r2, [r3, #36]	; 0x24

	motorB->dir = DIR_FWD;
 8002582:	4b25      	ldr	r3, [pc, #148]	; (8002618 <mtrB_init+0xc0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2201      	movs	r2, #1
 8002588:	705a      	strb	r2, [r3, #1]
	motorB->pwmVal = 0;
 800258a:	4b23      	ldr	r3, [pc, #140]	; (8002618 <mtrB_init+0xc0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2200      	movs	r2, #0
 8002590:	605a      	str	r2, [r3, #4]

	motorBPID->count = (int16_t)__HAL_TIM_GET_COUNTER(htim3Ptr);       		// Counter (signed value)
 8002592:	4b20      	ldr	r3, [pc, #128]	; (8002614 <mtrB_init+0xbc>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <mtrB_init+0xc4>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	b212      	sxth	r2, r2
 80025a0:	801a      	strh	r2, [r3, #0]
	motorBPID->target = target;
 80025a2:	4b1e      	ldr	r3, [pc, #120]	; (800261c <mtrB_init+0xc4>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	89fa      	ldrh	r2, [r7, #14]
 80025a8:	805a      	strh	r2, [r3, #2]
	motorBPID->error = motorBPID->target - motorBPID->count;
 80025aa:	4b1c      	ldr	r3, [pc, #112]	; (800261c <mtrB_init+0xc4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	4b19      	ldr	r3, [pc, #100]	; (800261c <mtrB_init+0xc4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	4b16      	ldr	r3, [pc, #88]	; (800261c <mtrB_init+0xc4>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	b212      	sxth	r2, r2
 80025c8:	809a      	strh	r2, [r3, #4]
	motorBPID->error_area = 0;  		// area under error - to calculate I for PI implementation
 80025ca:	4b14      	ldr	r3, [pc, #80]	; (800261c <mtrB_init+0xc4>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2200      	movs	r2, #0
 80025d0:	609a      	str	r2, [r3, #8]
	motorBPID->error_old = 0; 			// to calculate D for PID control
 80025d2:	4b12      	ldr	r3, [pc, #72]	; (800261c <mtrB_init+0xc4>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2200      	movs	r2, #0
 80025d8:	60da      	str	r2, [r3, #12]
	motorBPID->millisOld = HAL_GetTick();			// to calculate I and D for PID control
 80025da:	f001 fdcd 	bl	8004178 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	4b0e      	ldr	r3, [pc, #56]	; (800261c <mtrB_init+0xc4>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	611a      	str	r2, [r3, #16]
	motorBPID->Kp = Kp;
 80025e6:	4b0d      	ldr	r3, [pc, #52]	; (800261c <mtrB_init+0xc4>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80025ee:	ee07 2a90 	vmov	s15, r2
 80025f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025f6:	edc3 7a05 	vstr	s15, [r3, #20]
	motorBPID->Kd = Kd;
 80025fa:	4b08      	ldr	r3, [pc, #32]	; (800261c <mtrB_init+0xc4>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	619a      	str	r2, [r3, #24]
	motorBPID->Ki = Ki;
 8002602:	4b06      	ldr	r3, [pc, #24]	; (800261c <mtrB_init+0xc4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	61da      	str	r2, [r3, #28]
}
 800260a:	bf00      	nop
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	2000053c 	.word	0x2000053c
 8002618:	20000520 	.word	0x20000520
 800261c:	20000528 	.word	0x20000528

08002620 <mtrA_mov>:

void mtrA_mov(uint8_t direction, uint16_t speed) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	460a      	mov	r2, r1
 800262a:	71fb      	strb	r3, [r7, #7]
 800262c:	4613      	mov	r3, r2
 800262e:	80bb      	strh	r3, [r7, #4]

	// Backward
	if (direction == DIR_BCK) {
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10a      	bne.n	800264c <mtrA_mov+0x2c>
		MOTOR_AIN1_Clr();
 8002636:	2200      	movs	r2, #0
 8002638:	2108      	movs	r1, #8
 800263a:	4811      	ldr	r0, [pc, #68]	; (8002680 <mtrA_mov+0x60>)
 800263c:	f002 f90c 	bl	8004858 <HAL_GPIO_WritePin>
		MOTOR_AIN2_Set();
 8002640:	2201      	movs	r2, #1
 8002642:	2104      	movs	r1, #4
 8002644:	480e      	ldr	r0, [pc, #56]	; (8002680 <mtrA_mov+0x60>)
 8002646:	f002 f907 	bl	8004858 <HAL_GPIO_WritePin>
 800264a:	e009      	b.n	8002660 <mtrA_mov+0x40>
	}
	// Forward
	else {
		MOTOR_AIN1_Set();
 800264c:	2201      	movs	r2, #1
 800264e:	2108      	movs	r1, #8
 8002650:	480b      	ldr	r0, [pc, #44]	; (8002680 <mtrA_mov+0x60>)
 8002652:	f002 f901 	bl	8004858 <HAL_GPIO_WritePin>
		MOTOR_AIN2_Clr();
 8002656:	2200      	movs	r2, #0
 8002658:	2104      	movs	r1, #4
 800265a:	4809      	ldr	r0, [pc, #36]	; (8002680 <mtrA_mov+0x60>)
 800265c:	f002 f8fc 	bl	8004858 <HAL_GPIO_WritePin>
	}

	// Set speed
	if (speed > MAX_SPEED) speed = MAX_SPEED;
 8002660:	88bb      	ldrh	r3, [r7, #4]
 8002662:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8002666:	d302      	bcc.n	800266e <mtrA_mov+0x4e>
 8002668:	f641 431f 	movw	r3, #7199	; 0x1c1f
 800266c:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim8Ptr, PWMA_TIM_CH, speed);
 800266e:	4b05      	ldr	r3, [pc, #20]	; (8002684 <mtrA_mov+0x64>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	88ba      	ldrh	r2, [r7, #4]
 8002676:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002678:	bf00      	nop
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40020000 	.word	0x40020000
 8002684:	20000534 	.word	0x20000534

08002688 <mtrB_mov>:

void mtrB_mov(uint8_t direction, uint16_t speed) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	460a      	mov	r2, r1
 8002692:	71fb      	strb	r3, [r7, #7]
 8002694:	4613      	mov	r3, r2
 8002696:	80bb      	strh	r3, [r7, #4]

	// Backward
	if (direction == DIR_BCK) {
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10a      	bne.n	80026b4 <mtrB_mov+0x2c>
		MOTOR_BIN1_Clr();
 800269e:	2200      	movs	r2, #0
 80026a0:	2110      	movs	r1, #16
 80026a2:	4811      	ldr	r0, [pc, #68]	; (80026e8 <mtrB_mov+0x60>)
 80026a4:	f002 f8d8 	bl	8004858 <HAL_GPIO_WritePin>
		MOTOR_BIN2_Set();
 80026a8:	2201      	movs	r2, #1
 80026aa:	2120      	movs	r1, #32
 80026ac:	480e      	ldr	r0, [pc, #56]	; (80026e8 <mtrB_mov+0x60>)
 80026ae:	f002 f8d3 	bl	8004858 <HAL_GPIO_WritePin>
 80026b2:	e009      	b.n	80026c8 <mtrB_mov+0x40>
	}
	// Forward
	else {
		MOTOR_BIN1_Set();
 80026b4:	2201      	movs	r2, #1
 80026b6:	2110      	movs	r1, #16
 80026b8:	480b      	ldr	r0, [pc, #44]	; (80026e8 <mtrB_mov+0x60>)
 80026ba:	f002 f8cd 	bl	8004858 <HAL_GPIO_WritePin>
		MOTOR_BIN2_Clr();
 80026be:	2200      	movs	r2, #0
 80026c0:	2120      	movs	r1, #32
 80026c2:	4809      	ldr	r0, [pc, #36]	; (80026e8 <mtrB_mov+0x60>)
 80026c4:	f002 f8c8 	bl	8004858 <HAL_GPIO_WritePin>
	}

	// Set speed
	if (speed > MAX_SPEED) speed = MAX_SPEED;
 80026c8:	88bb      	ldrh	r3, [r7, #4]
 80026ca:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 80026ce:	d302      	bcc.n	80026d6 <mtrB_mov+0x4e>
 80026d0:	f641 431f 	movw	r3, #7199	; 0x1c1f
 80026d4:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim8Ptr, PWMB_TIM_CH, speed);
 80026d6:	4b05      	ldr	r3, [pc, #20]	; (80026ec <mtrB_mov+0x64>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	88ba      	ldrh	r2, [r7, #4]
 80026de:	639a      	str	r2, [r3, #56]	; 0x38
}
 80026e0:	bf00      	nop
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40020000 	.word	0x40020000
 80026ec:	20000534 	.word	0x20000534

080026f0 <mtr_stop>:

/* Set params and stop both motors */
void mtr_stop() {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
	motorA->dir = DIR_FWD;
 80026f4:	4b0f      	ldr	r3, [pc, #60]	; (8002734 <mtr_stop+0x44>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2201      	movs	r2, #1
 80026fa:	705a      	strb	r2, [r3, #1]
	motorA->pwmVal = 0;
 80026fc:	4b0d      	ldr	r3, [pc, #52]	; (8002734 <mtr_stop+0x44>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2200      	movs	r2, #0
 8002702:	605a      	str	r2, [r3, #4]
	motorB->dir = DIR_FWD;
 8002704:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <mtr_stop+0x48>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2201      	movs	r2, #1
 800270a:	705a      	strb	r2, [r3, #1]
	motorB->pwmVal = 0;
 800270c:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <mtr_stop+0x48>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2200      	movs	r2, #0
 8002712:	605a      	str	r2, [r3, #4]
	mtrA_mov(DIR_FWD, 0);
 8002714:	2100      	movs	r1, #0
 8002716:	2001      	movs	r0, #1
 8002718:	f7ff ff82 	bl	8002620 <mtrA_mov>
	mtrB_mov(DIR_FWD, 0);
 800271c:	2100      	movs	r1, #0
 800271e:	2001      	movs	r0, #1
 8002720:	f7ff ffb2 	bl	8002688 <mtrB_mov>
	turnServo(STRAIGHT);
 8002724:	2001      	movs	r0, #1
 8002726:	f001 f899 	bl	800385c <turnServo>
	osDelay(100);
 800272a:	2064      	movs	r0, #100	; 0x64
 800272c:	f006 f9dc 	bl	8008ae8 <osDelay>
}
 8002730:	bf00      	nop
 8002732:	bd80      	pop	{r7, pc}
 8002734:	2000051c 	.word	0x2000051c
 8002738:	20000520 	.word	0x20000520

0800273c <mtr_mov>:

void mtr_mov(MotorData* motor) {
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	if (motor->suspend > 0) {
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d004      	beq.n	8002756 <mtr_mov+0x1a>
		mtr_stop();
 800274c:	f7ff ffd0 	bl	80026f0 <mtr_stop>
		mtr_continue();
 8002750:	f000 f83a 	bl	80027c8 <mtr_continue>
		return;
 8002754:	e01c      	b.n	8002790 <mtr_mov+0x54>
	}
	if (motor == motorA)  {
 8002756:	4b10      	ldr	r3, [pc, #64]	; (8002798 <mtr_mov+0x5c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	429a      	cmp	r2, r3
 800275e:	d109      	bne.n	8002774 <mtr_mov+0x38>
		mtrA_mov(motor->dir, motor->pwmVal);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	785a      	ldrb	r2, [r3, #1]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	b29b      	uxth	r3, r3
 800276a:	4619      	mov	r1, r3
 800276c:	4610      	mov	r0, r2
 800276e:	f7ff ff57 	bl	8002620 <mtrA_mov>
 8002772:	e00d      	b.n	8002790 <mtr_mov+0x54>
	}
	else if (motor == motorB) {
 8002774:	4b09      	ldr	r3, [pc, #36]	; (800279c <mtr_mov+0x60>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	429a      	cmp	r2, r3
 800277c:	d108      	bne.n	8002790 <mtr_mov+0x54>
		mtrB_mov(motor->dir, motor->pwmVal);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	785a      	ldrb	r2, [r3, #1]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	b29b      	uxth	r3, r3
 8002788:	4619      	mov	r1, r3
 800278a:	4610      	mov	r0, r2
 800278c:	f7ff ff7c 	bl	8002688 <mtrB_mov>
	}
}
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	2000051c 	.word	0x2000051c
 800279c:	20000520 	.word	0x20000520

080027a0 <mtr_SetParamAndMove>:

void mtr_SetParamAndMove(MotorData* motor, uint8_t param_dir, uint32_t param_pwmVal) {
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	460b      	mov	r3, r1
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	72fb      	strb	r3, [r7, #11]
	motor->dir = param_dir;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	7afa      	ldrb	r2, [r7, #11]
 80027b2:	705a      	strb	r2, [r3, #1]
	motor->pwmVal = param_pwmVal;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	605a      	str	r2, [r3, #4]
	mtr_mov(motor);
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f7ff ffbe 	bl	800273c <mtr_mov>
}
 80027c0:	bf00      	nop
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <mtr_continue>:
}

/*
 * Restore movement, is called in mtr_mov() if the suspend status is on
 */
void mtr_continue() {
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	if (!motorA->suspend) return;	// Not suspended or likely an error
 80027cc:	4b2f      	ldr	r3, [pc, #188]	; (800288c <mtr_continue+0xc4>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d058      	beq.n	8002888 <mtr_continue+0xc0>

	if ((motorA->suspend == SUS_BACK) || (motorA->suspend == SUS_STOPPID)) {	// Needs SOSBack
 80027d6:	4b2d      	ldr	r3, [pc, #180]	; (800288c <mtr_continue+0xc4>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d004      	beq.n	80027ea <mtr_continue+0x22>
 80027e0:	4b2a      	ldr	r3, [pc, #168]	; (800288c <mtr_continue+0xc4>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b03      	cmp	r3, #3
 80027e8:	d101      	bne.n	80027ee <mtr_continue+0x26>
		mtr_SOSBack();
 80027ea:	f000 f857 	bl	800289c <mtr_SOSBack>
		//HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_RESET);
	}
	if (motorA->suspend == SUS_STOPPID) {	// Stop PID, do not restore movement
 80027ee:	4b27      	ldr	r3, [pc, #156]	; (800288c <mtr_continue+0xc4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b03      	cmp	r3, #3
 80027f6:	d102      	bne.n	80027fe <mtr_continue+0x36>
		stopPID();
 80027f8:	f000 f996 	bl	8002b28 <stopPID>
 80027fc:	e033      	b.n	8002866 <mtr_continue+0x9e>
	}
	else {									// Restore movement, in case of SUS_BACK
		turnServo(backup->servoDir);
 80027fe:	4b24      	ldr	r3, [pc, #144]	; (8002890 <mtr_continue+0xc8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f001 f829 	bl	800385c <turnServo>
		motorA->dir = backup->mtrADir;
 800280a:	4b21      	ldr	r3, [pc, #132]	; (8002890 <mtr_continue+0xc8>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	4b1f      	ldr	r3, [pc, #124]	; (800288c <mtr_continue+0xc4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	7852      	ldrb	r2, [r2, #1]
 8002814:	705a      	strb	r2, [r3, #1]
		motorA->pwmVal = backup->mtrAPWM;
 8002816:	4b1e      	ldr	r3, [pc, #120]	; (8002890 <mtr_continue+0xc8>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	4b1c      	ldr	r3, [pc, #112]	; (800288c <mtr_continue+0xc4>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6852      	ldr	r2, [r2, #4]
 8002820:	605a      	str	r2, [r3, #4]
		motorB->dir = backup->mtrBDir;
 8002822:	4b1b      	ldr	r3, [pc, #108]	; (8002890 <mtr_continue+0xc8>)
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	4b1b      	ldr	r3, [pc, #108]	; (8002894 <mtr_continue+0xcc>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	7892      	ldrb	r2, [r2, #2]
 800282c:	705a      	strb	r2, [r3, #1]
		motorB->pwmVal = backup->mtrBPWM;
 800282e:	4b18      	ldr	r3, [pc, #96]	; (8002890 <mtr_continue+0xc8>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	4b18      	ldr	r3, [pc, #96]	; (8002894 <mtr_continue+0xcc>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6892      	ldr	r2, [r2, #8]
 8002838:	605a      	str	r2, [r3, #4]
		mtrA_mov(motorA->dir, motorA->pwmVal);
 800283a:	4b14      	ldr	r3, [pc, #80]	; (800288c <mtr_continue+0xc4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	785a      	ldrb	r2, [r3, #1]
 8002840:	4b12      	ldr	r3, [pc, #72]	; (800288c <mtr_continue+0xc4>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	b29b      	uxth	r3, r3
 8002848:	4619      	mov	r1, r3
 800284a:	4610      	mov	r0, r2
 800284c:	f7ff fee8 	bl	8002620 <mtrA_mov>
		mtrB_mov(motorB->dir, motorB->pwmVal);
 8002850:	4b10      	ldr	r3, [pc, #64]	; (8002894 <mtr_continue+0xcc>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	785a      	ldrb	r2, [r3, #1]
 8002856:	4b0f      	ldr	r3, [pc, #60]	; (8002894 <mtr_continue+0xcc>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	b29b      	uxth	r3, r3
 800285e:	4619      	mov	r1, r3
 8002860:	4610      	mov	r0, r2
 8002862:	f7ff ff11 	bl	8002688 <mtrB_mov>
	}
	backup_reset();
 8002866:	f7ff fdf3 	bl	8002450 <backup_reset>
	motorA->suspend = 0;
 800286a:	4b08      	ldr	r3, [pc, #32]	; (800288c <mtr_continue+0xc4>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]
	motorB->suspend = 0;
 8002872:	4b08      	ldr	r3, [pc, #32]	; (8002894 <mtr_continue+0xcc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_SET);
 800287a:	2201      	movs	r2, #1
 800287c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002880:	4805      	ldr	r0, [pc, #20]	; (8002898 <mtr_continue+0xd0>)
 8002882:	f001 ffe9 	bl	8004858 <HAL_GPIO_WritePin>
 8002886:	e000      	b.n	800288a <mtr_continue+0xc2>
	if (!motorA->suspend) return;	// Not suspended or likely an error
 8002888:	bf00      	nop
}
 800288a:	bd80      	pop	{r7, pc}
 800288c:	2000051c 	.word	0x2000051c
 8002890:	2000052c 	.word	0x2000052c
 8002894:	20000520 	.word	0x20000520
 8002898:	40021000 	.word	0x40021000

0800289c <mtr_SOSBack>:

/* Used in emergency cases when car is too close to obstacles only */
float mtr_SOSBack() {
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	mtrA_mov(DIR_BCK, 1800);
 80028a0:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 80028a4:	2000      	movs	r0, #0
 80028a6:	f7ff febb 	bl	8002620 <mtrA_mov>
	mtrB_mov(DIR_BCK, 1800);
 80028aa:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 80028ae:	2000      	movs	r0, #0
 80028b0:	f7ff feea 	bl	8002688 <mtrB_mov>
	osDelay(500);
 80028b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80028b8:	f006 f916 	bl	8008ae8 <osDelay>
	mtr_stop();
 80028bc:	f7ff ff18 	bl	80026f0 <mtr_stop>
	return SOSBACK_DIST_CNT / CNT_PER_CM;
 80028c0:	4b02      	ldr	r3, [pc, #8]	; (80028cc <mtr_SOSBack+0x30>)
 80028c2:	ee07 3a90 	vmov	s15, r3
}
 80028c6:	eeb0 0a67 	vmov.f32	s0, s15
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	c12eb4b4 	.word	0xc12eb4b4

080028d0 <mtr_mov_cnt>:

void mtr_mov_cnt(int target_A, int target_B) {
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
	mtrA_init((int16_t)target_A, 1.2, 0.05, 0.0001, 1);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	b21b      	sxth	r3, r3
 80028de:	2201      	movs	r2, #1
 80028e0:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002970 <mtr_mov_cnt+0xa0>
 80028e4:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8002974 <mtr_mov_cnt+0xa4>
 80028e8:	2101      	movs	r1, #1
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff fdce 	bl	800248c <mtrA_init>
	mtrB_init((int16_t)target_B, 1.2, 0.05, 0.0001, 1);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b21b      	sxth	r3, r3
 80028f4:	2201      	movs	r2, #1
 80028f6:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8002970 <mtr_mov_cnt+0xa0>
 80028fa:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8002974 <mtr_mov_cnt+0xa4>
 80028fe:	2101      	movs	r1, #1
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff fe29 	bl	8002558 <mtrB_init>
	while ((abs(motorAPID->error) > MAX_PID_ERR) || (abs(motorBPID->error) > MAX_PID_ERR)) {
 8002906:	e019      	b.n	800293c <mtr_mov_cnt+0x6c>
		PID_Control(motorA, motorAPID);
 8002908:	4b1b      	ldr	r3, [pc, #108]	; (8002978 <mtr_mov_cnt+0xa8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a1b      	ldr	r2, [pc, #108]	; (800297c <mtr_mov_cnt+0xac>)
 800290e:	6812      	ldr	r2, [r2, #0]
 8002910:	4611      	mov	r1, r2
 8002912:	4618      	mov	r0, r3
 8002914:	f000 f85c 	bl	80029d0 <PID_Control>
		PID_Control(motorB, motorBPID);
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <mtr_mov_cnt+0xb0>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a19      	ldr	r2, [pc, #100]	; (8002984 <mtr_mov_cnt+0xb4>)
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	4611      	mov	r1, r2
 8002922:	4618      	mov	r0, r3
 8002924:	f000 f854 	bl	80029d0 <PID_Control>
		mtr_mov(motorA);
 8002928:	4b13      	ldr	r3, [pc, #76]	; (8002978 <mtr_mov_cnt+0xa8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4618      	mov	r0, r3
 800292e:	f7ff ff05 	bl	800273c <mtr_mov>
		mtr_mov(motorB);
 8002932:	4b13      	ldr	r3, [pc, #76]	; (8002980 <mtr_mov_cnt+0xb0>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff ff00 	bl	800273c <mtr_mov>
	while ((abs(motorAPID->error) > MAX_PID_ERR) || (abs(motorBPID->error) > MAX_PID_ERR)) {
 800293c:	4b0f      	ldr	r3, [pc, #60]	; (800297c <mtr_mov_cnt+0xac>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	bfb8      	it	lt
 8002948:	425b      	neglt	r3, r3
 800294a:	b29b      	uxth	r3, r3
 800294c:	2b32      	cmp	r3, #50	; 0x32
 800294e:	d8db      	bhi.n	8002908 <mtr_mov_cnt+0x38>
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <mtr_mov_cnt+0xb4>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002958:	2b00      	cmp	r3, #0
 800295a:	bfb8      	it	lt
 800295c:	425b      	neglt	r3, r3
 800295e:	b29b      	uxth	r3, r3
 8002960:	2b32      	cmp	r3, #50	; 0x32
 8002962:	d8d1      	bhi.n	8002908 <mtr_mov_cnt+0x38>
	}
	mtr_stop();
 8002964:	f7ff fec4 	bl	80026f0 <mtr_stop>
}
 8002968:	bf00      	nop
 800296a:	3708      	adds	r7, #8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	38d1b717 	.word	0x38d1b717
 8002974:	3d4ccccd 	.word	0x3d4ccccd
 8002978:	2000051c 	.word	0x2000051c
 800297c:	20000524 	.word	0x20000524
 8002980:	20000520 	.word	0x20000520
 8002984:	20000528 	.word	0x20000528

08002988 <mtr_mov_cm>:
	}
	mtr_stop();
}


void mtr_mov_cm(float cm_A, float cm_B) {
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002992:	edc7 0a00 	vstr	s1, [r7]
	mtr_mov_cnt((int)(cm_A * CNT_PER_CM), (int)(cm_B * CNT_PER_CM));
 8002996:	edd7 7a01 	vldr	s15, [r7, #4]
 800299a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80029cc <mtr_mov_cm+0x44>
 800299e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029a2:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80029a6:	edd7 7a00 	vldr	s15, [r7]
 80029aa:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80029cc <mtr_mov_cm+0x44>
 80029ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029b6:	ee17 1a90 	vmov	r1, s15
 80029ba:	ee16 0a90 	vmov	r0, s13
 80029be:	f7ff ff87 	bl	80028d0 <mtr_mov_cnt>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	42928831 	.word	0x42928831

080029d0 <PID_Control>:

void PID_Control(MotorData* motor, MotorPIDData* motorPID) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
	  //Control Loop
	if (abs(motorPID->error)>MAX_PID_ERR) { //more than 100  difference
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	bfb8      	it	lt
 80029e4:	425b      	neglt	r3, r3
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	2b32      	cmp	r3, #50	; 0x32
 80029ea:	f240 8092 	bls.w	8002b12 <PID_Control+0x142>
  	    motorPID->error = motorPID->target - motorPID->count;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	809a      	strh	r2, [r3, #4]

  	    if (motorPID->error > 0)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	dd03      	ble.n	8002a1a <PID_Control+0x4a>
        	motor->dir = DIR_FWD;	// Forward
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	705a      	strb	r2, [r3, #1]
 8002a18:	e002      	b.n	8002a20 <PID_Control+0x50>
        else
        	motor->dir = DIR_BCK;	// Backward
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	705a      	strb	r2, [r3, #1]

        int32_t millisNow = HAL_GetTick();
 8002a20:	f001 fbaa 	bl	8004178 <HAL_GetTick>
 8002a24:	4603      	mov	r3, r0
 8002a26:	617b      	str	r3, [r7, #20]
        int32_t dt = (millisNow - motorPID->millisOld); // time elapsed in millisecond
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	697a      	ldr	r2, [r7, #20]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	613b      	str	r3, [r7, #16]
        motorPID->millisOld = millisNow; // store the current time for next round
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	611a      	str	r2, [r3, #16]

        motorPID->error_area = motorPID->error_area + motorPID->error * dt; // area under error for Ki
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a42:	4619      	mov	r1, r3
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	fb01 f303 	mul.w	r3, r1, r3
 8002a4a:	441a      	add	r2, r3
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	609a      	str	r2, [r3, #8]

        int32_t error_change = motorPID->error - motorPID->error_old; // change in error
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a56:	461a      	mov	r2, r3
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	60fb      	str	r3, [r7, #12]
        motorPID->error_old = motorPID->error; //store the error for next round
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a66:	461a      	mov	r2, r3
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	60da      	str	r2, [r3, #12]
        float error_rate = (float)error_change / dt; // for Kd
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	ee07 3a90 	vmov	s15, r3
 8002a72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	ee07 3a90 	vmov	s15, r3
 8002a7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a84:	edc7 7a02 	vstr	s15, [r7, #8]

        motor->pwmVal = abs((int32_t)(motorPID->error * motorPID->Kp + motorPID->error_area * motorPID->Ki + error_rate * motorPID->Kd)) / 2;  // PID
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a8e:	ee07 3a90 	vmov	s15, r3
 8002a92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	ee07 3a90 	vmov	s15, r3
 8002aa8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	edd3 7a07 	vldr	s15, [r3, #28]
 8002ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	edd3 6a06 	vldr	s13, [r3, #24]
 8002ac0:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ac4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002acc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ad0:	ee17 3a90 	vmov	r3, s15
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bfb8      	it	lt
 8002ad8:	425b      	neglt	r3, r3
 8002ada:	0fda      	lsrs	r2, r3, #31
 8002adc:	4413      	add	r3, r2
 8002ade:	105b      	asrs	r3, r3, #1
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	605a      	str	r2, [r3, #4]
        osDelay(10);
 8002ae6:	200a      	movs	r0, #10
 8002ae8:	f005 fffe 	bl	8008ae8 <osDelay>
        if (motor->pwmVal > MAX_SPEED)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8002af4:	d303      	bcc.n	8002afe <PID_Control+0x12e>
        	motor->pwmVal = MAX_SPEED;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002afc:	605a      	str	r2, [r3, #4]
        if (motor->pwmVal < MIN_SPEED)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8002b06:	d20a      	bcs.n	8002b1e <PID_Control+0x14e>
        	motor-> pwmVal = MIN_SPEED;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002b0e:	605a      	str	r2, [r3, #4]
	} // if loop
	else {
		motor->dir = DIR_FWD;
		motor->pwmVal = 0;
	}
}
 8002b10:	e005      	b.n	8002b1e <PID_Control+0x14e>
		motor->dir = DIR_FWD;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	705a      	strb	r2, [r3, #1]
		motor->pwmVal = 0;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	605a      	str	r2, [r3, #4]
}
 8002b1e:	bf00      	nop
 8002b20:	3718      	adds	r7, #24
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <stopPID>:

void stopPID() {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
	motorAPID->error = 0;
 8002b2c:	4b16      	ldr	r3, [pc, #88]	; (8002b88 <stopPID+0x60>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2200      	movs	r2, #0
 8002b32:	809a      	strh	r2, [r3, #4]
	motorBPID->error = 0;
 8002b34:	4b15      	ldr	r3, [pc, #84]	; (8002b8c <stopPID+0x64>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	809a      	strh	r2, [r3, #4]
	motorAPID->target = motorAPID->count;
 8002b3c:	4b12      	ldr	r3, [pc, #72]	; (8002b88 <stopPID+0x60>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <stopPID+0x60>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002b48:	805a      	strh	r2, [r3, #2]
	motorBPID->target = motorBPID->count;
 8002b4a:	4b10      	ldr	r3, [pc, #64]	; (8002b8c <stopPID+0x64>)
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	4b0f      	ldr	r3, [pc, #60]	; (8002b8c <stopPID+0x64>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002b56:	805a      	strh	r2, [r3, #2]
	mtr_stop();
 8002b58:	f7ff fdca 	bl	80026f0 <mtr_stop>
	// Also clear backup
	backup->mtrADir = DIR_FWD;
 8002b5c:	4b0c      	ldr	r3, [pc, #48]	; (8002b90 <stopPID+0x68>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2201      	movs	r2, #1
 8002b62:	705a      	strb	r2, [r3, #1]
	backup->mtrBDir = DIR_FWD;
 8002b64:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <stopPID+0x68>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	709a      	strb	r2, [r3, #2]
	backup->mtrAPWM = 0;
 8002b6c:	4b08      	ldr	r3, [pc, #32]	; (8002b90 <stopPID+0x68>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2200      	movs	r2, #0
 8002b72:	605a      	str	r2, [r3, #4]
	backup->mtrBPWM = 0;
 8002b74:	4b06      	ldr	r3, [pc, #24]	; (8002b90 <stopPID+0x68>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	609a      	str	r2, [r3, #8]
	backup->servoDir = STRAIGHT;
 8002b7c:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <stopPID+0x68>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2201      	movs	r2, #1
 8002b82:	701a      	strb	r2, [r3, #0]
}
 8002b84:	bf00      	nop
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	20000524 	.word	0x20000524
 8002b8c:	20000528 	.word	0x20000528
 8002b90:	2000052c 	.word	0x2000052c

08002b94 <turn>:

void turn(float turning_angle) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b088      	sub	sp, #32
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (abs(turning_angle) < MAX_ORI_ERR)		// Too small, turn may not be accurate
 8002b9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ba2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ba6:	ee17 3a90 	vmov	r3, s15
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	bfb8      	it	lt
 8002bae:	425b      	neglt	r3, r3
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bb8:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002bbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc4:	f100 814a 	bmi.w	8002e5c <turn+0x2c8>
		return;
	if ((turning_angle < 0) || (turning_angle >= 360))	// Invalid turning angle
 8002bc8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd4:	f100 8144 	bmi.w	8002e60 <turn+0x2cc>
 8002bd8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bdc:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8002e68 <turn+0x2d4>
 8002be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be8:	f280 813a 	bge.w	8002e60 <turn+0x2cc>
		return;

	float target_ori = (*ori) + turning_angle;
 8002bec:	4b9f      	ldr	r3, [pc, #636]	; (8002e6c <turn+0x2d8>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	edd3 7a00 	vldr	s15, [r3]
 8002bf4:	ed97 7a01 	vldr	s14, [r7, #4]
 8002bf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bfc:	edc7 7a07 	vstr	s15, [r7, #28]
	while (target_ori >= 360) target_ori -= 360;
 8002c00:	e007      	b.n	8002c12 <turn+0x7e>
 8002c02:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c06:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8002e68 <turn+0x2d4>
 8002c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c0e:	edc7 7a07 	vstr	s15, [r7, #28]
 8002c12:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c16:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8002e68 <turn+0x2d4>
 8002c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c22:	daee      	bge.n	8002c02 <turn+0x6e>
	while (target_ori < 0) target_ori += 360;
 8002c24:	e007      	b.n	8002c36 <turn+0xa2>
 8002c26:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c2a:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8002e68 <turn+0x2d4>
 8002c2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c32:	edc7 7a07 	vstr	s15, [r7, #28]
 8002c36:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c42:	d4f0      	bmi.n	8002c26 <turn+0x92>

	uint8_t near_0 = 0;
 8002c44:	2300      	movs	r3, #0
 8002c46:	76fb      	strb	r3, [r7, #27]
	if ((target_ori < MAX_ORI_ERR) || (target_ori > 360 - MAX_ORI_ERR)) {
 8002c48:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c4c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c58:	d408      	bmi.n	8002c6c <turn+0xd8>
 8002c5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c5e:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8002e70 <turn+0x2dc>
 8002c62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6a:	dd01      	ble.n	8002c70 <turn+0xdc>
		near_0 = 1;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	76fb      	strb	r3, [r7, #27]
	}

	uint8_t mtr_dir = 1;	// 0: stop, 1: fwd, 2: bck
 8002c70:	2301      	movs	r3, #1
 8002c72:	76bb      	strb	r3, [r7, #26]

	while (mtr_dir) {
 8002c74:	e0eb      	b.n	8002e4e <turn+0x2ba>
		if (turning_angle <= 180) {	// Turn left
 8002c76:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c7a:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8002e74 <turn+0x2e0>
 8002c7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c86:	d82e      	bhi.n	8002ce6 <turn+0x152>
			if (mtr_dir == 1) {
 8002c88:	7ebb      	ldrb	r3, [r7, #26]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d115      	bne.n	8002cba <turn+0x126>
				turnServo(LEFT);
 8002c8e:	2000      	movs	r0, #0
 8002c90:	f000 fde4 	bl	800385c <turnServo>
				mtr_SetParamAndMove(motorA, DIR_FWD, 1500);
 8002c94:	4b78      	ldr	r3, [pc, #480]	; (8002e78 <turn+0x2e4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff fd7e 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_FWD, 1500);
 8002ca4:	4b75      	ldr	r3, [pc, #468]	; (8002e7c <turn+0x2e8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002cac:	2101      	movs	r1, #1
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff fd76 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_dir = 2;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	76bb      	strb	r3, [r7, #26]
 8002cb8:	e043      	b.n	8002d42 <turn+0x1ae>
			}
			else {
				turnServo(RIGHT);
 8002cba:	2002      	movs	r0, #2
 8002cbc:	f000 fdce 	bl	800385c <turnServo>
				mtr_SetParamAndMove(motorA, DIR_BCK, 1500);
 8002cc0:	4b6d      	ldr	r3, [pc, #436]	; (8002e78 <turn+0x2e4>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002cc8:	2100      	movs	r1, #0
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fd68 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_BCK, 1500);
 8002cd0:	4b6a      	ldr	r3, [pc, #424]	; (8002e7c <turn+0x2e8>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002cd8:	2100      	movs	r1, #0
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff fd60 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_dir = 1;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	76bb      	strb	r3, [r7, #26]
 8002ce4:	e02d      	b.n	8002d42 <turn+0x1ae>
			}
		}
		else {						// Turn right
			if (mtr_dir == 1) {
 8002ce6:	7ebb      	ldrb	r3, [r7, #26]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d115      	bne.n	8002d18 <turn+0x184>
				turnServo(RIGHT);
 8002cec:	2002      	movs	r0, #2
 8002cee:	f000 fdb5 	bl	800385c <turnServo>
				mtr_SetParamAndMove(motorA, DIR_FWD, 1500);
 8002cf2:	4b61      	ldr	r3, [pc, #388]	; (8002e78 <turn+0x2e4>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff fd4f 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_FWD, 1500);
 8002d02:	4b5e      	ldr	r3, [pc, #376]	; (8002e7c <turn+0x2e8>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fd47 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_dir = 2;
 8002d12:	2302      	movs	r3, #2
 8002d14:	76bb      	strb	r3, [r7, #26]
 8002d16:	e014      	b.n	8002d42 <turn+0x1ae>
			}
			else {
				turnServo(LEFT);
 8002d18:	2000      	movs	r0, #0
 8002d1a:	f000 fd9f 	bl	800385c <turnServo>
				mtr_SetParamAndMove(motorA, DIR_BCK, 1500);
 8002d1e:	4b56      	ldr	r3, [pc, #344]	; (8002e78 <turn+0x2e4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002d26:	2100      	movs	r1, #0
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff fd39 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_BCK, 1500);
 8002d2e:	4b53      	ldr	r3, [pc, #332]	; (8002e7c <turn+0x2e8>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002d36:	2100      	movs	r1, #0
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff fd31 	bl	80027a0 <mtr_SetParamAndMove>
				mtr_dir = 1;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	76bb      	strb	r3, [r7, #26]
			}
		}

		// Poll orientation value and break if needed
		if (!near_0) {
 8002d42:	7efb      	ldrb	r3, [r7, #27]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d129      	bne.n	8002d9c <turn+0x208>
			for (int i = 0; i < 250; i++) {
 8002d48:	2300      	movs	r3, #0
 8002d4a:	617b      	str	r3, [r7, #20]
 8002d4c:	e022      	b.n	8002d94 <turn+0x200>
				if (abs((*ori) - target_ori) < MAX_ORI_ERR) {
 8002d4e:	4b47      	ldr	r3, [pc, #284]	; (8002e6c <turn+0x2d8>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	ed93 7a00 	vldr	s14, [r3]
 8002d56:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d62:	ee17 3a90 	vmov	r3, s15
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	bfb8      	it	lt
 8002d6a:	425b      	neglt	r3, r3
 8002d6c:	ee07 3a90 	vmov	s15, r3
 8002d70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d74:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002d78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d80:	d502      	bpl.n	8002d88 <turn+0x1f4>
					mtr_dir = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	76bb      	strb	r3, [r7, #26]
					break;
 8002d86:	e060      	b.n	8002e4a <turn+0x2b6>
				}
				osDelay(2);
 8002d88:	2002      	movs	r0, #2
 8002d8a:	f005 fead 	bl	8008ae8 <osDelay>
			for (int i = 0; i < 250; i++) {
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	3301      	adds	r3, #1
 8002d92:	617b      	str	r3, [r7, #20]
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	2bf9      	cmp	r3, #249	; 0xf9
 8002d98:	ddd9      	ble.n	8002d4e <turn+0x1ba>
 8002d9a:	e056      	b.n	8002e4a <turn+0x2b6>
			}
		}
		else {
			float bound_lo, bound_hi;
			if (target_ori > 350) {
 8002d9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002da0:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8002e80 <turn+0x2ec>
 8002da4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dac:	dd14      	ble.n	8002dd8 <turn+0x244>
				bound_lo = target_ori - MAX_ORI_ERR;
 8002dae:	edd7 7a07 	vldr	s15, [r7, #28]
 8002db2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002db6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dba:	edc7 7a04 	vstr	s15, [r7, #16]
				bound_hi = target_ori + MAX_ORI_ERR - 360;
 8002dbe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dc2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002dc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dca:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002e68 <turn+0x2d4>
 8002dce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dd2:	edc7 7a03 	vstr	s15, [r7, #12]
 8002dd6:	e013      	b.n	8002e00 <turn+0x26c>
			}
			else {
				bound_lo = target_ori - MAX_ORI_ERR + 360;
 8002dd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ddc:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002de0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002de4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002e68 <turn+0x2d4>
 8002de8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dec:	edc7 7a04 	vstr	s15, [r7, #16]
				bound_hi = target_ori + MAX_ORI_ERR;
 8002df0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002df4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002df8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dfc:	edc7 7a03 	vstr	s15, [r7, #12]
			}
			for (int i = 0; i < 250; i++) {
 8002e00:	2300      	movs	r3, #0
 8002e02:	60bb      	str	r3, [r7, #8]
 8002e04:	e01e      	b.n	8002e44 <turn+0x2b0>
				if (((*ori) > bound_lo) || ((*ori) < bound_hi)) {
 8002e06:	4b19      	ldr	r3, [pc, #100]	; (8002e6c <turn+0x2d8>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	edd3 7a00 	vldr	s15, [r3]
 8002e0e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1a:	d40a      	bmi.n	8002e32 <turn+0x29e>
 8002e1c:	4b13      	ldr	r3, [pc, #76]	; (8002e6c <turn+0x2d8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	edd3 7a00 	vldr	s15, [r3]
 8002e24:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e30:	dd02      	ble.n	8002e38 <turn+0x2a4>
					mtr_dir = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	76bb      	strb	r3, [r7, #26]
					break;
 8002e36:	e008      	b.n	8002e4a <turn+0x2b6>
				}
				osDelay(2);
 8002e38:	2002      	movs	r0, #2
 8002e3a:	f005 fe55 	bl	8008ae8 <osDelay>
			for (int i = 0; i < 250; i++) {
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	3301      	adds	r3, #1
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2bf9      	cmp	r3, #249	; 0xf9
 8002e48:	dddd      	ble.n	8002e06 <turn+0x272>
			}
		}
		mtr_stop();
 8002e4a:	f7ff fc51 	bl	80026f0 <mtr_stop>
	while (mtr_dir) {
 8002e4e:	7ebb      	ldrb	r3, [r7, #26]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f47f af10 	bne.w	8002c76 <turn+0xe2>
	}
	mtr_stop();
 8002e56:	f7ff fc4b 	bl	80026f0 <mtr_stop>
 8002e5a:	e002      	b.n	8002e62 <turn+0x2ce>
		return;
 8002e5c:	bf00      	nop
 8002e5e:	e000      	b.n	8002e62 <turn+0x2ce>
		return;
 8002e60:	bf00      	nop
}
 8002e62:	3720      	adds	r7, #32
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	43b40000 	.word	0x43b40000
 8002e6c:	20000530 	.word	0x20000530
 8002e70:	43b34000 	.word	0x43b34000
 8002e74:	43340000 	.word	0x43340000
 8002e78:	2000051c 	.word	0x2000051c
 8002e7c:	20000520 	.word	0x20000520
 8002e80:	43af0000 	.word	0x43af0000

08002e84 <carTurn>:
/*
 * mtr_dir = { 0: stop, 1: fwd, 2: bck }
 * turning_angle only accept 90 (left) or 270 (right)
 */
void carTurn(uint8_t mtr_dir, float turning_angle) {
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	ed87 0a00 	vstr	s0, [r7]
 8002e90:	71fb      	strb	r3, [r7, #7]
	// Check validity of parameters
	if ((mtr_dir < 1) || (mtr_dir > 2))
 8002e92:	79fb      	ldrb	r3, [r7, #7]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 81be 	beq.w	8003216 <carTurn+0x392>
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	f200 81ba 	bhi.w	8003216 <carTurn+0x392>
		return;
	if ((turning_angle != 90) && (turning_angle != 270))
 8002ea2:	edd7 7a00 	vldr	s15, [r7]
 8002ea6:	ed9f 7ac7 	vldr	s14, [pc, #796]	; 80031c4 <carTurn+0x340>
 8002eaa:	eef4 7a47 	vcmp.f32	s15, s14
 8002eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb2:	d009      	beq.n	8002ec8 <carTurn+0x44>
 8002eb4:	edd7 7a00 	vldr	s15, [r7]
 8002eb8:	ed9f 7ac3 	vldr	s14, [pc, #780]	; 80031c8 <carTurn+0x344>
 8002ebc:	eef4 7a47 	vcmp.f32	s15, s14
 8002ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec4:	f040 81a9 	bne.w	800321a <carTurn+0x396>
		return;

	// Calculate target orientation
	float target_ori = (*ori) + turning_angle;
 8002ec8:	4bc0      	ldr	r3, [pc, #768]	; (80031cc <carTurn+0x348>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	edd3 7a00 	vldr	s15, [r3]
 8002ed0:	ed97 7a00 	vldr	s14, [r7]
 8002ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed8:	edc7 7a05 	vstr	s15, [r7, #20]
	while (target_ori >= 360) target_ori -= 360;
 8002edc:	e007      	b.n	8002eee <carTurn+0x6a>
 8002ede:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ee2:	ed9f 7abb 	vldr	s14, [pc, #748]	; 80031d0 <carTurn+0x34c>
 8002ee6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002eea:	edc7 7a05 	vstr	s15, [r7, #20]
 8002eee:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ef2:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 80031d0 <carTurn+0x34c>
 8002ef6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efe:	daee      	bge.n	8002ede <carTurn+0x5a>
	while (target_ori < 0) target_ori += 360;
 8002f00:	e007      	b.n	8002f12 <carTurn+0x8e>
 8002f02:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f06:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 80031d0 <carTurn+0x34c>
 8002f0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f0e:	edc7 7a05 	vstr	s15, [r7, #20]
 8002f12:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f1e:	d4f0      	bmi.n	8002f02 <carTurn+0x7e>

	// Adjustments for near 0 degree target orientation
	uint8_t near_0 = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	74fb      	strb	r3, [r7, #19]
	float bound_lo, bound_hi;
	if ((target_ori < MAX_ORI_ERR) || (target_ori > 360 - MAX_ORI_ERR)) {
 8002f24:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f28:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002f2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f34:	d408      	bmi.n	8002f48 <carTurn+0xc4>
 8002f36:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f3a:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80031d4 <carTurn+0x350>
 8002f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f46:	dd33      	ble.n	8002fb0 <carTurn+0x12c>
		near_0 = 1;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	74fb      	strb	r3, [r7, #19]
		if (target_ori > 350) {
 8002f4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f50:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 80031d8 <carTurn+0x354>
 8002f54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5c:	dd14      	ble.n	8002f88 <carTurn+0x104>
			bound_lo = target_ori - MAX_ORI_ERR;
 8002f5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f62:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002f66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f6a:	edc7 7a03 	vstr	s15, [r7, #12]
			bound_hi = target_ori + MAX_ORI_ERR - 360;
 8002f6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f72:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002f76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f7a:	ed9f 7a95 	vldr	s14, [pc, #596]	; 80031d0 <carTurn+0x34c>
 8002f7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f82:	edc7 7a02 	vstr	s15, [r7, #8]
 8002f86:	e013      	b.n	8002fb0 <carTurn+0x12c>
		}
		else {
			bound_lo = target_ori - MAX_ORI_ERR + 360;
 8002f88:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f8c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002f90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f94:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 80031d0 <carTurn+0x34c>
 8002f98:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f9c:	edc7 7a03 	vstr	s15, [r7, #12]
			bound_hi = target_ori + MAX_ORI_ERR;
 8002fa0:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fa4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002fa8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002fac:	edc7 7a02 	vstr	s15, [r7, #8]
		}
	}

	// Pre-turning adjustments
	if ((turning_angle == 90) && (mtr_dir == 1)) {
 8002fb0:	edd7 7a00 	vldr	s15, [r7]
 8002fb4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80031c4 <carTurn+0x340>
 8002fb8:	eef4 7a47 	vcmp.f32	s15, s14
 8002fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc0:	d109      	bne.n	8002fd6 <carTurn+0x152>
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d106      	bne.n	8002fd6 <carTurn+0x152>
		mtr_mov_cm(5.0, 5.0);
 8002fc8:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8002fcc:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8002fd0:	f7ff fcda 	bl	8002988 <mtr_mov_cm>
 8002fd4:	e037      	b.n	8003046 <carTurn+0x1c2>
	}
	else if ((turning_angle == 270) && (mtr_dir == 1)) {
 8002fd6:	edd7 7a00 	vldr	s15, [r7]
 8002fda:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 80031c8 <carTurn+0x344>
 8002fde:	eef4 7a47 	vcmp.f32	s15, s14
 8002fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe6:	d109      	bne.n	8002ffc <carTurn+0x178>
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d106      	bne.n	8002ffc <carTurn+0x178>
		mtr_mov_cm(9.0, 9.0);
 8002fee:	eef2 0a02 	vmov.f32	s1, #34	; 0x41100000  9.0
 8002ff2:	eeb2 0a02 	vmov.f32	s0, #34	; 0x41100000  9.0
 8002ff6:	f7ff fcc7 	bl	8002988 <mtr_mov_cm>
 8002ffa:	e024      	b.n	8003046 <carTurn+0x1c2>
	}
	else if ((turning_angle == 270) && (mtr_dir == 2)) {
 8002ffc:	edd7 7a00 	vldr	s15, [r7]
 8003000:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80031c8 <carTurn+0x344>
 8003004:	eef4 7a47 	vcmp.f32	s15, s14
 8003008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800300c:	d109      	bne.n	8003022 <carTurn+0x19e>
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	2b02      	cmp	r3, #2
 8003012:	d106      	bne.n	8003022 <carTurn+0x19e>
		mtr_mov_cm(11.5, 11.5);
 8003014:	eef2 0a07 	vmov.f32	s1, #39	; 0x41380000  11.5
 8003018:	eeb2 0a07 	vmov.f32	s0, #39	; 0x41380000  11.5
 800301c:	f7ff fcb4 	bl	8002988 <mtr_mov_cm>
 8003020:	e011      	b.n	8003046 <carTurn+0x1c2>
	}
	else if ((turning_angle == 90) && (mtr_dir == 2)) {
 8003022:	edd7 7a00 	vldr	s15, [r7]
 8003026:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80031c4 <carTurn+0x340>
 800302a:	eef4 7a47 	vcmp.f32	s15, s14
 800302e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003032:	d108      	bne.n	8003046 <carTurn+0x1c2>
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	2b02      	cmp	r3, #2
 8003038:	d105      	bne.n	8003046 <carTurn+0x1c2>
		mtr_mov_cm(10.5, 10.5);
 800303a:	eef2 0a05 	vmov.f32	s1, #37	; 0x41280000  10.5
 800303e:	eeb2 0a05 	vmov.f32	s0, #37	; 0x41280000  10.5
 8003042:	f7ff fca1 	bl	8002988 <mtr_mov_cm>
	}
	mtr_stop();
 8003046:	f7ff fb53 	bl	80026f0 <mtr_stop>
	osDelay(200);
 800304a:	20c8      	movs	r0, #200	; 0xc8
 800304c:	f005 fd4c 	bl	8008ae8 <osDelay>
	// Start servo and motor in turn direction
	if (((turning_angle == 90) && (mtr_dir == 1)) || ((turning_angle == 270) && (mtr_dir == 2))) {
 8003050:	edd7 7a00 	vldr	s15, [r7]
 8003054:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80031c4 <carTurn+0x340>
 8003058:	eef4 7a47 	vcmp.f32	s15, s14
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	d102      	bne.n	8003068 <carTurn+0x1e4>
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	2b01      	cmp	r3, #1
 8003066:	d00b      	beq.n	8003080 <carTurn+0x1fc>
 8003068:	edd7 7a00 	vldr	s15, [r7]
 800306c:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80031c8 <carTurn+0x344>
 8003070:	eef4 7a47 	vcmp.f32	s15, s14
 8003074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003078:	d106      	bne.n	8003088 <carTurn+0x204>
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	2b02      	cmp	r3, #2
 800307e:	d103      	bne.n	8003088 <carTurn+0x204>
		turnServo(LEFT);
 8003080:	2000      	movs	r0, #0
 8003082:	f000 fbeb 	bl	800385c <turnServo>
 8003086:	e002      	b.n	800308e <carTurn+0x20a>
	}
	else {
		turnServo(RIGHT);
 8003088:	2002      	movs	r0, #2
 800308a:	f000 fbe7 	bl	800385c <turnServo>
	}
	osDelay(200);
 800308e:	20c8      	movs	r0, #200	; 0xc8
 8003090:	f005 fd2a 	bl	8008ae8 <osDelay>
	if (mtr_dir == 1) {
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d110      	bne.n	80030bc <carTurn+0x238>
		mtr_SetParamAndMove(motorA, DIR_FWD, 1800);
 800309a:	4b50      	ldr	r3, [pc, #320]	; (80031dc <carTurn+0x358>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80030a2:	2101      	movs	r1, #1
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff fb7b 	bl	80027a0 <mtr_SetParamAndMove>
		mtr_SetParamAndMove(motorB, DIR_FWD, 1800);
 80030aa:	4b4d      	ldr	r3, [pc, #308]	; (80031e0 <carTurn+0x35c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80030b2:	2101      	movs	r1, #1
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff fb73 	bl	80027a0 <mtr_SetParamAndMove>
 80030ba:	e00f      	b.n	80030dc <carTurn+0x258>
	}
	else {
		mtr_SetParamAndMove(motorA, DIR_BCK, 2000);
 80030bc:	4b47      	ldr	r3, [pc, #284]	; (80031dc <carTurn+0x358>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80030c4:	2100      	movs	r1, #0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff fb6a 	bl	80027a0 <mtr_SetParamAndMove>
		mtr_SetParamAndMove(motorB, DIR_BCK, 2000);
 80030cc:	4b44      	ldr	r3, [pc, #272]	; (80031e0 <carTurn+0x35c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80030d4:	2100      	movs	r1, #0
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff fb62 	bl	80027a0 <mtr_SetParamAndMove>
	}

	// Polling orientation and break when target reached
	while (1) {
		if (!near_0) {
 80030dc:	7cfb      	ldrb	r3, [r7, #19]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d11a      	bne.n	8003118 <carTurn+0x294>
			if (abs((*ori) - target_ori) < MAX_ORI_ERR) {
 80030e2:	4b3a      	ldr	r3, [pc, #232]	; (80031cc <carTurn+0x348>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	ed93 7a00 	vldr	s14, [r3]
 80030ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80030ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030f6:	ee17 3a90 	vmov	r3, s15
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	bfb8      	it	lt
 80030fe:	425b      	neglt	r3, r3
 8003100:	ee07 3a90 	vmov	s15, r3
 8003104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003108:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800310c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003114:	d41a      	bmi.n	800314c <carTurn+0x2c8>
 8003116:	e015      	b.n	8003144 <carTurn+0x2c0>
				break;
			}
		}
		else {
			if (((*ori) > bound_lo) || ((*ori) < bound_hi)) {
 8003118:	4b2c      	ldr	r3, [pc, #176]	; (80031cc <carTurn+0x348>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	edd3 7a00 	vldr	s15, [r3]
 8003120:	ed97 7a03 	vldr	s14, [r7, #12]
 8003124:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800312c:	d40f      	bmi.n	800314e <carTurn+0x2ca>
 800312e:	4b27      	ldr	r3, [pc, #156]	; (80031cc <carTurn+0x348>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	edd3 7a00 	vldr	s15, [r3]
 8003136:	ed97 7a02 	vldr	s14, [r7, #8]
 800313a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800313e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003142:	dc04      	bgt.n	800314e <carTurn+0x2ca>
				break;
			}
		}
		osDelay(2);
 8003144:	2002      	movs	r0, #2
 8003146:	f005 fccf 	bl	8008ae8 <osDelay>
		if (!near_0) {
 800314a:	e7c7      	b.n	80030dc <carTurn+0x258>
				break;
 800314c:	bf00      	nop
	}
	mtr_stop();
 800314e:	f7ff facf 	bl	80026f0 <mtr_stop>

	// Post-turning adjustments
	if ((turning_angle == 90) && (mtr_dir == 1)) {
 8003152:	edd7 7a00 	vldr	s15, [r7]
 8003156:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80031c4 <carTurn+0x340>
 800315a:	eef4 7a47 	vcmp.f32	s15, s14
 800315e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003162:	d109      	bne.n	8003178 <carTurn+0x2f4>
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d106      	bne.n	8003178 <carTurn+0x2f4>
		mtr_mov_cm(-11.5, -11.5);
 800316a:	eefa 0a07 	vmov.f32	s1, #167	; 0xc1380000 -11.5
 800316e:	eeba 0a07 	vmov.f32	s0, #167	; 0xc1380000 -11.5
 8003172:	f7ff fc09 	bl	8002988 <mtr_mov_cm>
 8003176:	e051      	b.n	800321c <carTurn+0x398>
	}
	else if ((turning_angle == 270) && (mtr_dir == 1)) {
 8003178:	edd7 7a00 	vldr	s15, [r7]
 800317c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80031c8 <carTurn+0x344>
 8003180:	eef4 7a47 	vcmp.f32	s15, s14
 8003184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003188:	d109      	bne.n	800319e <carTurn+0x31a>
 800318a:	79fb      	ldrb	r3, [r7, #7]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d106      	bne.n	800319e <carTurn+0x31a>
		mtr_mov_cm(-9.3, -9.3);
 8003190:	eddf 0a14 	vldr	s1, [pc, #80]	; 80031e4 <carTurn+0x360>
 8003194:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80031e4 <carTurn+0x360>
 8003198:	f7ff fbf6 	bl	8002988 <mtr_mov_cm>
 800319c:	e03e      	b.n	800321c <carTurn+0x398>
	}
	else if ((turning_angle == 270) && (mtr_dir == 2)) {
 800319e:	edd7 7a00 	vldr	s15, [r7]
 80031a2:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80031c8 <carTurn+0x344>
 80031a6:	eef4 7a47 	vcmp.f32	s15, s14
 80031aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ae:	d11f      	bne.n	80031f0 <carTurn+0x36c>
 80031b0:	79fb      	ldrb	r3, [r7, #7]
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d11c      	bne.n	80031f0 <carTurn+0x36c>
		mtr_mov_cm(-6.0, -6.0);
 80031b6:	eef9 0a08 	vmov.f32	s1, #152	; 0xc0c00000 -6.0
 80031ba:	eeb9 0a08 	vmov.f32	s0, #152	; 0xc0c00000 -6.0
 80031be:	f7ff fbe3 	bl	8002988 <mtr_mov_cm>
 80031c2:	e02b      	b.n	800321c <carTurn+0x398>
 80031c4:	42b40000 	.word	0x42b40000
 80031c8:	43870000 	.word	0x43870000
 80031cc:	20000530 	.word	0x20000530
 80031d0:	43b40000 	.word	0x43b40000
 80031d4:	43b34000 	.word	0x43b34000
 80031d8:	43af0000 	.word	0x43af0000
 80031dc:	2000051c 	.word	0x2000051c
 80031e0:	20000520 	.word	0x20000520
 80031e4:	c114cccd 	.word	0xc114cccd
 80031e8:	42b40000 	.word	0x42b40000
 80031ec:	c1033333 	.word	0xc1033333
	}
	else if ((turning_angle == 90) && (mtr_dir == 2)) {
 80031f0:	edd7 7a00 	vldr	s15, [r7]
 80031f4:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 80031e8 <carTurn+0x364>
 80031f8:	eef4 7a47 	vcmp.f32	s15, s14
 80031fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003200:	d10c      	bne.n	800321c <carTurn+0x398>
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d109      	bne.n	800321c <carTurn+0x398>
		mtr_mov_cm(-8.2, -8.2);
 8003208:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 80031ec <carTurn+0x368>
 800320c:	ed1f 0a09 	vldr	s0, [pc, #-36]	; 80031ec <carTurn+0x368>
 8003210:	f7ff fbba 	bl	8002988 <mtr_mov_cm>
 8003214:	e002      	b.n	800321c <carTurn+0x398>
		return;
 8003216:	bf00      	nop
 8003218:	e000      	b.n	800321c <carTurn+0x398>
		return;
 800321a:	bf00      	nop
	}
}
 800321c:	3718      	adds	r7, #24
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop

08003224 <executeInstruction>:

/*
 * @brief Run instruction inst
 * @retval Distance moved in cm (linear). If execute turn, always return 0 even if SOSBack is called.
 */
float executeInstruction(Instruction* inst, CompleteError* cpltErr) {
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
	float retval;
	if (inst->type == INST_TYPE_GOSTRAIGHT) {
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	785b      	ldrb	r3, [r3, #1]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d12c      	bne.n	8003290 <executeInstruction+0x6c>
		mtr_mov_cm((float)inst->val, (float)inst->val);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800323c:	ee07 3a90 	vmov	s15, r3
 8003240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800324a:	ee07 3a10 	vmov	s14, r3
 800324e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003252:	eef0 0a47 	vmov.f32	s1, s14
 8003256:	eeb0 0a67 	vmov.f32	s0, s15
 800325a:	f7ff fb95 	bl	8002988 <mtr_mov_cm>
		retval = ((float)(motorAPID->count + motorBPID->count) / 2) / CNT_PER_CM;
 800325e:	4b37      	ldr	r3, [pc, #220]	; (800333c <executeInstruction+0x118>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003266:	461a      	mov	r2, r3
 8003268:	4b35      	ldr	r3, [pc, #212]	; (8003340 <executeInstruction+0x11c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003270:	4413      	add	r3, r2
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800327a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800327e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003282:	eddf 6a30 	vldr	s13, [pc, #192]	; 8003344 <executeInstruction+0x120>
 8003286:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800328a:	edc7 7a03 	vstr	s15, [r7, #12]
 800328e:	e046      	b.n	800331e <executeInstruction+0xfa>
	}
	else if (inst->type == INST_TYPE_TURN) {
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	785b      	ldrb	r3, [r3, #1]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d13f      	bne.n	8003318 <executeInstruction+0xf4>
		float turning_angle = (float)inst->val;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800329e:	ee07 3a90 	vmov	s15, r3
 80032a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032a6:	edc7 7a02 	vstr	s15, [r7, #8]
		if ((turning_angle >= 0) && (turning_angle < 360)) {
 80032aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80032ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b6:	db0d      	blt.n	80032d4 <executeInstruction+0xb0>
 80032b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80032bc:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003348 <executeInstruction+0x124>
 80032c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c8:	d504      	bpl.n	80032d4 <executeInstruction+0xb0>
			turn(turning_angle);
 80032ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80032ce:	f7ff fc61 	bl	8002b94 <turn>
 80032d2:	e01d      	b.n	8003310 <executeInstruction+0xec>
		}
		else if (turning_angle < 0) {
 80032d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80032d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e0:	d50b      	bpl.n	80032fa <executeInstruction+0xd6>
			carTurn(2, turning_angle + 360);
 80032e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80032e6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003348 <executeInstruction+0x124>
 80032ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032ee:	eeb0 0a67 	vmov.f32	s0, s15
 80032f2:	2002      	movs	r0, #2
 80032f4:	f7ff fdc6 	bl	8002e84 <carTurn>
 80032f8:	e00a      	b.n	8003310 <executeInstruction+0xec>
		}
		else {
			carTurn(1, turning_angle - 360);
 80032fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80032fe:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003348 <executeInstruction+0x124>
 8003302:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003306:	eeb0 0a67 	vmov.f32	s0, s15
 800330a:	2001      	movs	r0, #1
 800330c:	f7ff fdba 	bl	8002e84 <carTurn>
		}
		retval = 0;
 8003310:	f04f 0300 	mov.w	r3, #0
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	e002      	b.n	800331e <executeInstruction+0xfa>
	}
	else {
		return 0;
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	e007      	b.n	800332e <executeInstruction+0x10a>
	}
	//cpltErr->finished = 1;
	if (cpltErr->type == CPLTERR_TYPE_UNDEFINED) {
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	785b      	ldrb	r3, [r3, #1]
 8003322:	2b02      	cmp	r3, #2
 8003324:	d102      	bne.n	800332c <executeInstruction+0x108>
		cpltErr->type = CPLTERR_TYPE_CPLT;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2200      	movs	r2, #0
 800332a:	705a      	strb	r2, [r3, #1]
	}
	return retval;
 800332c:	68fb      	ldr	r3, [r7, #12]
}
 800332e:	ee07 3a90 	vmov	s15, r3
 8003332:	eeb0 0a67 	vmov.f32	s0, s15
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000524 	.word	0x20000524
 8003340:	20000528 	.word	0x20000528
 8003344:	42928831 	.word	0x42928831
 8003348:	43b40000 	.word	0x43b40000

0800334c <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8003352:	2300      	movs	r3, #0
 8003354:	71fb      	strb	r3, [r7, #7]
 8003356:	e026      	b.n	80033a6 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8003358:	79fb      	ldrb	r3, [r7, #7]
 800335a:	3b50      	subs	r3, #80	; 0x50
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2100      	movs	r1, #0
 8003360:	4618      	mov	r0, r3
 8003362:	f000 f82b 	bl	80033bc <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8003366:	2100      	movs	r1, #0
 8003368:	2000      	movs	r0, #0
 800336a:	f000 f827 	bl	80033bc <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800336e:	2100      	movs	r1, #0
 8003370:	2010      	movs	r0, #16
 8003372:	f000 f823 	bl	80033bc <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8003376:	2300      	movs	r3, #0
 8003378:	71bb      	strb	r3, [r7, #6]
 800337a:	e00d      	b.n	8003398 <OLED_Refresh_Gram+0x4c>
 800337c:	79ba      	ldrb	r2, [r7, #6]
 800337e:	79fb      	ldrb	r3, [r7, #7]
 8003380:	490d      	ldr	r1, [pc, #52]	; (80033b8 <OLED_Refresh_Gram+0x6c>)
 8003382:	00d2      	lsls	r2, r2, #3
 8003384:	440a      	add	r2, r1
 8003386:	4413      	add	r3, r2
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2101      	movs	r1, #1
 800338c:	4618      	mov	r0, r3
 800338e:	f000 f815 	bl	80033bc <OLED_WR_Byte>
 8003392:	79bb      	ldrb	r3, [r7, #6]
 8003394:	3301      	adds	r3, #1
 8003396:	71bb      	strb	r3, [r7, #6]
 8003398:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800339c:	2b00      	cmp	r3, #0
 800339e:	daed      	bge.n	800337c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	3301      	adds	r3, #1
 80033a4:	71fb      	strb	r3, [r7, #7]
 80033a6:	79fb      	ldrb	r3, [r7, #7]
 80033a8:	2b07      	cmp	r3, #7
 80033aa:	d9d5      	bls.n	8003358 <OLED_Refresh_Gram+0xc>
	}   
}
 80033ac:	bf00      	nop
 80033ae:	bf00      	nop
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	20000544 	.word	0x20000544

080033bc <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	460a      	mov	r2, r1
 80033c6:	71fb      	strb	r3, [r7, #7]
 80033c8:	4613      	mov	r3, r2
 80033ca:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 80033cc:	79bb      	ldrb	r3, [r7, #6]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d006      	beq.n	80033e0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80033d2:	2201      	movs	r2, #1
 80033d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033d8:	481c      	ldr	r0, [pc, #112]	; (800344c <OLED_WR_Byte+0x90>)
 80033da:	f001 fa3d 	bl	8004858 <HAL_GPIO_WritePin>
 80033de:	e005      	b.n	80033ec <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 80033e0:	2200      	movs	r2, #0
 80033e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033e6:	4819      	ldr	r0, [pc, #100]	; (800344c <OLED_WR_Byte+0x90>)
 80033e8:	f001 fa36 	bl	8004858 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80033ec:	2300      	movs	r3, #0
 80033ee:	73fb      	strb	r3, [r7, #15]
 80033f0:	e01e      	b.n	8003430 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 80033f2:	2200      	movs	r2, #0
 80033f4:	2120      	movs	r1, #32
 80033f6:	4815      	ldr	r0, [pc, #84]	; (800344c <OLED_WR_Byte+0x90>)
 80033f8:	f001 fa2e 	bl	8004858 <HAL_GPIO_WritePin>
		if(dat&0x80)
 80033fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003400:	2b00      	cmp	r3, #0
 8003402:	da05      	bge.n	8003410 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 8003404:	2201      	movs	r2, #1
 8003406:	2140      	movs	r1, #64	; 0x40
 8003408:	4810      	ldr	r0, [pc, #64]	; (800344c <OLED_WR_Byte+0x90>)
 800340a:	f001 fa25 	bl	8004858 <HAL_GPIO_WritePin>
 800340e:	e004      	b.n	800341a <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 8003410:	2200      	movs	r2, #0
 8003412:	2140      	movs	r1, #64	; 0x40
 8003414:	480d      	ldr	r0, [pc, #52]	; (800344c <OLED_WR_Byte+0x90>)
 8003416:	f001 fa1f 	bl	8004858 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800341a:	2201      	movs	r2, #1
 800341c:	2120      	movs	r1, #32
 800341e:	480b      	ldr	r0, [pc, #44]	; (800344c <OLED_WR_Byte+0x90>)
 8003420:	f001 fa1a 	bl	8004858 <HAL_GPIO_WritePin>
		dat<<=1;   
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	3301      	adds	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
 8003430:	7bfb      	ldrb	r3, [r7, #15]
 8003432:	2b07      	cmp	r3, #7
 8003434:	d9dd      	bls.n	80033f2 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8003436:	2201      	movs	r2, #1
 8003438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800343c:	4803      	ldr	r0, [pc, #12]	; (800344c <OLED_WR_Byte+0x90>)
 800343e:	f001 fa0b 	bl	8004858 <HAL_GPIO_WritePin>
} 
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000

08003450 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8003456:	2300      	movs	r3, #0
 8003458:	71fb      	strb	r3, [r7, #7]
 800345a:	e014      	b.n	8003486 <OLED_Clear+0x36>
 800345c:	2300      	movs	r3, #0
 800345e:	71bb      	strb	r3, [r7, #6]
 8003460:	e00a      	b.n	8003478 <OLED_Clear+0x28>
 8003462:	79ba      	ldrb	r2, [r7, #6]
 8003464:	79fb      	ldrb	r3, [r7, #7]
 8003466:	490c      	ldr	r1, [pc, #48]	; (8003498 <OLED_Clear+0x48>)
 8003468:	00d2      	lsls	r2, r2, #3
 800346a:	440a      	add	r2, r1
 800346c:	4413      	add	r3, r2
 800346e:	2200      	movs	r2, #0
 8003470:	701a      	strb	r2, [r3, #0]
 8003472:	79bb      	ldrb	r3, [r7, #6]
 8003474:	3301      	adds	r3, #1
 8003476:	71bb      	strb	r3, [r7, #6]
 8003478:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800347c:	2b00      	cmp	r3, #0
 800347e:	daf0      	bge.n	8003462 <OLED_Clear+0x12>
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	3301      	adds	r3, #1
 8003484:	71fb      	strb	r3, [r7, #7]
 8003486:	79fb      	ldrb	r3, [r7, #7]
 8003488:	2b07      	cmp	r3, #7
 800348a:	d9e7      	bls.n	800345c <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 800348c:	f7ff ff5e 	bl	800334c <OLED_Refresh_Gram>
}
 8003490:	bf00      	nop
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20000544 	.word	0x20000544

0800349c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	71fb      	strb	r3, [r7, #7]
 80034a6:	460b      	mov	r3, r1
 80034a8:	71bb      	strb	r3, [r7, #6]
 80034aa:	4613      	mov	r3, r2
 80034ac:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80034b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	db41      	blt.n	800353e <OLED_DrawPoint+0xa2>
 80034ba:	79bb      	ldrb	r3, [r7, #6]
 80034bc:	2b3f      	cmp	r3, #63	; 0x3f
 80034be:	d83e      	bhi.n	800353e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80034c0:	79bb      	ldrb	r3, [r7, #6]
 80034c2:	08db      	lsrs	r3, r3, #3
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	f1c3 0307 	rsb	r3, r3, #7
 80034ca:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80034cc:	79bb      	ldrb	r3, [r7, #6]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80034d4:	7b7b      	ldrb	r3, [r7, #13]
 80034d6:	f1c3 0307 	rsb	r3, r3, #7
 80034da:	2201      	movs	r2, #1
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80034e2:	797b      	ldrb	r3, [r7, #5]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d012      	beq.n	800350e <OLED_DrawPoint+0x72>
 80034e8:	79fa      	ldrb	r2, [r7, #7]
 80034ea:	7bbb      	ldrb	r3, [r7, #14]
 80034ec:	4917      	ldr	r1, [pc, #92]	; (800354c <OLED_DrawPoint+0xb0>)
 80034ee:	00d2      	lsls	r2, r2, #3
 80034f0:	440a      	add	r2, r1
 80034f2:	4413      	add	r3, r2
 80034f4:	7818      	ldrb	r0, [r3, #0]
 80034f6:	79fa      	ldrb	r2, [r7, #7]
 80034f8:	7bbb      	ldrb	r3, [r7, #14]
 80034fa:	7bf9      	ldrb	r1, [r7, #15]
 80034fc:	4301      	orrs	r1, r0
 80034fe:	b2c8      	uxtb	r0, r1
 8003500:	4912      	ldr	r1, [pc, #72]	; (800354c <OLED_DrawPoint+0xb0>)
 8003502:	00d2      	lsls	r2, r2, #3
 8003504:	440a      	add	r2, r1
 8003506:	4413      	add	r3, r2
 8003508:	4602      	mov	r2, r0
 800350a:	701a      	strb	r2, [r3, #0]
 800350c:	e018      	b.n	8003540 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800350e:	79fa      	ldrb	r2, [r7, #7]
 8003510:	7bbb      	ldrb	r3, [r7, #14]
 8003512:	490e      	ldr	r1, [pc, #56]	; (800354c <OLED_DrawPoint+0xb0>)
 8003514:	00d2      	lsls	r2, r2, #3
 8003516:	440a      	add	r2, r1
 8003518:	4413      	add	r3, r2
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	b25a      	sxtb	r2, r3
 800351e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003522:	43db      	mvns	r3, r3
 8003524:	b25b      	sxtb	r3, r3
 8003526:	4013      	ands	r3, r2
 8003528:	b259      	sxtb	r1, r3
 800352a:	79fa      	ldrb	r2, [r7, #7]
 800352c:	7bbb      	ldrb	r3, [r7, #14]
 800352e:	b2c8      	uxtb	r0, r1
 8003530:	4906      	ldr	r1, [pc, #24]	; (800354c <OLED_DrawPoint+0xb0>)
 8003532:	00d2      	lsls	r2, r2, #3
 8003534:	440a      	add	r2, r1
 8003536:	4413      	add	r3, r2
 8003538:	4602      	mov	r2, r0
 800353a:	701a      	strb	r2, [r3, #0]
 800353c:	e000      	b.n	8003540 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800353e:	bf00      	nop
}
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	20000544 	.word	0x20000544

08003550 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8003550:	b590      	push	{r4, r7, lr}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	4604      	mov	r4, r0
 8003558:	4608      	mov	r0, r1
 800355a:	4611      	mov	r1, r2
 800355c:	461a      	mov	r2, r3
 800355e:	4623      	mov	r3, r4
 8003560:	71fb      	strb	r3, [r7, #7]
 8003562:	4603      	mov	r3, r0
 8003564:	71bb      	strb	r3, [r7, #6]
 8003566:	460b      	mov	r3, r1
 8003568:	717b      	strb	r3, [r7, #5]
 800356a:	4613      	mov	r3, r2
 800356c:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800356e:	79bb      	ldrb	r3, [r7, #6]
 8003570:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8003572:	797b      	ldrb	r3, [r7, #5]
 8003574:	3b20      	subs	r3, #32
 8003576:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8003578:	2300      	movs	r3, #0
 800357a:	73bb      	strb	r3, [r7, #14]
 800357c:	e04d      	b.n	800361a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800357e:	793b      	ldrb	r3, [r7, #4]
 8003580:	2b0c      	cmp	r3, #12
 8003582:	d10b      	bne.n	800359c <OLED_ShowChar+0x4c>
 8003584:	797a      	ldrb	r2, [r7, #5]
 8003586:	7bb9      	ldrb	r1, [r7, #14]
 8003588:	4828      	ldr	r0, [pc, #160]	; (800362c <OLED_ShowChar+0xdc>)
 800358a:	4613      	mov	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	4413      	add	r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	4403      	add	r3, r0
 8003594:	440b      	add	r3, r1
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	73fb      	strb	r3, [r7, #15]
 800359a:	e007      	b.n	80035ac <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 800359c:	797a      	ldrb	r2, [r7, #5]
 800359e:	7bbb      	ldrb	r3, [r7, #14]
 80035a0:	4923      	ldr	r1, [pc, #140]	; (8003630 <OLED_ShowChar+0xe0>)
 80035a2:	0112      	lsls	r2, r2, #4
 80035a4:	440a      	add	r2, r1
 80035a6:	4413      	add	r3, r2
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80035ac:	2300      	movs	r3, #0
 80035ae:	737b      	strb	r3, [r7, #13]
 80035b0:	e02d      	b.n	800360e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80035b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	da07      	bge.n	80035ca <OLED_ShowChar+0x7a>
 80035ba:	f897 2020 	ldrb.w	r2, [r7, #32]
 80035be:	79b9      	ldrb	r1, [r7, #6]
 80035c0:	79fb      	ldrb	r3, [r7, #7]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff ff6a 	bl	800349c <OLED_DrawPoint>
 80035c8:	e00c      	b.n	80035e4 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80035ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	bf0c      	ite	eq
 80035d2:	2301      	moveq	r3, #1
 80035d4:	2300      	movne	r3, #0
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	79b9      	ldrb	r1, [r7, #6]
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	4618      	mov	r0, r3
 80035e0:	f7ff ff5c 	bl	800349c <OLED_DrawPoint>
			temp<<=1;
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	73fb      	strb	r3, [r7, #15]
			y++;
 80035ea:	79bb      	ldrb	r3, [r7, #6]
 80035ec:	3301      	adds	r3, #1
 80035ee:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80035f0:	79ba      	ldrb	r2, [r7, #6]
 80035f2:	7b3b      	ldrb	r3, [r7, #12]
 80035f4:	1ad2      	subs	r2, r2, r3
 80035f6:	793b      	ldrb	r3, [r7, #4]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d105      	bne.n	8003608 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80035fc:	7b3b      	ldrb	r3, [r7, #12]
 80035fe:	71bb      	strb	r3, [r7, #6]
				x++;
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	3301      	adds	r3, #1
 8003604:	71fb      	strb	r3, [r7, #7]
				break;
 8003606:	e005      	b.n	8003614 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8003608:	7b7b      	ldrb	r3, [r7, #13]
 800360a:	3301      	adds	r3, #1
 800360c:	737b      	strb	r3, [r7, #13]
 800360e:	7b7b      	ldrb	r3, [r7, #13]
 8003610:	2b07      	cmp	r3, #7
 8003612:	d9ce      	bls.n	80035b2 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8003614:	7bbb      	ldrb	r3, [r7, #14]
 8003616:	3301      	adds	r3, #1
 8003618:	73bb      	strb	r3, [r7, #14]
 800361a:	7bba      	ldrb	r2, [r7, #14]
 800361c:	793b      	ldrb	r3, [r7, #4]
 800361e:	429a      	cmp	r2, r3
 8003620:	d3ad      	bcc.n	800357e <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8003622:	bf00      	nop
 8003624:	bf00      	nop
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	bd90      	pop	{r4, r7, pc}
 800362c:	0800f620 	.word	0x0800f620
 8003630:	0800fa94 	.word	0x0800fa94

08003634 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af02      	add	r7, sp, #8
 800363a:	4603      	mov	r3, r0
 800363c:	603a      	str	r2, [r7, #0]
 800363e:	71fb      	strb	r3, [r7, #7]
 8003640:	460b      	mov	r3, r1
 8003642:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8003644:	e01f      	b.n	8003686 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	2b7a      	cmp	r3, #122	; 0x7a
 800364a:	d904      	bls.n	8003656 <OLED_ShowString+0x22>
 800364c:	2300      	movs	r3, #0
 800364e:	71fb      	strb	r3, [r7, #7]
 8003650:	79bb      	ldrb	r3, [r7, #6]
 8003652:	3310      	adds	r3, #16
 8003654:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8003656:	79bb      	ldrb	r3, [r7, #6]
 8003658:	2b3a      	cmp	r3, #58	; 0x3a
 800365a:	d905      	bls.n	8003668 <OLED_ShowString+0x34>
 800365c:	2300      	movs	r3, #0
 800365e:	71fb      	strb	r3, [r7, #7]
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	71bb      	strb	r3, [r7, #6]
 8003664:	f7ff fef4 	bl	8003450 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	781a      	ldrb	r2, [r3, #0]
 800366c:	79b9      	ldrb	r1, [r7, #6]
 800366e:	79f8      	ldrb	r0, [r7, #7]
 8003670:	2301      	movs	r3, #1
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	230c      	movs	r3, #12
 8003676:	f7ff ff6b 	bl	8003550 <OLED_ShowChar>
        x+=8;
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	3308      	adds	r3, #8
 800367e:	71fb      	strb	r3, [r7, #7]
        p++;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	3301      	adds	r3, #1
 8003684:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1db      	bne.n	8003646 <OLED_ShowString+0x12>
    }  
}	 
 800368e:	bf00      	nop
 8003690:	bf00      	nop
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <OLED_Init>:

void OLED_Init(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 800369c:	f002 f88c 	bl	80057b8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80036a0:	4b41      	ldr	r3, [pc, #260]	; (80037a8 <OLED_Init+0x110>)
 80036a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a4:	4a40      	ldr	r2, [pc, #256]	; (80037a8 <OLED_Init+0x110>)
 80036a6:	f023 0301 	bic.w	r3, r3, #1
 80036aa:	6713      	str	r3, [r2, #112]	; 0x70
 80036ac:	4b3e      	ldr	r3, [pc, #248]	; (80037a8 <OLED_Init+0x110>)
 80036ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b0:	4a3d      	ldr	r2, [pc, #244]	; (80037a8 <OLED_Init+0x110>)
 80036b2:	f023 0304 	bic.w	r3, r3, #4
 80036b6:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80036b8:	f002 f892 	bl	80057e0 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80036bc:	2200      	movs	r2, #0
 80036be:	2180      	movs	r1, #128	; 0x80
 80036c0:	483a      	ldr	r0, [pc, #232]	; (80037ac <OLED_Init+0x114>)
 80036c2:	f001 f8c9 	bl	8004858 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80036c6:	2064      	movs	r0, #100	; 0x64
 80036c8:	f000 fd62 	bl	8004190 <HAL_Delay>
	OLED_RST_Set();
 80036cc:	2201      	movs	r2, #1
 80036ce:	2180      	movs	r1, #128	; 0x80
 80036d0:	4836      	ldr	r0, [pc, #216]	; (80037ac <OLED_Init+0x114>)
 80036d2:	f001 f8c1 	bl	8004858 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80036d6:	2100      	movs	r1, #0
 80036d8:	20ae      	movs	r0, #174	; 0xae
 80036da:	f7ff fe6f 	bl	80033bc <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80036de:	2100      	movs	r1, #0
 80036e0:	20d5      	movs	r0, #213	; 0xd5
 80036e2:	f7ff fe6b 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80036e6:	2100      	movs	r1, #0
 80036e8:	2050      	movs	r0, #80	; 0x50
 80036ea:	f7ff fe67 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80036ee:	2100      	movs	r1, #0
 80036f0:	20a8      	movs	r0, #168	; 0xa8
 80036f2:	f7ff fe63 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80036f6:	2100      	movs	r1, #0
 80036f8:	203f      	movs	r0, #63	; 0x3f
 80036fa:	f7ff fe5f 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 80036fe:	2100      	movs	r1, #0
 8003700:	20d3      	movs	r0, #211	; 0xd3
 8003702:	f7ff fe5b 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8003706:	2100      	movs	r1, #0
 8003708:	2000      	movs	r0, #0
 800370a:	f7ff fe57 	bl	80033bc <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800370e:	2100      	movs	r1, #0
 8003710:	2040      	movs	r0, #64	; 0x40
 8003712:	f7ff fe53 	bl	80033bc <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8003716:	2100      	movs	r1, #0
 8003718:	208d      	movs	r0, #141	; 0x8d
 800371a:	f7ff fe4f 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800371e:	2100      	movs	r1, #0
 8003720:	2014      	movs	r0, #20
 8003722:	f7ff fe4b 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8003726:	2100      	movs	r1, #0
 8003728:	2020      	movs	r0, #32
 800372a:	f7ff fe47 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800372e:	2100      	movs	r1, #0
 8003730:	2002      	movs	r0, #2
 8003732:	f7ff fe43 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8003736:	2100      	movs	r1, #0
 8003738:	20a1      	movs	r0, #161	; 0xa1
 800373a:	f7ff fe3f 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800373e:	2100      	movs	r1, #0
 8003740:	20c0      	movs	r0, #192	; 0xc0
 8003742:	f7ff fe3b 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8003746:	2100      	movs	r1, #0
 8003748:	20da      	movs	r0, #218	; 0xda
 800374a:	f7ff fe37 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800374e:	2100      	movs	r1, #0
 8003750:	2012      	movs	r0, #18
 8003752:	f7ff fe33 	bl	80033bc <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8003756:	2100      	movs	r1, #0
 8003758:	2081      	movs	r0, #129	; 0x81
 800375a:	f7ff fe2f 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800375e:	2100      	movs	r1, #0
 8003760:	20ef      	movs	r0, #239	; 0xef
 8003762:	f7ff fe2b 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8003766:	2100      	movs	r1, #0
 8003768:	20d9      	movs	r0, #217	; 0xd9
 800376a:	f7ff fe27 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800376e:	2100      	movs	r1, #0
 8003770:	20f1      	movs	r0, #241	; 0xf1
 8003772:	f7ff fe23 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8003776:	2100      	movs	r1, #0
 8003778:	20db      	movs	r0, #219	; 0xdb
 800377a:	f7ff fe1f 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800377e:	2100      	movs	r1, #0
 8003780:	2030      	movs	r0, #48	; 0x30
 8003782:	f7ff fe1b 	bl	80033bc <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8003786:	2100      	movs	r1, #0
 8003788:	20a4      	movs	r0, #164	; 0xa4
 800378a:	f7ff fe17 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800378e:	2100      	movs	r1, #0
 8003790:	20a6      	movs	r0, #166	; 0xa6
 8003792:	f7ff fe13 	bl	80033bc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8003796:	2100      	movs	r1, #0
 8003798:	20af      	movs	r0, #175	; 0xaf
 800379a:	f7ff fe0f 	bl	80033bc <OLED_WR_Byte>
	OLED_Clear(); 
 800379e:	f7ff fe57 	bl	8003450 <OLED_Clear>
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	40023800 	.word	0x40023800
 80037ac:	40021000 	.word	0x40021000

080037b0 <turnLeft>:
#include "cmsis_os.h"

uint8_t cur_direction; // 0 as left, 1 as straight, 2 as right
TIM_HandleTypeDef* htim1Ptr;

void turnLeft(){
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
	htim1Ptr->Instance->CCR4=1000;
 80037b4:	4b07      	ldr	r3, [pc, #28]	; (80037d4 <turnLeft+0x24>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037be:	641a      	str	r2, [r3, #64]	; 0x40
	cur_direction = LEFT;
 80037c0:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <turnLeft+0x28>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
	osDelay(700);
 80037c6:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80037ca:	f005 f98d 	bl	8008ae8 <osDelay>
}
 80037ce:	bf00      	nop
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	20000948 	.word	0x20000948
 80037d8:	20000944 	.word	0x20000944

080037dc <turnRight>:
void turnRight(){
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
	htim1Ptr->Instance->CCR4=2200;
 80037e0:	4b07      	ldr	r3, [pc, #28]	; (8003800 <turnRight+0x24>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f640 0298 	movw	r2, #2200	; 0x898
 80037ea:	641a      	str	r2, [r3, #64]	; 0x40
	cur_direction = RIGHT;
 80037ec:	4b05      	ldr	r3, [pc, #20]	; (8003804 <turnRight+0x28>)
 80037ee:	2202      	movs	r2, #2
 80037f0:	701a      	strb	r2, [r3, #0]
	osDelay(700);
 80037f2:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80037f6:	f005 f977 	bl	8008ae8 <osDelay>
}
 80037fa:	bf00      	nop
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	20000948 	.word	0x20000948
 8003804:	20000944 	.word	0x20000944

08003808 <turnStraight>:
void turnStraight(){
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
	if(cur_direction == LEFT){
 800380c:	4b11      	ldr	r3, [pc, #68]	; (8003854 <turnStraight+0x4c>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10a      	bne.n	800382a <turnStraight+0x22>
		htim1Ptr->Instance->CCR4=1548;
 8003814:	4b10      	ldr	r3, [pc, #64]	; (8003858 <turnStraight+0x50>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f240 620c 	movw	r2, #1548	; 0x60c
 800381e:	641a      	str	r2, [r3, #64]	; 0x40
		osDelay(500);
 8003820:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003824:	f005 f960 	bl	8008ae8 <osDelay>
 8003828:	e00d      	b.n	8003846 <turnStraight+0x3e>
	}else if(cur_direction == RIGHT){
 800382a:	4b0a      	ldr	r3, [pc, #40]	; (8003854 <turnStraight+0x4c>)
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	2b02      	cmp	r3, #2
 8003830:	d10d      	bne.n	800384e <turnStraight+0x46>
		htim1Ptr->Instance->CCR4=1457;
 8003832:	4b09      	ldr	r3, [pc, #36]	; (8003858 <turnStraight+0x50>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f240 52b1 	movw	r2, #1457	; 0x5b1
 800383c:	641a      	str	r2, [r3, #64]	; 0x40
		osDelay(500);
 800383e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003842:	f005 f951 	bl	8008ae8 <osDelay>
	}else{
		return;
	}
	cur_direction = STRAIGHT;
 8003846:	4b03      	ldr	r3, [pc, #12]	; (8003854 <turnStraight+0x4c>)
 8003848:	2201      	movs	r2, #1
 800384a:	701a      	strb	r2, [r3, #0]
 800384c:	e000      	b.n	8003850 <turnStraight+0x48>
		return;
 800384e:	bf00      	nop
}
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20000944 	.word	0x20000944
 8003858:	20000948 	.word	0x20000948

0800385c <turnServo>:
void turnServo(uint8_t target){
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
	if(target == LEFT){
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d102      	bne.n	8003872 <turnServo+0x16>
		turnLeft();
 800386c:	f7ff ffa0 	bl	80037b0 <turnLeft>
	}else if(target == STRAIGHT){
		turnStraight();
	}else{
		turnRight();
	}
}
 8003870:	e007      	b.n	8003882 <turnServo+0x26>
	}else if(target == STRAIGHT){
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d102      	bne.n	800387e <turnServo+0x22>
		turnStraight();
 8003878:	f7ff ffc6 	bl	8003808 <turnStraight>
}
 800387c:	e001      	b.n	8003882 <turnServo+0x26>
		turnRight();
 800387e:	f7ff ffad 	bl	80037dc <turnRight>
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
	...

0800388c <servoInit>:
uint8_t getServoDir() {
	return cur_direction;
}
void servoInit(TIM_HandleTypeDef* htim){
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
	htim1Ptr = htim;
 8003894:	4a15      	ldr	r2, [pc, #84]	; (80038ec <servoInit+0x60>)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 800389a:	210c      	movs	r1, #12
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f002 fcb3 	bl	8006208 <HAL_TIM_PWM_Start>
	cur_direction = 1;
 80038a2:	4b13      	ldr	r3, [pc, #76]	; (80038f0 <servoInit+0x64>)
 80038a4:	2201      	movs	r2, #1
 80038a6:	701a      	strb	r2, [r3, #0]
	htim1Ptr->Instance->CCR4=2200;
 80038a8:	4b10      	ldr	r3, [pc, #64]	; (80038ec <servoInit+0x60>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f640 0298 	movw	r2, #2200	; 0x898
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(700);
 80038b4:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80038b8:	f000 fc6a 	bl	8004190 <HAL_Delay>
	htim1Ptr->Instance->CCR4=1000;
 80038bc:	4b0b      	ldr	r3, [pc, #44]	; (80038ec <servoInit+0x60>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038c6:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(700);
 80038c8:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80038cc:	f000 fc60 	bl	8004190 <HAL_Delay>
	htim1Ptr->Instance->CCR4=1548;
 80038d0:	4b06      	ldr	r3, [pc, #24]	; (80038ec <servoInit+0x60>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f240 620c 	movw	r2, #1548	; 0x60c
 80038da:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(700);
 80038dc:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80038e0:	f000 fc56 	bl	8004190 <HAL_Delay>

}
 80038e4:	bf00      	nop
 80038e6:	3708      	adds	r7, #8
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	20000948 	.word	0x20000948
 80038f0:	20000944 	.word	0x20000944

080038f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	607b      	str	r3, [r7, #4]
 80038fe:	4b12      	ldr	r3, [pc, #72]	; (8003948 <HAL_MspInit+0x54>)
 8003900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003902:	4a11      	ldr	r2, [pc, #68]	; (8003948 <HAL_MspInit+0x54>)
 8003904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003908:	6453      	str	r3, [r2, #68]	; 0x44
 800390a:	4b0f      	ldr	r3, [pc, #60]	; (8003948 <HAL_MspInit+0x54>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003912:	607b      	str	r3, [r7, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	603b      	str	r3, [r7, #0]
 800391a:	4b0b      	ldr	r3, [pc, #44]	; (8003948 <HAL_MspInit+0x54>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	4a0a      	ldr	r2, [pc, #40]	; (8003948 <HAL_MspInit+0x54>)
 8003920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003924:	6413      	str	r3, [r2, #64]	; 0x40
 8003926:	4b08      	ldr	r3, [pc, #32]	; (8003948 <HAL_MspInit+0x54>)
 8003928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003932:	2200      	movs	r2, #0
 8003934:	210f      	movs	r1, #15
 8003936:	f06f 0001 	mvn.w	r0, #1
 800393a:	f000 fd28 	bl	800438e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800

0800394c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08a      	sub	sp, #40	; 0x28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003954:	f107 0314 	add.w	r3, r7, #20
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	609a      	str	r2, [r3, #8]
 8003960:	60da      	str	r2, [r3, #12]
 8003962:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a19      	ldr	r2, [pc, #100]	; (80039d0 <HAL_I2C_MspInit+0x84>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d12c      	bne.n	80039c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800396e:	2300      	movs	r3, #0
 8003970:	613b      	str	r3, [r7, #16]
 8003972:	4b18      	ldr	r3, [pc, #96]	; (80039d4 <HAL_I2C_MspInit+0x88>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003976:	4a17      	ldr	r2, [pc, #92]	; (80039d4 <HAL_I2C_MspInit+0x88>)
 8003978:	f043 0302 	orr.w	r3, r3, #2
 800397c:	6313      	str	r3, [r2, #48]	; 0x30
 800397e:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <HAL_I2C_MspInit+0x88>)
 8003980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 800398a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800398e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003990:	2312      	movs	r3, #18
 8003992:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003994:	2300      	movs	r3, #0
 8003996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003998:	2303      	movs	r3, #3
 800399a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800399c:	2304      	movs	r3, #4
 800399e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039a0:	f107 0314 	add.w	r3, r7, #20
 80039a4:	4619      	mov	r1, r3
 80039a6:	480c      	ldr	r0, [pc, #48]	; (80039d8 <HAL_I2C_MspInit+0x8c>)
 80039a8:	f000 fdba 	bl	8004520 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80039ac:	2300      	movs	r3, #0
 80039ae:	60fb      	str	r3, [r7, #12]
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <HAL_I2C_MspInit+0x88>)
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	4a07      	ldr	r2, [pc, #28]	; (80039d4 <HAL_I2C_MspInit+0x88>)
 80039b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80039ba:	6413      	str	r3, [r2, #64]	; 0x40
 80039bc:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <HAL_I2C_MspInit+0x88>)
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80039c8:	bf00      	nop
 80039ca:	3728      	adds	r7, #40	; 0x28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	40005400 	.word	0x40005400
 80039d4:	40023800 	.word	0x40023800
 80039d8:	40020400 	.word	0x40020400

080039dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08c      	sub	sp, #48	; 0x30
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039e4:	f107 031c 	add.w	r3, r7, #28
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	605a      	str	r2, [r3, #4]
 80039ee:	609a      	str	r2, [r3, #8]
 80039f0:	60da      	str	r2, [r3, #12]
 80039f2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a40      	ldr	r2, [pc, #256]	; (8003afc <HAL_TIM_Base_MspInit+0x120>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d135      	bne.n	8003a6a <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80039fe:	2300      	movs	r3, #0
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	4b3f      	ldr	r3, [pc, #252]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a06:	4a3e      	ldr	r2, [pc, #248]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a0e:	4b3c      	ldr	r3, [pc, #240]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	61bb      	str	r3, [r7, #24]
 8003a18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	4b38      	ldr	r3, [pc, #224]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	4a37      	ldr	r2, [pc, #220]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a24:	f043 0310 	orr.w	r3, r3, #16
 8003a28:	6313      	str	r3, [r2, #48]	; 0x30
 8003a2a:	4b35      	ldr	r3, [pc, #212]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2e:	f003 0310 	and.w	r3, r3, #16
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = US_ECHO_Pin;
 8003a36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a40:	2300      	movs	r3, #0
 8003a42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a44:	2300      	movs	r3, #0
 8003a46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(US_ECHO_GPIO_Port, &GPIO_InitStruct);
 8003a4c:	f107 031c 	add.w	r3, r7, #28
 8003a50:	4619      	mov	r1, r3
 8003a52:	482c      	ldr	r0, [pc, #176]	; (8003b04 <HAL_TIM_Base_MspInit+0x128>)
 8003a54:	f000 fd64 	bl	8004520 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8003a58:	2200      	movs	r2, #0
 8003a5a:	2105      	movs	r1, #5
 8003a5c:	201b      	movs	r0, #27
 8003a5e:	f000 fc96 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003a62:	201b      	movs	r0, #27
 8003a64:	f000 fcaf 	bl	80043c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003a68:	e044      	b.n	8003af4 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM6)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a26      	ldr	r2, [pc, #152]	; (8003b08 <HAL_TIM_Base_MspInit+0x12c>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d10e      	bne.n	8003a92 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003a74:	2300      	movs	r3, #0
 8003a76:	613b      	str	r3, [r7, #16]
 8003a78:	4b21      	ldr	r3, [pc, #132]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	4a20      	ldr	r2, [pc, #128]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a7e:	f043 0310 	orr.w	r3, r3, #16
 8003a82:	6413      	str	r3, [r2, #64]	; 0x40
 8003a84:	4b1e      	ldr	r3, [pc, #120]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	f003 0310 	and.w	r3, r3, #16
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	693b      	ldr	r3, [r7, #16]
}
 8003a90:	e030      	b.n	8003af4 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM8)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a1d      	ldr	r2, [pc, #116]	; (8003b0c <HAL_TIM_Base_MspInit+0x130>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d12b      	bne.n	8003af4 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	4b17      	ldr	r3, [pc, #92]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa4:	4a16      	ldr	r2, [pc, #88]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003aa6:	f043 0302 	orr.w	r3, r3, #2
 8003aaa:	6453      	str	r3, [r2, #68]	; 0x44
 8003aac:	4b14      	ldr	r3, [pc, #80]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60bb      	str	r3, [r7, #8]
 8003abc:	4b10      	ldr	r3, [pc, #64]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac0:	4a0f      	ldr	r2, [pc, #60]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003ac2:	f043 0304 	orr.w	r3, r3, #4
 8003ac6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ac8:	4b0d      	ldr	r3, [pc, #52]	; (8003b00 <HAL_TIM_Base_MspInit+0x124>)
 8003aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	60bb      	str	r3, [r7, #8]
 8003ad2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8003ad4:	23c0      	movs	r3, #192	; 0xc0
 8003ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003adc:	2300      	movs	r3, #0
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ae8:	f107 031c 	add.w	r3, r7, #28
 8003aec:	4619      	mov	r1, r3
 8003aee:	4808      	ldr	r0, [pc, #32]	; (8003b10 <HAL_TIM_Base_MspInit+0x134>)
 8003af0:	f000 fd16 	bl	8004520 <HAL_GPIO_Init>
}
 8003af4:	bf00      	nop
 8003af6:	3730      	adds	r7, #48	; 0x30
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40010000 	.word	0x40010000
 8003b00:	40023800 	.word	0x40023800
 8003b04:	40021000 	.word	0x40021000
 8003b08:	40001000 	.word	0x40001000
 8003b0c:	40010400 	.word	0x40010400
 8003b10:	40020800 	.word	0x40020800

08003b14 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b08c      	sub	sp, #48	; 0x30
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b1c:	f107 031c 	add.w	r3, r7, #28
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	605a      	str	r2, [r3, #4]
 8003b26:	609a      	str	r2, [r3, #8]
 8003b28:	60da      	str	r2, [r3, #12]
 8003b2a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b34:	d153      	bne.n	8003bde <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	61bb      	str	r3, [r7, #24]
 8003b3a:	4b47      	ldr	r3, [pc, #284]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	4a46      	ldr	r2, [pc, #280]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	6413      	str	r3, [r2, #64]	; 0x40
 8003b46:	4b44      	ldr	r3, [pc, #272]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	61bb      	str	r3, [r7, #24]
 8003b50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	617b      	str	r3, [r7, #20]
 8003b56:	4b40      	ldr	r3, [pc, #256]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5a:	4a3f      	ldr	r2, [pc, #252]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b5c:	f043 0301 	orr.w	r3, r3, #1
 8003b60:	6313      	str	r3, [r2, #48]	; 0x30
 8003b62:	4b3d      	ldr	r3, [pc, #244]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	613b      	str	r3, [r7, #16]
 8003b72:	4b39      	ldr	r3, [pc, #228]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	4a38      	ldr	r2, [pc, #224]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b78:	f043 0302 	orr.w	r3, r3, #2
 8003b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7e:	4b36      	ldr	r3, [pc, #216]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	613b      	str	r3, [r7, #16]
 8003b88:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003b8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b90:	2302      	movs	r3, #2
 8003b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba0:	f107 031c 	add.w	r3, r7, #28
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	482d      	ldr	r0, [pc, #180]	; (8003c5c <HAL_TIM_Encoder_MspInit+0x148>)
 8003ba8:	f000 fcba 	bl	8004520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bac:	2308      	movs	r3, #8
 8003bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bc0:	f107 031c 	add.w	r3, r7, #28
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4826      	ldr	r0, [pc, #152]	; (8003c60 <HAL_TIM_Encoder_MspInit+0x14c>)
 8003bc8:	f000 fcaa 	bl	8004520 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003bcc:	2200      	movs	r2, #0
 8003bce:	2105      	movs	r1, #5
 8003bd0:	201c      	movs	r0, #28
 8003bd2:	f000 fbdc 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003bd6:	201c      	movs	r0, #28
 8003bd8:	f000 fbf5 	bl	80043c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003bdc:	e038      	b.n	8003c50 <HAL_TIM_Encoder_MspInit+0x13c>
  else if(htim_encoder->Instance==TIM3)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a20      	ldr	r2, [pc, #128]	; (8003c64 <HAL_TIM_Encoder_MspInit+0x150>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d133      	bne.n	8003c50 <HAL_TIM_Encoder_MspInit+0x13c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003be8:	2300      	movs	r3, #0
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	4b1a      	ldr	r3, [pc, #104]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf0:	4a19      	ldr	r2, [pc, #100]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003bf2:	f043 0302 	orr.w	r3, r3, #2
 8003bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf8:	4b17      	ldr	r3, [pc, #92]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	60fb      	str	r3, [r7, #12]
 8003c02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c04:	2300      	movs	r3, #0
 8003c06:	60bb      	str	r3, [r7, #8]
 8003c08:	4b13      	ldr	r3, [pc, #76]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0c:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	6313      	str	r3, [r2, #48]	; 0x30
 8003c14:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x144>)
 8003c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	60bb      	str	r3, [r7, #8]
 8003c1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c20:	23c0      	movs	r3, #192	; 0xc0
 8003c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c24:	2302      	movs	r3, #2
 8003c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c30:	2302      	movs	r3, #2
 8003c32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c34:	f107 031c 	add.w	r3, r7, #28
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4808      	ldr	r0, [pc, #32]	; (8003c5c <HAL_TIM_Encoder_MspInit+0x148>)
 8003c3c:	f000 fc70 	bl	8004520 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003c40:	2200      	movs	r2, #0
 8003c42:	2105      	movs	r1, #5
 8003c44:	201d      	movs	r0, #29
 8003c46:	f000 fba2 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003c4a:	201d      	movs	r0, #29
 8003c4c:	f000 fbbb 	bl	80043c6 <HAL_NVIC_EnableIRQ>
}
 8003c50:	bf00      	nop
 8003c52:	3730      	adds	r7, #48	; 0x30
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	40020000 	.word	0x40020000
 8003c60:	40020400 	.word	0x40020400
 8003c64:	40000400 	.word	0x40000400

08003c68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b088      	sub	sp, #32
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c70:	f107 030c 	add.w	r3, r7, #12
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
 8003c78:	605a      	str	r2, [r3, #4]
 8003c7a:	609a      	str	r2, [r3, #8]
 8003c7c:	60da      	str	r2, [r3, #12]
 8003c7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a12      	ldr	r2, [pc, #72]	; (8003cd0 <HAL_TIM_MspPostInit+0x68>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d11e      	bne.n	8003cc8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60bb      	str	r3, [r7, #8]
 8003c8e:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <HAL_TIM_MspPostInit+0x6c>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c92:	4a10      	ldr	r2, [pc, #64]	; (8003cd4 <HAL_TIM_MspPostInit+0x6c>)
 8003c94:	f043 0310 	orr.w	r3, r3, #16
 8003c98:	6313      	str	r3, [r2, #48]	; 0x30
 8003c9a:	4b0e      	ldr	r3, [pc, #56]	; (8003cd4 <HAL_TIM_MspPostInit+0x6c>)
 8003c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9e:	f003 0310 	and.w	r3, r3, #16
 8003ca2:	60bb      	str	r3, [r7, #8]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003ca6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003caa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cac:	2302      	movs	r3, #2
 8003cae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003cbc:	f107 030c 	add.w	r3, r7, #12
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	4805      	ldr	r0, [pc, #20]	; (8003cd8 <HAL_TIM_MspPostInit+0x70>)
 8003cc4:	f000 fc2c 	bl	8004520 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003cc8:	bf00      	nop
 8003cca:	3720      	adds	r7, #32
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40010000 	.word	0x40010000
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	40021000 	.word	0x40021000

08003cdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b08c      	sub	sp, #48	; 0x30
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ce4:	f107 031c 	add.w	r3, r7, #28
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	605a      	str	r2, [r3, #4]
 8003cee:	609a      	str	r2, [r3, #8]
 8003cf0:	60da      	str	r2, [r3, #12]
 8003cf2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a3b      	ldr	r2, [pc, #236]	; (8003de8 <HAL_UART_MspInit+0x10c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d135      	bne.n	8003d6a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61bb      	str	r3, [r7, #24]
 8003d02:	4b3a      	ldr	r3, [pc, #232]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	4a39      	ldr	r2, [pc, #228]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d08:	f043 0310 	orr.w	r3, r3, #16
 8003d0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d0e:	4b37      	ldr	r3, [pc, #220]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d12:	f003 0310 	and.w	r3, r3, #16
 8003d16:	61bb      	str	r3, [r7, #24]
 8003d18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	617b      	str	r3, [r7, #20]
 8003d1e:	4b33      	ldr	r3, [pc, #204]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d22:	4a32      	ldr	r2, [pc, #200]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	6313      	str	r3, [r2, #48]	; 0x30
 8003d2a:	4b30      	ldr	r3, [pc, #192]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	617b      	str	r3, [r7, #20]
 8003d34:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003d36:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d40:	2300      	movs	r3, #0
 8003d42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d44:	2303      	movs	r3, #3
 8003d46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d48:	2307      	movs	r3, #7
 8003d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d4c:	f107 031c 	add.w	r3, r7, #28
 8003d50:	4619      	mov	r1, r3
 8003d52:	4827      	ldr	r0, [pc, #156]	; (8003df0 <HAL_UART_MspInit+0x114>)
 8003d54:	f000 fbe4 	bl	8004520 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003d58:	2200      	movs	r2, #0
 8003d5a:	2105      	movs	r1, #5
 8003d5c:	2025      	movs	r0, #37	; 0x25
 8003d5e:	f000 fb16 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d62:	2025      	movs	r0, #37	; 0x25
 8003d64:	f000 fb2f 	bl	80043c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003d68:	e039      	b.n	8003dde <HAL_UART_MspInit+0x102>
  else if(huart->Instance==USART3)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a21      	ldr	r2, [pc, #132]	; (8003df4 <HAL_UART_MspInit+0x118>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d134      	bne.n	8003dde <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d74:	2300      	movs	r3, #0
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	4b1c      	ldr	r3, [pc, #112]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7c:	4a1b      	ldr	r2, [pc, #108]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d7e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d82:	6413      	str	r3, [r2, #64]	; 0x40
 8003d84:	4b19      	ldr	r3, [pc, #100]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d8c:	613b      	str	r3, [r7, #16]
 8003d8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d90:	2300      	movs	r3, #0
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	4b15      	ldr	r3, [pc, #84]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d98:	4a14      	ldr	r2, [pc, #80]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003d9a:	f043 0304 	orr.w	r3, r3, #4
 8003d9e:	6313      	str	r3, [r2, #48]	; 0x30
 8003da0:	4b12      	ldr	r3, [pc, #72]	; (8003dec <HAL_UART_MspInit+0x110>)
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	60fb      	str	r3, [r7, #12]
 8003daa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003dac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db2:	2302      	movs	r3, #2
 8003db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003dbe:	2307      	movs	r3, #7
 8003dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dc2:	f107 031c 	add.w	r3, r7, #28
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	480b      	ldr	r0, [pc, #44]	; (8003df8 <HAL_UART_MspInit+0x11c>)
 8003dca:	f000 fba9 	bl	8004520 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2105      	movs	r1, #5
 8003dd2:	2027      	movs	r0, #39	; 0x27
 8003dd4:	f000 fadb 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003dd8:	2027      	movs	r0, #39	; 0x27
 8003dda:	f000 faf4 	bl	80043c6 <HAL_NVIC_EnableIRQ>
}
 8003dde:	bf00      	nop
 8003de0:	3730      	adds	r7, #48	; 0x30
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	40011000 	.word	0x40011000
 8003dec:	40023800 	.word	0x40023800
 8003df0:	40020000 	.word	0x40020000
 8003df4:	40004800 	.word	0x40004800
 8003df8:	40020800 	.word	0x40020800

08003dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e00:	e7fe      	b.n	8003e00 <NMI_Handler+0x4>

08003e02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e02:	b480      	push	{r7}
 8003e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e06:	e7fe      	b.n	8003e06 <HardFault_Handler+0x4>

08003e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e0c:	e7fe      	b.n	8003e0c <MemManage_Handler+0x4>

08003e0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e12:	e7fe      	b.n	8003e12 <BusFault_Handler+0x4>

08003e14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e18:	e7fe      	b.n	8003e18 <UsageFault_Handler+0x4>

08003e1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e1e:	bf00      	nop
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e2c:	f000 f990 	bl	8004150 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003e30:	f006 fbe2 	bl	800a5f8 <xTaskGetSchedulerState>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d001      	beq.n	8003e3e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003e3a:	f007 f9cd 	bl	800b1d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e3e:	bf00      	nop
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e48:	4802      	ldr	r0, [pc, #8]	; (8003e54 <TIM1_CC_IRQHandler+0x10>)
 8003e4a:	f002 fc52 	bl	80066f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	20000274 	.word	0x20000274

08003e58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e5c:	4802      	ldr	r0, [pc, #8]	; (8003e68 <TIM2_IRQHandler+0x10>)
 8003e5e:	f002 fc48 	bl	80066f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	200002bc 	.word	0x200002bc

08003e6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003e70:	4802      	ldr	r0, [pc, #8]	; (8003e7c <TIM3_IRQHandler+0x10>)
 8003e72:	f002 fc3e 	bl	80066f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000304 	.word	0x20000304

08003e80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e84:	4802      	ldr	r0, [pc, #8]	; (8003e90 <USART1_IRQHandler+0x10>)
 8003e86:	f003 fdb7 	bl	80079f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003e8a:	bf00      	nop
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	200003dc 	.word	0x200003dc

08003e94 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003e98:	4802      	ldr	r0, [pc, #8]	; (8003ea4 <USART3_IRQHandler+0x10>)
 8003e9a:	f003 fdad 	bl	80079f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	20000420 	.word	0x20000420

08003ea8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  return 1;
 8003eac:	2301      	movs	r3, #1
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <_kill>:

int _kill(int pid, int sig)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ec2:	f008 f957 	bl	800c174 <__errno>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2216      	movs	r2, #22
 8003eca:	601a      	str	r2, [r3, #0]
  return -1;
 8003ecc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3708      	adds	r7, #8
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <_exit>:

void _exit (int status)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ee0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f7ff ffe7 	bl	8003eb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003eea:	e7fe      	b.n	8003eea <_exit+0x12>

08003eec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ef8:	2300      	movs	r3, #0
 8003efa:	617b      	str	r3, [r7, #20]
 8003efc:	e00a      	b.n	8003f14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003efe:	f3af 8000 	nop.w
 8003f02:	4601      	mov	r1, r0
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	1c5a      	adds	r2, r3, #1
 8003f08:	60ba      	str	r2, [r7, #8]
 8003f0a:	b2ca      	uxtb	r2, r1
 8003f0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	3301      	adds	r3, #1
 8003f12:	617b      	str	r3, [r7, #20]
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	dbf0      	blt.n	8003efe <_read+0x12>
  }

  return len;
 8003f1c:	687b      	ldr	r3, [r7, #4]
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3718      	adds	r7, #24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b086      	sub	sp, #24
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	60f8      	str	r0, [r7, #12]
 8003f2e:	60b9      	str	r1, [r7, #8]
 8003f30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f32:	2300      	movs	r3, #0
 8003f34:	617b      	str	r3, [r7, #20]
 8003f36:	e009      	b.n	8003f4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	60ba      	str	r2, [r7, #8]
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	3301      	adds	r3, #1
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	dbf1      	blt.n	8003f38 <_write+0x12>
  }
  return len;
 8003f54:	687b      	ldr	r3, [r7, #4]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3718      	adds	r7, #24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <_close>:

int _close(int file)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b083      	sub	sp, #12
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
 8003f7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f86:	605a      	str	r2, [r3, #4]
  return 0;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <_isatty>:

int _isatty(int file)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b083      	sub	sp, #12
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f9e:	2301      	movs	r3, #1
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
	...

08003fc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003fd0:	4a14      	ldr	r2, [pc, #80]	; (8004024 <_sbrk+0x5c>)
 8003fd2:	4b15      	ldr	r3, [pc, #84]	; (8004028 <_sbrk+0x60>)
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003fdc:	4b13      	ldr	r3, [pc, #76]	; (800402c <_sbrk+0x64>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d102      	bne.n	8003fea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003fe4:	4b11      	ldr	r3, [pc, #68]	; (800402c <_sbrk+0x64>)
 8003fe6:	4a12      	ldr	r2, [pc, #72]	; (8004030 <_sbrk+0x68>)
 8003fe8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003fea:	4b10      	ldr	r3, [pc, #64]	; (800402c <_sbrk+0x64>)
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d207      	bcs.n	8004008 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ff8:	f008 f8bc 	bl	800c174 <__errno>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	220c      	movs	r2, #12
 8004000:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004002:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004006:	e009      	b.n	800401c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004008:	4b08      	ldr	r3, [pc, #32]	; (800402c <_sbrk+0x64>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800400e:	4b07      	ldr	r3, [pc, #28]	; (800402c <_sbrk+0x64>)
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4413      	add	r3, r2
 8004016:	4a05      	ldr	r2, [pc, #20]	; (800402c <_sbrk+0x64>)
 8004018:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800401a:	68fb      	ldr	r3, [r7, #12]
}
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20020000 	.word	0x20020000
 8004028:	00000400 	.word	0x00000400
 800402c:	2000094c 	.word	0x2000094c
 8004030:	200053f0 	.word	0x200053f0

08004034 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004038:	4b06      	ldr	r3, [pc, #24]	; (8004054 <SystemInit+0x20>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403e:	4a05      	ldr	r2, [pc, #20]	; (8004054 <SystemInit+0x20>)
 8004040:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004044:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004048:	bf00      	nop
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	e000ed00 	.word	0xe000ed00

08004058 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004058:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004090 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800405c:	480d      	ldr	r0, [pc, #52]	; (8004094 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800405e:	490e      	ldr	r1, [pc, #56]	; (8004098 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004060:	4a0e      	ldr	r2, [pc, #56]	; (800409c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004064:	e002      	b.n	800406c <LoopCopyDataInit>

08004066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800406a:	3304      	adds	r3, #4

0800406c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800406c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800406e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004070:	d3f9      	bcc.n	8004066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004072:	4a0b      	ldr	r2, [pc, #44]	; (80040a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004074:	4c0b      	ldr	r4, [pc, #44]	; (80040a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004078:	e001      	b.n	800407e <LoopFillZerobss>

0800407a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800407a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800407c:	3204      	adds	r2, #4

0800407e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800407e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004080:	d3fb      	bcc.n	800407a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004082:	f7ff ffd7 	bl	8004034 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004086:	f008 f87b 	bl	800c180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800408a:	f7fd fb47 	bl	800171c <main>
  bx  lr    
 800408e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004090:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004098:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800409c:	080105f8 	.word	0x080105f8
  ldr r2, =_sbss
 80040a0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80040a4:	200053f0 	.word	0x200053f0

080040a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040a8:	e7fe      	b.n	80040a8 <ADC_IRQHandler>
	...

080040ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040b0:	4b0e      	ldr	r3, [pc, #56]	; (80040ec <HAL_Init+0x40>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a0d      	ldr	r2, [pc, #52]	; (80040ec <HAL_Init+0x40>)
 80040b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040bc:	4b0b      	ldr	r3, [pc, #44]	; (80040ec <HAL_Init+0x40>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a0a      	ldr	r2, [pc, #40]	; (80040ec <HAL_Init+0x40>)
 80040c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040c8:	4b08      	ldr	r3, [pc, #32]	; (80040ec <HAL_Init+0x40>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a07      	ldr	r2, [pc, #28]	; (80040ec <HAL_Init+0x40>)
 80040ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040d4:	2003      	movs	r0, #3
 80040d6:	f000 f94f 	bl	8004378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040da:	200f      	movs	r0, #15
 80040dc:	f000 f808 	bl	80040f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040e0:	f7ff fc08 	bl	80038f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40023c00 	.word	0x40023c00

080040f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040f8:	4b12      	ldr	r3, [pc, #72]	; (8004144 <HAL_InitTick+0x54>)
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	4b12      	ldr	r3, [pc, #72]	; (8004148 <HAL_InitTick+0x58>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	4619      	mov	r1, r3
 8004102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004106:	fbb3 f3f1 	udiv	r3, r3, r1
 800410a:	fbb2 f3f3 	udiv	r3, r2, r3
 800410e:	4618      	mov	r0, r3
 8004110:	f000 f967 	bl	80043e2 <HAL_SYSTICK_Config>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e00e      	b.n	800413c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2b0f      	cmp	r3, #15
 8004122:	d80a      	bhi.n	800413a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004124:	2200      	movs	r2, #0
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800412c:	f000 f92f 	bl	800438e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004130:	4a06      	ldr	r2, [pc, #24]	; (800414c <HAL_InitTick+0x5c>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
 8004138:	e000      	b.n	800413c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
}
 800413c:	4618      	mov	r0, r3
 800413e:	3708      	adds	r7, #8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	20000004 	.word	0x20000004
 8004148:	2000000c 	.word	0x2000000c
 800414c:	20000008 	.word	0x20000008

08004150 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004150:	b480      	push	{r7}
 8004152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004154:	4b06      	ldr	r3, [pc, #24]	; (8004170 <HAL_IncTick+0x20>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	461a      	mov	r2, r3
 800415a:	4b06      	ldr	r3, [pc, #24]	; (8004174 <HAL_IncTick+0x24>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4413      	add	r3, r2
 8004160:	4a04      	ldr	r2, [pc, #16]	; (8004174 <HAL_IncTick+0x24>)
 8004162:	6013      	str	r3, [r2, #0]
}
 8004164:	bf00      	nop
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	2000000c 	.word	0x2000000c
 8004174:	20000950 	.word	0x20000950

08004178 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  return uwTick;
 800417c:	4b03      	ldr	r3, [pc, #12]	; (800418c <HAL_GetTick+0x14>)
 800417e:	681b      	ldr	r3, [r3, #0]
}
 8004180:	4618      	mov	r0, r3
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	20000950 	.word	0x20000950

08004190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004198:	f7ff ffee 	bl	8004178 <HAL_GetTick>
 800419c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041a8:	d005      	beq.n	80041b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041aa:	4b0a      	ldr	r3, [pc, #40]	; (80041d4 <HAL_Delay+0x44>)
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4413      	add	r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041b6:	bf00      	nop
 80041b8:	f7ff ffde 	bl	8004178 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d8f7      	bhi.n	80041b8 <HAL_Delay+0x28>
  {
  }
}
 80041c8:	bf00      	nop
 80041ca:	bf00      	nop
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	2000000c 	.word	0x2000000c

080041d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041e8:	4b0c      	ldr	r3, [pc, #48]	; (800421c <__NVIC_SetPriorityGrouping+0x44>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041f4:	4013      	ands	r3, r2
 80041f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004200:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800420a:	4a04      	ldr	r2, [pc, #16]	; (800421c <__NVIC_SetPriorityGrouping+0x44>)
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	60d3      	str	r3, [r2, #12]
}
 8004210:	bf00      	nop
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	e000ed00 	.word	0xe000ed00

08004220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004224:	4b04      	ldr	r3, [pc, #16]	; (8004238 <__NVIC_GetPriorityGrouping+0x18>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	0a1b      	lsrs	r3, r3, #8
 800422a:	f003 0307 	and.w	r3, r3, #7
}
 800422e:	4618      	mov	r0, r3
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr
 8004238:	e000ed00 	.word	0xe000ed00

0800423c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	4603      	mov	r3, r0
 8004244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800424a:	2b00      	cmp	r3, #0
 800424c:	db0b      	blt.n	8004266 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	f003 021f 	and.w	r2, r3, #31
 8004254:	4907      	ldr	r1, [pc, #28]	; (8004274 <__NVIC_EnableIRQ+0x38>)
 8004256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425a:	095b      	lsrs	r3, r3, #5
 800425c:	2001      	movs	r0, #1
 800425e:	fa00 f202 	lsl.w	r2, r0, r2
 8004262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	e000e100 	.word	0xe000e100

08004278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	6039      	str	r1, [r7, #0]
 8004282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004288:	2b00      	cmp	r3, #0
 800428a:	db0a      	blt.n	80042a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	b2da      	uxtb	r2, r3
 8004290:	490c      	ldr	r1, [pc, #48]	; (80042c4 <__NVIC_SetPriority+0x4c>)
 8004292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004296:	0112      	lsls	r2, r2, #4
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	440b      	add	r3, r1
 800429c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042a0:	e00a      	b.n	80042b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	b2da      	uxtb	r2, r3
 80042a6:	4908      	ldr	r1, [pc, #32]	; (80042c8 <__NVIC_SetPriority+0x50>)
 80042a8:	79fb      	ldrb	r3, [r7, #7]
 80042aa:	f003 030f 	and.w	r3, r3, #15
 80042ae:	3b04      	subs	r3, #4
 80042b0:	0112      	lsls	r2, r2, #4
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	440b      	add	r3, r1
 80042b6:	761a      	strb	r2, [r3, #24]
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	e000e100 	.word	0xe000e100
 80042c8:	e000ed00 	.word	0xe000ed00

080042cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b089      	sub	sp, #36	; 0x24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f1c3 0307 	rsb	r3, r3, #7
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	bf28      	it	cs
 80042ea:	2304      	movcs	r3, #4
 80042ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	3304      	adds	r3, #4
 80042f2:	2b06      	cmp	r3, #6
 80042f4:	d902      	bls.n	80042fc <NVIC_EncodePriority+0x30>
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	3b03      	subs	r3, #3
 80042fa:	e000      	b.n	80042fe <NVIC_EncodePriority+0x32>
 80042fc:	2300      	movs	r3, #0
 80042fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004300:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	43da      	mvns	r2, r3
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	401a      	ands	r2, r3
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004314:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	fa01 f303 	lsl.w	r3, r1, r3
 800431e:	43d9      	mvns	r1, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004324:	4313      	orrs	r3, r2
         );
}
 8004326:	4618      	mov	r0, r3
 8004328:	3724      	adds	r7, #36	; 0x24
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
	...

08004334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3b01      	subs	r3, #1
 8004340:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004344:	d301      	bcc.n	800434a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004346:	2301      	movs	r3, #1
 8004348:	e00f      	b.n	800436a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800434a:	4a0a      	ldr	r2, [pc, #40]	; (8004374 <SysTick_Config+0x40>)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3b01      	subs	r3, #1
 8004350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004352:	210f      	movs	r1, #15
 8004354:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004358:	f7ff ff8e 	bl	8004278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800435c:	4b05      	ldr	r3, [pc, #20]	; (8004374 <SysTick_Config+0x40>)
 800435e:	2200      	movs	r2, #0
 8004360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004362:	4b04      	ldr	r3, [pc, #16]	; (8004374 <SysTick_Config+0x40>)
 8004364:	2207      	movs	r2, #7
 8004366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	e000e010 	.word	0xe000e010

08004378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7ff ff29 	bl	80041d8 <__NVIC_SetPriorityGrouping>
}
 8004386:	bf00      	nop
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800438e:	b580      	push	{r7, lr}
 8004390:	b086      	sub	sp, #24
 8004392:	af00      	add	r7, sp, #0
 8004394:	4603      	mov	r3, r0
 8004396:	60b9      	str	r1, [r7, #8]
 8004398:	607a      	str	r2, [r7, #4]
 800439a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800439c:	2300      	movs	r3, #0
 800439e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043a0:	f7ff ff3e 	bl	8004220 <__NVIC_GetPriorityGrouping>
 80043a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	6978      	ldr	r0, [r7, #20]
 80043ac:	f7ff ff8e 	bl	80042cc <NVIC_EncodePriority>
 80043b0:	4602      	mov	r2, r0
 80043b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043b6:	4611      	mov	r1, r2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff5d 	bl	8004278 <__NVIC_SetPriority>
}
 80043be:	bf00      	nop
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	4603      	mov	r3, r0
 80043ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff ff31 	bl	800423c <__NVIC_EnableIRQ>
}
 80043da:	bf00      	nop
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b082      	sub	sp, #8
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7ff ffa2 	bl	8004334 <SysTick_Config>
 80043f0:	4603      	mov	r3, r0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b084      	sub	sp, #16
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004406:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004408:	f7ff feb6 	bl	8004178 <HAL_GetTick>
 800440c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	d008      	beq.n	800442c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2280      	movs	r2, #128	; 0x80
 800441e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e052      	b.n	80044d2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0216 	bic.w	r2, r2, #22
 800443a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	695a      	ldr	r2, [r3, #20]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800444a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004450:	2b00      	cmp	r3, #0
 8004452:	d103      	bne.n	800445c <HAL_DMA_Abort+0x62>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004458:	2b00      	cmp	r3, #0
 800445a:	d007      	beq.n	800446c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0208 	bic.w	r2, r2, #8
 800446a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 0201 	bic.w	r2, r2, #1
 800447a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800447c:	e013      	b.n	80044a6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800447e:	f7ff fe7b 	bl	8004178 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b05      	cmp	r3, #5
 800448a:	d90c      	bls.n	80044a6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2220      	movs	r2, #32
 8004490:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2203      	movs	r2, #3
 8004496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e015      	b.n	80044d2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1e4      	bne.n	800447e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044b8:	223f      	movs	r2, #63	; 0x3f
 80044ba:	409a      	lsls	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d004      	beq.n	80044f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2280      	movs	r2, #128	; 0x80
 80044f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e00c      	b.n	8004512 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2205      	movs	r2, #5
 80044fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0201 	bic.w	r2, r2, #1
 800450e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
	...

08004520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004520:	b480      	push	{r7}
 8004522:	b089      	sub	sp, #36	; 0x24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800452a:	2300      	movs	r3, #0
 800452c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800452e:	2300      	movs	r3, #0
 8004530:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004532:	2300      	movs	r3, #0
 8004534:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004536:	2300      	movs	r3, #0
 8004538:	61fb      	str	r3, [r7, #28]
 800453a:	e16b      	b.n	8004814 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800453c:	2201      	movs	r2, #1
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	fa02 f303 	lsl.w	r3, r2, r3
 8004544:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	4013      	ands	r3, r2
 800454e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	429a      	cmp	r2, r3
 8004556:	f040 815a 	bne.w	800480e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f003 0303 	and.w	r3, r3, #3
 8004562:	2b01      	cmp	r3, #1
 8004564:	d005      	beq.n	8004572 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800456e:	2b02      	cmp	r3, #2
 8004570:	d130      	bne.n	80045d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	2203      	movs	r2, #3
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	43db      	mvns	r3, r3
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	4013      	ands	r3, r2
 8004588:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	fa02 f303 	lsl.w	r3, r2, r3
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	4313      	orrs	r3, r2
 800459a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	69ba      	ldr	r2, [r7, #24]
 80045a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045a8:	2201      	movs	r2, #1
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	fa02 f303 	lsl.w	r3, r2, r3
 80045b0:	43db      	mvns	r3, r3
 80045b2:	69ba      	ldr	r2, [r7, #24]
 80045b4:	4013      	ands	r3, r2
 80045b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	091b      	lsrs	r3, r3, #4
 80045be:	f003 0201 	and.w	r2, r3, #1
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	fa02 f303 	lsl.w	r3, r2, r3
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f003 0303 	and.w	r3, r3, #3
 80045dc:	2b03      	cmp	r3, #3
 80045de:	d017      	beq.n	8004610 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	2203      	movs	r2, #3
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	43db      	mvns	r3, r3
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	4013      	ands	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	689a      	ldr	r2, [r3, #8]
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	4313      	orrs	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d123      	bne.n	8004664 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	08da      	lsrs	r2, r3, #3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3208      	adds	r2, #8
 8004624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004628:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	f003 0307 	and.w	r3, r3, #7
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	220f      	movs	r2, #15
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	43db      	mvns	r3, r3
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4013      	ands	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	691a      	ldr	r2, [r3, #16]
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	fa02 f303 	lsl.w	r3, r2, r3
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	4313      	orrs	r3, r2
 8004654:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	08da      	lsrs	r2, r3, #3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3208      	adds	r2, #8
 800465e:	69b9      	ldr	r1, [r7, #24]
 8004660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	2203      	movs	r2, #3
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f003 0203 	and.w	r2, r3, #3
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 80b4 	beq.w	800480e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046a6:	2300      	movs	r3, #0
 80046a8:	60fb      	str	r3, [r7, #12]
 80046aa:	4b60      	ldr	r3, [pc, #384]	; (800482c <HAL_GPIO_Init+0x30c>)
 80046ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ae:	4a5f      	ldr	r2, [pc, #380]	; (800482c <HAL_GPIO_Init+0x30c>)
 80046b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046b4:	6453      	str	r3, [r2, #68]	; 0x44
 80046b6:	4b5d      	ldr	r3, [pc, #372]	; (800482c <HAL_GPIO_Init+0x30c>)
 80046b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046c2:	4a5b      	ldr	r2, [pc, #364]	; (8004830 <HAL_GPIO_Init+0x310>)
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	089b      	lsrs	r3, r3, #2
 80046c8:	3302      	adds	r3, #2
 80046ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	220f      	movs	r2, #15
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	43db      	mvns	r3, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4013      	ands	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a52      	ldr	r2, [pc, #328]	; (8004834 <HAL_GPIO_Init+0x314>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d02b      	beq.n	8004746 <HAL_GPIO_Init+0x226>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a51      	ldr	r2, [pc, #324]	; (8004838 <HAL_GPIO_Init+0x318>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d025      	beq.n	8004742 <HAL_GPIO_Init+0x222>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a50      	ldr	r2, [pc, #320]	; (800483c <HAL_GPIO_Init+0x31c>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d01f      	beq.n	800473e <HAL_GPIO_Init+0x21e>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a4f      	ldr	r2, [pc, #316]	; (8004840 <HAL_GPIO_Init+0x320>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d019      	beq.n	800473a <HAL_GPIO_Init+0x21a>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a4e      	ldr	r2, [pc, #312]	; (8004844 <HAL_GPIO_Init+0x324>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d013      	beq.n	8004736 <HAL_GPIO_Init+0x216>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a4d      	ldr	r2, [pc, #308]	; (8004848 <HAL_GPIO_Init+0x328>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00d      	beq.n	8004732 <HAL_GPIO_Init+0x212>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a4c      	ldr	r2, [pc, #304]	; (800484c <HAL_GPIO_Init+0x32c>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d007      	beq.n	800472e <HAL_GPIO_Init+0x20e>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a4b      	ldr	r2, [pc, #300]	; (8004850 <HAL_GPIO_Init+0x330>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d101      	bne.n	800472a <HAL_GPIO_Init+0x20a>
 8004726:	2307      	movs	r3, #7
 8004728:	e00e      	b.n	8004748 <HAL_GPIO_Init+0x228>
 800472a:	2308      	movs	r3, #8
 800472c:	e00c      	b.n	8004748 <HAL_GPIO_Init+0x228>
 800472e:	2306      	movs	r3, #6
 8004730:	e00a      	b.n	8004748 <HAL_GPIO_Init+0x228>
 8004732:	2305      	movs	r3, #5
 8004734:	e008      	b.n	8004748 <HAL_GPIO_Init+0x228>
 8004736:	2304      	movs	r3, #4
 8004738:	e006      	b.n	8004748 <HAL_GPIO_Init+0x228>
 800473a:	2303      	movs	r3, #3
 800473c:	e004      	b.n	8004748 <HAL_GPIO_Init+0x228>
 800473e:	2302      	movs	r3, #2
 8004740:	e002      	b.n	8004748 <HAL_GPIO_Init+0x228>
 8004742:	2301      	movs	r3, #1
 8004744:	e000      	b.n	8004748 <HAL_GPIO_Init+0x228>
 8004746:	2300      	movs	r3, #0
 8004748:	69fa      	ldr	r2, [r7, #28]
 800474a:	f002 0203 	and.w	r2, r2, #3
 800474e:	0092      	lsls	r2, r2, #2
 8004750:	4093      	lsls	r3, r2
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	4313      	orrs	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004758:	4935      	ldr	r1, [pc, #212]	; (8004830 <HAL_GPIO_Init+0x310>)
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	089b      	lsrs	r3, r3, #2
 800475e:	3302      	adds	r3, #2
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004766:	4b3b      	ldr	r3, [pc, #236]	; (8004854 <HAL_GPIO_Init+0x334>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	43db      	mvns	r3, r3
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	4013      	ands	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800478a:	4a32      	ldr	r2, [pc, #200]	; (8004854 <HAL_GPIO_Init+0x334>)
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004790:	4b30      	ldr	r3, [pc, #192]	; (8004854 <HAL_GPIO_Init+0x334>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	43db      	mvns	r3, r3
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	4013      	ands	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047b4:	4a27      	ldr	r2, [pc, #156]	; (8004854 <HAL_GPIO_Init+0x334>)
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047ba:	4b26      	ldr	r3, [pc, #152]	; (8004854 <HAL_GPIO_Init+0x334>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	43db      	mvns	r3, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4013      	ands	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d003      	beq.n	80047de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	4313      	orrs	r3, r2
 80047dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047de:	4a1d      	ldr	r2, [pc, #116]	; (8004854 <HAL_GPIO_Init+0x334>)
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047e4:	4b1b      	ldr	r3, [pc, #108]	; (8004854 <HAL_GPIO_Init+0x334>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	43db      	mvns	r3, r3
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	4013      	ands	r3, r2
 80047f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d003      	beq.n	8004808 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	4313      	orrs	r3, r2
 8004806:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004808:	4a12      	ldr	r2, [pc, #72]	; (8004854 <HAL_GPIO_Init+0x334>)
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	3301      	adds	r3, #1
 8004812:	61fb      	str	r3, [r7, #28]
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	2b0f      	cmp	r3, #15
 8004818:	f67f ae90 	bls.w	800453c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800481c:	bf00      	nop
 800481e:	bf00      	nop
 8004820:	3724      	adds	r7, #36	; 0x24
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	40023800 	.word	0x40023800
 8004830:	40013800 	.word	0x40013800
 8004834:	40020000 	.word	0x40020000
 8004838:	40020400 	.word	0x40020400
 800483c:	40020800 	.word	0x40020800
 8004840:	40020c00 	.word	0x40020c00
 8004844:	40021000 	.word	0x40021000
 8004848:	40021400 	.word	0x40021400
 800484c:	40021800 	.word	0x40021800
 8004850:	40021c00 	.word	0x40021c00
 8004854:	40013c00 	.word	0x40013c00

08004858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	460b      	mov	r3, r1
 8004862:	807b      	strh	r3, [r7, #2]
 8004864:	4613      	mov	r3, r2
 8004866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004868:	787b      	ldrb	r3, [r7, #1]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800486e:	887a      	ldrh	r2, [r7, #2]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004874:	e003      	b.n	800487e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004876:	887b      	ldrh	r3, [r7, #2]
 8004878:	041a      	lsls	r2, r3, #16
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	619a      	str	r2, [r3, #24]
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
	...

0800488c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e12b      	b.n	8004af6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d106      	bne.n	80048b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7ff f84a 	bl	800394c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2224      	movs	r2, #36	; 0x24
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 0201 	bic.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80048f0:	f001 fbba 	bl	8006068 <HAL_RCC_GetPCLK1Freq>
 80048f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	4a81      	ldr	r2, [pc, #516]	; (8004b00 <HAL_I2C_Init+0x274>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d807      	bhi.n	8004910 <HAL_I2C_Init+0x84>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	4a80      	ldr	r2, [pc, #512]	; (8004b04 <HAL_I2C_Init+0x278>)
 8004904:	4293      	cmp	r3, r2
 8004906:	bf94      	ite	ls
 8004908:	2301      	movls	r3, #1
 800490a:	2300      	movhi	r3, #0
 800490c:	b2db      	uxtb	r3, r3
 800490e:	e006      	b.n	800491e <HAL_I2C_Init+0x92>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4a7d      	ldr	r2, [pc, #500]	; (8004b08 <HAL_I2C_Init+0x27c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	bf94      	ite	ls
 8004918:	2301      	movls	r3, #1
 800491a:	2300      	movhi	r3, #0
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e0e7      	b.n	8004af6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	4a78      	ldr	r2, [pc, #480]	; (8004b0c <HAL_I2C_Init+0x280>)
 800492a:	fba2 2303 	umull	r2, r3, r2, r3
 800492e:	0c9b      	lsrs	r3, r3, #18
 8004930:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	430a      	orrs	r2, r1
 8004944:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	4a6a      	ldr	r2, [pc, #424]	; (8004b00 <HAL_I2C_Init+0x274>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d802      	bhi.n	8004960 <HAL_I2C_Init+0xd4>
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	3301      	adds	r3, #1
 800495e:	e009      	b.n	8004974 <HAL_I2C_Init+0xe8>
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004966:	fb02 f303 	mul.w	r3, r2, r3
 800496a:	4a69      	ldr	r2, [pc, #420]	; (8004b10 <HAL_I2C_Init+0x284>)
 800496c:	fba2 2303 	umull	r2, r3, r2, r3
 8004970:	099b      	lsrs	r3, r3, #6
 8004972:	3301      	adds	r3, #1
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6812      	ldr	r2, [r2, #0]
 8004978:	430b      	orrs	r3, r1
 800497a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004986:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	495c      	ldr	r1, [pc, #368]	; (8004b00 <HAL_I2C_Init+0x274>)
 8004990:	428b      	cmp	r3, r1
 8004992:	d819      	bhi.n	80049c8 <HAL_I2C_Init+0x13c>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	1e59      	subs	r1, r3, #1
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	fbb1 f3f3 	udiv	r3, r1, r3
 80049a2:	1c59      	adds	r1, r3, #1
 80049a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80049a8:	400b      	ands	r3, r1
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00a      	beq.n	80049c4 <HAL_I2C_Init+0x138>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	1e59      	subs	r1, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	005b      	lsls	r3, r3, #1
 80049b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80049bc:	3301      	adds	r3, #1
 80049be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049c2:	e051      	b.n	8004a68 <HAL_I2C_Init+0x1dc>
 80049c4:	2304      	movs	r3, #4
 80049c6:	e04f      	b.n	8004a68 <HAL_I2C_Init+0x1dc>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d111      	bne.n	80049f4 <HAL_I2C_Init+0x168>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	1e58      	subs	r0, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6859      	ldr	r1, [r3, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	440b      	add	r3, r1
 80049de:	fbb0 f3f3 	udiv	r3, r0, r3
 80049e2:	3301      	adds	r3, #1
 80049e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	bf0c      	ite	eq
 80049ec:	2301      	moveq	r3, #1
 80049ee:	2300      	movne	r3, #0
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	e012      	b.n	8004a1a <HAL_I2C_Init+0x18e>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	1e58      	subs	r0, r3, #1
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6859      	ldr	r1, [r3, #4]
 80049fc:	460b      	mov	r3, r1
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	440b      	add	r3, r1
 8004a02:	0099      	lsls	r1, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	bf0c      	ite	eq
 8004a14:	2301      	moveq	r3, #1
 8004a16:	2300      	movne	r3, #0
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <HAL_I2C_Init+0x196>
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e022      	b.n	8004a68 <HAL_I2C_Init+0x1dc>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d10e      	bne.n	8004a48 <HAL_I2C_Init+0x1bc>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	1e58      	subs	r0, r3, #1
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6859      	ldr	r1, [r3, #4]
 8004a32:	460b      	mov	r3, r1
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	440b      	add	r3, r1
 8004a38:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a46:	e00f      	b.n	8004a68 <HAL_I2C_Init+0x1dc>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	1e58      	subs	r0, r3, #1
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6859      	ldr	r1, [r3, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	0099      	lsls	r1, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a5e:	3301      	adds	r3, #1
 8004a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	6809      	ldr	r1, [r1, #0]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	69da      	ldr	r2, [r3, #28]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	431a      	orrs	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004a96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	6911      	ldr	r1, [r2, #16]
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	68d2      	ldr	r2, [r2, #12]
 8004aa2:	4311      	orrs	r1, r2
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	6812      	ldr	r2, [r2, #0]
 8004aa8:	430b      	orrs	r3, r1
 8004aaa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	695a      	ldr	r2, [r3, #20]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f042 0201 	orr.w	r2, r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	000186a0 	.word	0x000186a0
 8004b04:	001e847f 	.word	0x001e847f
 8004b08:	003d08ff 	.word	0x003d08ff
 8004b0c:	431bde83 	.word	0x431bde83
 8004b10:	10624dd3 	.word	0x10624dd3

08004b14 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b088      	sub	sp, #32
 8004b18:	af02      	add	r7, sp, #8
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	607a      	str	r2, [r7, #4]
 8004b1e:	461a      	mov	r2, r3
 8004b20:	460b      	mov	r3, r1
 8004b22:	817b      	strh	r3, [r7, #10]
 8004b24:	4613      	mov	r3, r2
 8004b26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b28:	f7ff fb26 	bl	8004178 <HAL_GetTick>
 8004b2c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b20      	cmp	r3, #32
 8004b38:	f040 80e0 	bne.w	8004cfc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	9300      	str	r3, [sp, #0]
 8004b40:	2319      	movs	r3, #25
 8004b42:	2201      	movs	r2, #1
 8004b44:	4970      	ldr	r1, [pc, #448]	; (8004d08 <HAL_I2C_Master_Transmit+0x1f4>)
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f000 fc58 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004b52:	2302      	movs	r3, #2
 8004b54:	e0d3      	b.n	8004cfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d101      	bne.n	8004b64 <HAL_I2C_Master_Transmit+0x50>
 8004b60:	2302      	movs	r3, #2
 8004b62:	e0cc      	b.n	8004cfe <HAL_I2C_Master_Transmit+0x1ea>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d007      	beq.n	8004b8a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f042 0201 	orr.w	r2, r2, #1
 8004b88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2221      	movs	r2, #33	; 0x21
 8004b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2210      	movs	r2, #16
 8004ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	893a      	ldrh	r2, [r7, #8]
 8004bba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	4a50      	ldr	r2, [pc, #320]	; (8004d0c <HAL_I2C_Master_Transmit+0x1f8>)
 8004bca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004bcc:	8979      	ldrh	r1, [r7, #10]
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	6a3a      	ldr	r2, [r7, #32]
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 fac2 	bl	800515c <I2C_MasterRequestWrite>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e08d      	b.n	8004cfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004be2:	2300      	movs	r3, #0
 8004be4:	613b      	str	r3, [r7, #16]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	613b      	str	r3, [r7, #16]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	613b      	str	r3, [r7, #16]
 8004bf6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004bf8:	e066      	b.n	8004cc8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	6a39      	ldr	r1, [r7, #32]
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 fcd2 	bl	80055a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00d      	beq.n	8004c26 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d107      	bne.n	8004c22 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c20:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e06b      	b.n	8004cfe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2a:	781a      	ldrb	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	1c5a      	adds	r2, r3, #1
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	3b01      	subs	r3, #1
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	2b04      	cmp	r3, #4
 8004c62:	d11b      	bne.n	8004c9c <HAL_I2C_Master_Transmit+0x188>
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d017      	beq.n	8004c9c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c70:	781a      	ldrb	r2, [r3, #0]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c94:	3b01      	subs	r3, #1
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	6a39      	ldr	r1, [r7, #32]
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 fcc2 	bl	800562a <I2C_WaitOnBTFFlagUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00d      	beq.n	8004cc8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb0:	2b04      	cmp	r3, #4
 8004cb2:	d107      	bne.n	8004cc4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cc2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e01a      	b.n	8004cfe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d194      	bne.n	8004bfa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	e000      	b.n	8004cfe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004cfc:	2302      	movs	r3, #2
  }
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	00100002 	.word	0x00100002
 8004d0c:	ffff0000 	.word	0xffff0000

08004d10 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b08c      	sub	sp, #48	; 0x30
 8004d14:	af02      	add	r7, sp, #8
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	607a      	str	r2, [r7, #4]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	817b      	strh	r3, [r7, #10]
 8004d20:	4613      	mov	r3, r2
 8004d22:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d24:	f7ff fa28 	bl	8004178 <HAL_GetTick>
 8004d28:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b20      	cmp	r3, #32
 8004d34:	f040 820b 	bne.w	800514e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3a:	9300      	str	r3, [sp, #0]
 8004d3c:	2319      	movs	r3, #25
 8004d3e:	2201      	movs	r2, #1
 8004d40:	497c      	ldr	r1, [pc, #496]	; (8004f34 <HAL_I2C_Master_Receive+0x224>)
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f000 fb5a 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	e1fe      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d101      	bne.n	8004d60 <HAL_I2C_Master_Receive+0x50>
 8004d5c:	2302      	movs	r3, #2
 8004d5e:	e1f7      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d007      	beq.n	8004d86 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0201 	orr.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d94:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2222      	movs	r2, #34	; 0x22
 8004d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2210      	movs	r2, #16
 8004da2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	893a      	ldrh	r2, [r7, #8]
 8004db6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dbc:	b29a      	uxth	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	4a5c      	ldr	r2, [pc, #368]	; (8004f38 <HAL_I2C_Master_Receive+0x228>)
 8004dc6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004dc8:	8979      	ldrh	r1, [r7, #10]
 8004dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f000 fa46 	bl	8005260 <I2C_MasterRequestRead>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d001      	beq.n	8004dde <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e1b8      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d113      	bne.n	8004e0e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de6:	2300      	movs	r3, #0
 8004de8:	623b      	str	r3, [r7, #32]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	695b      	ldr	r3, [r3, #20]
 8004df0:	623b      	str	r3, [r7, #32]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	623b      	str	r3, [r7, #32]
 8004dfa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	e18c      	b.n	8005128 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d11b      	bne.n	8004e4e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e26:	2300      	movs	r3, #0
 8004e28:	61fb      	str	r3, [r7, #28]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	61fb      	str	r3, [r7, #28]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	61fb      	str	r3, [r7, #28]
 8004e3a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	e16c      	b.n	8005128 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d11b      	bne.n	8004e8e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e64:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e76:	2300      	movs	r3, #0
 8004e78:	61bb      	str	r3, [r7, #24]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	61bb      	str	r3, [r7, #24]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	699b      	ldr	r3, [r3, #24]
 8004e88:	61bb      	str	r3, [r7, #24]
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	e14c      	b.n	8005128 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	695b      	ldr	r3, [r3, #20]
 8004ea8:	617b      	str	r3, [r7, #20]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	617b      	str	r3, [r7, #20]
 8004eb2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004eb4:	e138      	b.n	8005128 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eba:	2b03      	cmp	r3, #3
 8004ebc:	f200 80f1 	bhi.w	80050a2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d123      	bne.n	8004f10 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f000 fbed 	bl	80056ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e139      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691a      	ldr	r2, [r3, #16]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	1c5a      	adds	r2, r3, #1
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f0e:	e10b      	b.n	8005128 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d14e      	bne.n	8004fb6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1e:	2200      	movs	r2, #0
 8004f20:	4906      	ldr	r1, [pc, #24]	; (8004f3c <HAL_I2C_Master_Receive+0x22c>)
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f000 fa6a 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d008      	beq.n	8004f40 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e10e      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
 8004f32:	bf00      	nop
 8004f34:	00100002 	.word	0x00100002
 8004f38:	ffff0000 	.word	0xffff0000
 8004f3c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	691a      	ldr	r2, [r3, #16]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5a:	b2d2      	uxtb	r2, r2
 8004f5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	691a      	ldr	r2, [r3, #16]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	b2d2      	uxtb	r2, r2
 8004f8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fb4:	e0b8      	b.n	8005128 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	4966      	ldr	r1, [pc, #408]	; (8005158 <HAL_I2C_Master_Receive+0x448>)
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 fa1b 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e0bf      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fde:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	691a      	ldr	r2, [r3, #16]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	b2d2      	uxtb	r2, r2
 8004fec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff2:	1c5a      	adds	r2, r3, #1
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005008:	b29b      	uxth	r3, r3
 800500a:	3b01      	subs	r3, #1
 800500c:	b29a      	uxth	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005018:	2200      	movs	r2, #0
 800501a:	494f      	ldr	r1, [pc, #316]	; (8005158 <HAL_I2C_Master_Receive+0x448>)
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f9ed 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d001      	beq.n	800502c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e091      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800503a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	b2d2      	uxtb	r2, r2
 8005048:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005058:	3b01      	subs	r3, #1
 800505a:	b29a      	uxth	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005064:	b29b      	uxth	r3, r3
 8005066:	3b01      	subs	r3, #1
 8005068:	b29a      	uxth	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	691a      	ldr	r2, [r3, #16]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005078:	b2d2      	uxtb	r2, r2
 800507a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508a:	3b01      	subs	r3, #1
 800508c:	b29a      	uxth	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005096:	b29b      	uxth	r3, r3
 8005098:	3b01      	subs	r3, #1
 800509a:	b29a      	uxth	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050a0:	e042      	b.n	8005128 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 fb00 	bl	80056ac <I2C_WaitOnRXNEFlagUntilTimeout>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e04c      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	691a      	ldr	r2, [r3, #16]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c0:	b2d2      	uxtb	r2, r2
 80050c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d2:	3b01      	subs	r3, #1
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050de:	b29b      	uxth	r3, r3
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	f003 0304 	and.w	r3, r3, #4
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	d118      	bne.n	8005128 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005108:	1c5a      	adds	r2, r3, #1
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800511e:	b29b      	uxth	r3, r3
 8005120:	3b01      	subs	r3, #1
 8005122:	b29a      	uxth	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800512c:	2b00      	cmp	r3, #0
 800512e:	f47f aec2 	bne.w	8004eb6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	e000      	b.n	8005150 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800514e:	2302      	movs	r3, #2
  }
}
 8005150:	4618      	mov	r0, r3
 8005152:	3728      	adds	r7, #40	; 0x28
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	00010004 	.word	0x00010004

0800515c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af02      	add	r7, sp, #8
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	607a      	str	r2, [r7, #4]
 8005166:	603b      	str	r3, [r7, #0]
 8005168:	460b      	mov	r3, r1
 800516a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005170:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	2b08      	cmp	r3, #8
 8005176:	d006      	beq.n	8005186 <I2C_MasterRequestWrite+0x2a>
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d003      	beq.n	8005186 <I2C_MasterRequestWrite+0x2a>
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005184:	d108      	bne.n	8005198 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	e00b      	b.n	80051b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519c:	2b12      	cmp	r3, #18
 800519e:	d107      	bne.n	80051b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	f000 f91d 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00d      	beq.n	80051e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051d6:	d103      	bne.n	80051e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e035      	b.n	8005250 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051ec:	d108      	bne.n	8005200 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051ee:	897b      	ldrh	r3, [r7, #10]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	461a      	mov	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80051fc:	611a      	str	r2, [r3, #16]
 80051fe:	e01b      	b.n	8005238 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005200:	897b      	ldrh	r3, [r7, #10]
 8005202:	11db      	asrs	r3, r3, #7
 8005204:	b2db      	uxtb	r3, r3
 8005206:	f003 0306 	and.w	r3, r3, #6
 800520a:	b2db      	uxtb	r3, r3
 800520c:	f063 030f 	orn	r3, r3, #15
 8005210:	b2da      	uxtb	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	490e      	ldr	r1, [pc, #56]	; (8005258 <I2C_MasterRequestWrite+0xfc>)
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 f943 	bl	80054aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e010      	b.n	8005250 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800522e:	897b      	ldrh	r3, [r7, #10]
 8005230:	b2da      	uxtb	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	4907      	ldr	r1, [pc, #28]	; (800525c <I2C_MasterRequestWrite+0x100>)
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 f933 	bl	80054aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e000      	b.n	8005250 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3718      	adds	r7, #24
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	00010008 	.word	0x00010008
 800525c:	00010002 	.word	0x00010002

08005260 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b088      	sub	sp, #32
 8005264:	af02      	add	r7, sp, #8
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	607a      	str	r2, [r7, #4]
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	460b      	mov	r3, r1
 800526e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005274:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005284:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	2b08      	cmp	r3, #8
 800528a:	d006      	beq.n	800529a <I2C_MasterRequestRead+0x3a>
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d003      	beq.n	800529a <I2C_MasterRequestRead+0x3a>
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005298:	d108      	bne.n	80052ac <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	e00b      	b.n	80052c4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b0:	2b11      	cmp	r3, #17
 80052b2:	d107      	bne.n	80052c4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f000 f893 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00d      	beq.n	80052f8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052ea:	d103      	bne.n	80052f4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e079      	b.n	80053ec <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005300:	d108      	bne.n	8005314 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005302:	897b      	ldrh	r3, [r7, #10]
 8005304:	b2db      	uxtb	r3, r3
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	b2da      	uxtb	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	611a      	str	r2, [r3, #16]
 8005312:	e05f      	b.n	80053d4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005314:	897b      	ldrh	r3, [r7, #10]
 8005316:	11db      	asrs	r3, r3, #7
 8005318:	b2db      	uxtb	r3, r3
 800531a:	f003 0306 	and.w	r3, r3, #6
 800531e:	b2db      	uxtb	r3, r3
 8005320:	f063 030f 	orn	r3, r3, #15
 8005324:	b2da      	uxtb	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	4930      	ldr	r1, [pc, #192]	; (80053f4 <I2C_MasterRequestRead+0x194>)
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f8b9 	bl	80054aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e054      	b.n	80053ec <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005342:	897b      	ldrh	r3, [r7, #10]
 8005344:	b2da      	uxtb	r2, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	4929      	ldr	r1, [pc, #164]	; (80053f8 <I2C_MasterRequestRead+0x198>)
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 f8a9 	bl	80054aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e044      	b.n	80053ec <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005362:	2300      	movs	r3, #0
 8005364:	613b      	str	r3, [r7, #16]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	613b      	str	r3, [r7, #16]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	613b      	str	r3, [r7, #16]
 8005376:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005386:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 f831 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00d      	beq.n	80053bc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053ae:	d103      	bne.n	80053b8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053b6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e017      	b.n	80053ec <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80053bc:	897b      	ldrh	r3, [r7, #10]
 80053be:	11db      	asrs	r3, r3, #7
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f003 0306 	and.w	r3, r3, #6
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	f063 030e 	orn	r3, r3, #14
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	4907      	ldr	r1, [pc, #28]	; (80053f8 <I2C_MasterRequestRead+0x198>)
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 f865 	bl	80054aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e000      	b.n	80053ec <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3718      	adds	r7, #24
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	00010008 	.word	0x00010008
 80053f8:	00010002 	.word	0x00010002

080053fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	603b      	str	r3, [r7, #0]
 8005408:	4613      	mov	r3, r2
 800540a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800540c:	e025      	b.n	800545a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005414:	d021      	beq.n	800545a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005416:	f7fe feaf 	bl	8004178 <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	683a      	ldr	r2, [r7, #0]
 8005422:	429a      	cmp	r2, r3
 8005424:	d302      	bcc.n	800542c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d116      	bne.n	800545a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2220      	movs	r2, #32
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	f043 0220 	orr.w	r2, r3, #32
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e023      	b.n	80054a2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	0c1b      	lsrs	r3, r3, #16
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b01      	cmp	r3, #1
 8005462:	d10d      	bne.n	8005480 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	43da      	mvns	r2, r3
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	4013      	ands	r3, r2
 8005470:	b29b      	uxth	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	bf0c      	ite	eq
 8005476:	2301      	moveq	r3, #1
 8005478:	2300      	movne	r3, #0
 800547a:	b2db      	uxtb	r3, r3
 800547c:	461a      	mov	r2, r3
 800547e:	e00c      	b.n	800549a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	43da      	mvns	r2, r3
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	4013      	ands	r3, r2
 800548c:	b29b      	uxth	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	bf0c      	ite	eq
 8005492:	2301      	moveq	r3, #1
 8005494:	2300      	movne	r3, #0
 8005496:	b2db      	uxtb	r3, r3
 8005498:	461a      	mov	r2, r3
 800549a:	79fb      	ldrb	r3, [r7, #7]
 800549c:	429a      	cmp	r2, r3
 800549e:	d0b6      	beq.n	800540e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}

080054aa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80054aa:	b580      	push	{r7, lr}
 80054ac:	b084      	sub	sp, #16
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	60f8      	str	r0, [r7, #12]
 80054b2:	60b9      	str	r1, [r7, #8]
 80054b4:	607a      	str	r2, [r7, #4]
 80054b6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80054b8:	e051      	b.n	800555e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c8:	d123      	bne.n	8005512 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054d8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054e2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2220      	movs	r2, #32
 80054ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f043 0204 	orr.w	r2, r3, #4
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e046      	b.n	80055a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005518:	d021      	beq.n	800555e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800551a:	f7fe fe2d 	bl	8004178 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	429a      	cmp	r2, r3
 8005528:	d302      	bcc.n	8005530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d116      	bne.n	800555e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2220      	movs	r2, #32
 800553a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554a:	f043 0220 	orr.w	r2, r3, #32
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e020      	b.n	80055a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	0c1b      	lsrs	r3, r3, #16
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b01      	cmp	r3, #1
 8005566:	d10c      	bne.n	8005582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	43da      	mvns	r2, r3
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	4013      	ands	r3, r2
 8005574:	b29b      	uxth	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	bf14      	ite	ne
 800557a:	2301      	movne	r3, #1
 800557c:	2300      	moveq	r3, #0
 800557e:	b2db      	uxtb	r3, r3
 8005580:	e00b      	b.n	800559a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	43da      	mvns	r2, r3
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	4013      	ands	r3, r2
 800558e:	b29b      	uxth	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	bf14      	ite	ne
 8005594:	2301      	movne	r3, #1
 8005596:	2300      	moveq	r3, #0
 8005598:	b2db      	uxtb	r3, r3
 800559a:	2b00      	cmp	r3, #0
 800559c:	d18d      	bne.n	80054ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3710      	adds	r7, #16
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055b4:	e02d      	b.n	8005612 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 f8ce 	bl	8005758 <I2C_IsAcknowledgeFailed>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e02d      	b.n	8005622 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055cc:	d021      	beq.n	8005612 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ce:	f7fe fdd3 	bl	8004178 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d302      	bcc.n	80055e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d116      	bne.n	8005612 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2220      	movs	r2, #32
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fe:	f043 0220 	orr.w	r2, r3, #32
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e007      	b.n	8005622 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695b      	ldr	r3, [r3, #20]
 8005618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800561c:	2b80      	cmp	r3, #128	; 0x80
 800561e:	d1ca      	bne.n	80055b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b084      	sub	sp, #16
 800562e:	af00      	add	r7, sp, #0
 8005630:	60f8      	str	r0, [r7, #12]
 8005632:	60b9      	str	r1, [r7, #8]
 8005634:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005636:	e02d      	b.n	8005694 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f000 f88d 	bl	8005758 <I2C_IsAcknowledgeFailed>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d001      	beq.n	8005648 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e02d      	b.n	80056a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800564e:	d021      	beq.n	8005694 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005650:	f7fe fd92 	bl	8004178 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	68ba      	ldr	r2, [r7, #8]
 800565c:	429a      	cmp	r2, r3
 800565e:	d302      	bcc.n	8005666 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d116      	bne.n	8005694 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2220      	movs	r2, #32
 8005670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005680:	f043 0220 	orr.w	r2, r3, #32
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e007      	b.n	80056a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	f003 0304 	and.w	r3, r3, #4
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d1ca      	bne.n	8005638 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3710      	adds	r7, #16
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056b8:	e042      	b.n	8005740 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	f003 0310 	and.w	r3, r3, #16
 80056c4:	2b10      	cmp	r3, #16
 80056c6:	d119      	bne.n	80056fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f06f 0210 	mvn.w	r2, #16
 80056d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e029      	b.n	8005750 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056fc:	f7fe fd3c 	bl	8004178 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	429a      	cmp	r2, r3
 800570a:	d302      	bcc.n	8005712 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d116      	bne.n	8005740 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572c:	f043 0220 	orr.w	r2, r3, #32
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e007      	b.n	8005750 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800574a:	2b40      	cmp	r3, #64	; 0x40
 800574c:	d1b5      	bne.n	80056ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800576a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800576e:	d11b      	bne.n	80057a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005778:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2220      	movs	r2, #32
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005794:	f043 0204 	orr.w	r2, r3, #4
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e000      	b.n	80057aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
	...

080057b8 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80057be:	4b06      	ldr	r3, [pc, #24]	; (80057d8 <HAL_PWR_EnableBkUpAccess+0x20>)
 80057c0:	2201      	movs	r2, #1
 80057c2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80057c4:	4b05      	ldr	r3, [pc, #20]	; (80057dc <HAL_PWR_EnableBkUpAccess+0x24>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80057ca:	687b      	ldr	r3, [r7, #4]
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	420e0020 	.word	0x420e0020
 80057dc:	40007000 	.word	0x40007000

080057e0 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80057e6:	4b06      	ldr	r3, [pc, #24]	; (8005800 <HAL_PWR_DisableBkUpAccess+0x20>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80057ec:	4b05      	ldr	r3, [pc, #20]	; (8005804 <HAL_PWR_DisableBkUpAccess+0x24>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80057f2:	687b      	ldr	r3, [r7, #4]
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	420e0020 	.word	0x420e0020
 8005804:	40007000 	.word	0x40007000

08005808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e267      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	d075      	beq.n	8005912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005826:	4b88      	ldr	r3, [pc, #544]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f003 030c 	and.w	r3, r3, #12
 800582e:	2b04      	cmp	r3, #4
 8005830:	d00c      	beq.n	800584c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005832:	4b85      	ldr	r3, [pc, #532]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800583a:	2b08      	cmp	r3, #8
 800583c:	d112      	bne.n	8005864 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800583e:	4b82      	ldr	r3, [pc, #520]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005846:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800584a:	d10b      	bne.n	8005864 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800584c:	4b7e      	ldr	r3, [pc, #504]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d05b      	beq.n	8005910 <HAL_RCC_OscConfig+0x108>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d157      	bne.n	8005910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e242      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800586c:	d106      	bne.n	800587c <HAL_RCC_OscConfig+0x74>
 800586e:	4b76      	ldr	r3, [pc, #472]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a75      	ldr	r2, [pc, #468]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005878:	6013      	str	r3, [r2, #0]
 800587a:	e01d      	b.n	80058b8 <HAL_RCC_OscConfig+0xb0>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005884:	d10c      	bne.n	80058a0 <HAL_RCC_OscConfig+0x98>
 8005886:	4b70      	ldr	r3, [pc, #448]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a6f      	ldr	r2, [pc, #444]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 800588c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	4b6d      	ldr	r3, [pc, #436]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a6c      	ldr	r2, [pc, #432]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800589c:	6013      	str	r3, [r2, #0]
 800589e:	e00b      	b.n	80058b8 <HAL_RCC_OscConfig+0xb0>
 80058a0:	4b69      	ldr	r3, [pc, #420]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a68      	ldr	r2, [pc, #416]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80058a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058aa:	6013      	str	r3, [r2, #0]
 80058ac:	4b66      	ldr	r3, [pc, #408]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a65      	ldr	r2, [pc, #404]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80058b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d013      	beq.n	80058e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c0:	f7fe fc5a 	bl	8004178 <HAL_GetTick>
 80058c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058c8:	f7fe fc56 	bl	8004178 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b64      	cmp	r3, #100	; 0x64
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e207      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058da:	4b5b      	ldr	r3, [pc, #364]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0f0      	beq.n	80058c8 <HAL_RCC_OscConfig+0xc0>
 80058e6:	e014      	b.n	8005912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e8:	f7fe fc46 	bl	8004178 <HAL_GetTick>
 80058ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ee:	e008      	b.n	8005902 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058f0:	f7fe fc42 	bl	8004178 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b64      	cmp	r3, #100	; 0x64
 80058fc:	d901      	bls.n	8005902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e1f3      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005902:	4b51      	ldr	r3, [pc, #324]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1f0      	bne.n	80058f0 <HAL_RCC_OscConfig+0xe8>
 800590e:	e000      	b.n	8005912 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d063      	beq.n	80059e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800591e:	4b4a      	ldr	r3, [pc, #296]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f003 030c 	and.w	r3, r3, #12
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00b      	beq.n	8005942 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800592a:	4b47      	ldr	r3, [pc, #284]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005932:	2b08      	cmp	r3, #8
 8005934:	d11c      	bne.n	8005970 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005936:	4b44      	ldr	r3, [pc, #272]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d116      	bne.n	8005970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005942:	4b41      	ldr	r3, [pc, #260]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d005      	beq.n	800595a <HAL_RCC_OscConfig+0x152>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d001      	beq.n	800595a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e1c7      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800595a:	4b3b      	ldr	r3, [pc, #236]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	4937      	ldr	r1, [pc, #220]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 800596a:	4313      	orrs	r3, r2
 800596c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800596e:	e03a      	b.n	80059e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d020      	beq.n	80059ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005978:	4b34      	ldr	r3, [pc, #208]	; (8005a4c <HAL_RCC_OscConfig+0x244>)
 800597a:	2201      	movs	r2, #1
 800597c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597e:	f7fe fbfb 	bl	8004178 <HAL_GetTick>
 8005982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005984:	e008      	b.n	8005998 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005986:	f7fe fbf7 	bl	8004178 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	2b02      	cmp	r3, #2
 8005992:	d901      	bls.n	8005998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e1a8      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005998:	4b2b      	ldr	r3, [pc, #172]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0f0      	beq.n	8005986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a4:	4b28      	ldr	r3, [pc, #160]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	00db      	lsls	r3, r3, #3
 80059b2:	4925      	ldr	r1, [pc, #148]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	600b      	str	r3, [r1, #0]
 80059b8:	e015      	b.n	80059e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059ba:	4b24      	ldr	r3, [pc, #144]	; (8005a4c <HAL_RCC_OscConfig+0x244>)
 80059bc:	2200      	movs	r2, #0
 80059be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c0:	f7fe fbda 	bl	8004178 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059c8:	f7fe fbd6 	bl	8004178 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e187      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059da:	4b1b      	ldr	r3, [pc, #108]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1f0      	bne.n	80059c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0308 	and.w	r3, r3, #8
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d036      	beq.n	8005a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d016      	beq.n	8005a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059fa:	4b15      	ldr	r3, [pc, #84]	; (8005a50 <HAL_RCC_OscConfig+0x248>)
 80059fc:	2201      	movs	r2, #1
 80059fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a00:	f7fe fbba 	bl	8004178 <HAL_GetTick>
 8005a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a06:	e008      	b.n	8005a1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a08:	f7fe fbb6 	bl	8004178 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e167      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a1a:	4b0b      	ldr	r3, [pc, #44]	; (8005a48 <HAL_RCC_OscConfig+0x240>)
 8005a1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a1e:	f003 0302 	and.w	r3, r3, #2
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d0f0      	beq.n	8005a08 <HAL_RCC_OscConfig+0x200>
 8005a26:	e01b      	b.n	8005a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a28:	4b09      	ldr	r3, [pc, #36]	; (8005a50 <HAL_RCC_OscConfig+0x248>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a2e:	f7fe fba3 	bl	8004178 <HAL_GetTick>
 8005a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a34:	e00e      	b.n	8005a54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a36:	f7fe fb9f 	bl	8004178 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d907      	bls.n	8005a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e150      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
 8005a48:	40023800 	.word	0x40023800
 8005a4c:	42470000 	.word	0x42470000
 8005a50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a54:	4b88      	ldr	r3, [pc, #544]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005a56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1ea      	bne.n	8005a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0304 	and.w	r3, r3, #4
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f000 8097 	beq.w	8005b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a72:	4b81      	ldr	r3, [pc, #516]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10f      	bne.n	8005a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a7e:	2300      	movs	r3, #0
 8005a80:	60bb      	str	r3, [r7, #8]
 8005a82:	4b7d      	ldr	r3, [pc, #500]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a86:	4a7c      	ldr	r2, [pc, #496]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8005a8e:	4b7a      	ldr	r3, [pc, #488]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a96:	60bb      	str	r3, [r7, #8]
 8005a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a9e:	4b77      	ldr	r3, [pc, #476]	; (8005c7c <HAL_RCC_OscConfig+0x474>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d118      	bne.n	8005adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005aaa:	4b74      	ldr	r3, [pc, #464]	; (8005c7c <HAL_RCC_OscConfig+0x474>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a73      	ldr	r2, [pc, #460]	; (8005c7c <HAL_RCC_OscConfig+0x474>)
 8005ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ab6:	f7fe fb5f 	bl	8004178 <HAL_GetTick>
 8005aba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005abc:	e008      	b.n	8005ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005abe:	f7fe fb5b 	bl	8004178 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d901      	bls.n	8005ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e10c      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ad0:	4b6a      	ldr	r3, [pc, #424]	; (8005c7c <HAL_RCC_OscConfig+0x474>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0f0      	beq.n	8005abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d106      	bne.n	8005af2 <HAL_RCC_OscConfig+0x2ea>
 8005ae4:	4b64      	ldr	r3, [pc, #400]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae8:	4a63      	ldr	r2, [pc, #396]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005aea:	f043 0301 	orr.w	r3, r3, #1
 8005aee:	6713      	str	r3, [r2, #112]	; 0x70
 8005af0:	e01c      	b.n	8005b2c <HAL_RCC_OscConfig+0x324>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	2b05      	cmp	r3, #5
 8005af8:	d10c      	bne.n	8005b14 <HAL_RCC_OscConfig+0x30c>
 8005afa:	4b5f      	ldr	r3, [pc, #380]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005afe:	4a5e      	ldr	r2, [pc, #376]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b00:	f043 0304 	orr.w	r3, r3, #4
 8005b04:	6713      	str	r3, [r2, #112]	; 0x70
 8005b06:	4b5c      	ldr	r3, [pc, #368]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0a:	4a5b      	ldr	r2, [pc, #364]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b0c:	f043 0301 	orr.w	r3, r3, #1
 8005b10:	6713      	str	r3, [r2, #112]	; 0x70
 8005b12:	e00b      	b.n	8005b2c <HAL_RCC_OscConfig+0x324>
 8005b14:	4b58      	ldr	r3, [pc, #352]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b18:	4a57      	ldr	r2, [pc, #348]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b1a:	f023 0301 	bic.w	r3, r3, #1
 8005b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b20:	4b55      	ldr	r3, [pc, #340]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b24:	4a54      	ldr	r2, [pc, #336]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b26:	f023 0304 	bic.w	r3, r3, #4
 8005b2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d015      	beq.n	8005b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b34:	f7fe fb20 	bl	8004178 <HAL_GetTick>
 8005b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b3a:	e00a      	b.n	8005b52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b3c:	f7fe fb1c 	bl	8004178 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e0cb      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b52:	4b49      	ldr	r3, [pc, #292]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d0ee      	beq.n	8005b3c <HAL_RCC_OscConfig+0x334>
 8005b5e:	e014      	b.n	8005b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b60:	f7fe fb0a 	bl	8004178 <HAL_GetTick>
 8005b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b66:	e00a      	b.n	8005b7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b68:	f7fe fb06 	bl	8004178 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e0b5      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b7e:	4b3e      	ldr	r3, [pc, #248]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b82:	f003 0302 	and.w	r3, r3, #2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1ee      	bne.n	8005b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b8a:	7dfb      	ldrb	r3, [r7, #23]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d105      	bne.n	8005b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b90:	4b39      	ldr	r3, [pc, #228]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b94:	4a38      	ldr	r2, [pc, #224]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005b96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f000 80a1 	beq.w	8005ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ba6:	4b34      	ldr	r3, [pc, #208]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 030c 	and.w	r3, r3, #12
 8005bae:	2b08      	cmp	r3, #8
 8005bb0:	d05c      	beq.n	8005c6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d141      	bne.n	8005c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bba:	4b31      	ldr	r3, [pc, #196]	; (8005c80 <HAL_RCC_OscConfig+0x478>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bc0:	f7fe fada 	bl	8004178 <HAL_GetTick>
 8005bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bc6:	e008      	b.n	8005bda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bc8:	f7fe fad6 	bl	8004178 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	2b02      	cmp	r3, #2
 8005bd4:	d901      	bls.n	8005bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	e087      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bda:	4b27      	ldr	r3, [pc, #156]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1f0      	bne.n	8005bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69da      	ldr	r2, [r3, #28]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	431a      	orrs	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf4:	019b      	lsls	r3, r3, #6
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bfc:	085b      	lsrs	r3, r3, #1
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	041b      	lsls	r3, r3, #16
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c08:	061b      	lsls	r3, r3, #24
 8005c0a:	491b      	ldr	r1, [pc, #108]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c10:	4b1b      	ldr	r3, [pc, #108]	; (8005c80 <HAL_RCC_OscConfig+0x478>)
 8005c12:	2201      	movs	r2, #1
 8005c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c16:	f7fe faaf 	bl	8004178 <HAL_GetTick>
 8005c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c1c:	e008      	b.n	8005c30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c1e:	f7fe faab 	bl	8004178 <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d901      	bls.n	8005c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e05c      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c30:	4b11      	ldr	r3, [pc, #68]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0f0      	beq.n	8005c1e <HAL_RCC_OscConfig+0x416>
 8005c3c:	e054      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c3e:	4b10      	ldr	r3, [pc, #64]	; (8005c80 <HAL_RCC_OscConfig+0x478>)
 8005c40:	2200      	movs	r2, #0
 8005c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c44:	f7fe fa98 	bl	8004178 <HAL_GetTick>
 8005c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c4a:	e008      	b.n	8005c5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c4c:	f7fe fa94 	bl	8004178 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d901      	bls.n	8005c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e045      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c5e:	4b06      	ldr	r3, [pc, #24]	; (8005c78 <HAL_RCC_OscConfig+0x470>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1f0      	bne.n	8005c4c <HAL_RCC_OscConfig+0x444>
 8005c6a:	e03d      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d107      	bne.n	8005c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e038      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
 8005c78:	40023800 	.word	0x40023800
 8005c7c:	40007000 	.word	0x40007000
 8005c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c84:	4b1b      	ldr	r3, [pc, #108]	; (8005cf4 <HAL_RCC_OscConfig+0x4ec>)
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d028      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d121      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d11a      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d111      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cca:	085b      	lsrs	r3, r3, #1
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d107      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d001      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e000      	b.n	8005cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	40023800 	.word	0x40023800

08005cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e0cc      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d0c:	4b68      	ldr	r3, [pc, #416]	; (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d90c      	bls.n	8005d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1a:	4b65      	ldr	r3, [pc, #404]	; (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d22:	4b63      	ldr	r3, [pc, #396]	; (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0307 	and.w	r3, r3, #7
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d001      	beq.n	8005d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e0b8      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0302 	and.w	r3, r3, #2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d020      	beq.n	8005d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0304 	and.w	r3, r3, #4
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d4c:	4b59      	ldr	r3, [pc, #356]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	4a58      	ldr	r2, [pc, #352]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0308 	and.w	r3, r3, #8
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d005      	beq.n	8005d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d64:	4b53      	ldr	r3, [pc, #332]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	4a52      	ldr	r2, [pc, #328]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d70:	4b50      	ldr	r3, [pc, #320]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	494d      	ldr	r1, [pc, #308]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d044      	beq.n	8005e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d107      	bne.n	8005da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d96:	4b47      	ldr	r3, [pc, #284]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d119      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e07f      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d003      	beq.n	8005db6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d107      	bne.n	8005dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005db6:	4b3f      	ldr	r3, [pc, #252]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d109      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e06f      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc6:	4b3b      	ldr	r3, [pc, #236]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0302 	and.w	r3, r3, #2
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e067      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dd6:	4b37      	ldr	r3, [pc, #220]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f023 0203 	bic.w	r2, r3, #3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	4934      	ldr	r1, [pc, #208]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005de8:	f7fe f9c6 	bl	8004178 <HAL_GetTick>
 8005dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dee:	e00a      	b.n	8005e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005df0:	f7fe f9c2 	bl	8004178 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e04f      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e06:	4b2b      	ldr	r3, [pc, #172]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 020c 	and.w	r2, r3, #12
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d1eb      	bne.n	8005df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e18:	4b25      	ldr	r3, [pc, #148]	; (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d20c      	bcs.n	8005e40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e26:	4b22      	ldr	r3, [pc, #136]	; (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e28:	683a      	ldr	r2, [r7, #0]
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e2e:	4b20      	ldr	r3, [pc, #128]	; (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0307 	and.w	r3, r3, #7
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d001      	beq.n	8005e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e032      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0304 	and.w	r3, r3, #4
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d008      	beq.n	8005e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e4c:	4b19      	ldr	r3, [pc, #100]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	4916      	ldr	r1, [pc, #88]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e6a:	4b12      	ldr	r3, [pc, #72]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	490e      	ldr	r1, [pc, #56]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e7e:	f000 f821 	bl	8005ec4 <HAL_RCC_GetSysClockFreq>
 8005e82:	4602      	mov	r2, r0
 8005e84:	4b0b      	ldr	r3, [pc, #44]	; (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	091b      	lsrs	r3, r3, #4
 8005e8a:	f003 030f 	and.w	r3, r3, #15
 8005e8e:	490a      	ldr	r1, [pc, #40]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8005e90:	5ccb      	ldrb	r3, [r1, r3]
 8005e92:	fa22 f303 	lsr.w	r3, r2, r3
 8005e96:	4a09      	ldr	r2, [pc, #36]	; (8005ebc <HAL_RCC_ClockConfig+0x1c4>)
 8005e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e9a:	4b09      	ldr	r3, [pc, #36]	; (8005ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fe f926 	bl	80040f0 <HAL_InitTick>

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	40023c00 	.word	0x40023c00
 8005eb4:	40023800 	.word	0x40023800
 8005eb8:	08010084 	.word	0x08010084
 8005ebc:	20000004 	.word	0x20000004
 8005ec0:	20000008 	.word	0x20000008

08005ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ec8:	b090      	sub	sp, #64	; 0x40
 8005eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	637b      	str	r3, [r7, #52]	; 0x34
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005edc:	4b59      	ldr	r3, [pc, #356]	; (8006044 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	f003 030c 	and.w	r3, r3, #12
 8005ee4:	2b08      	cmp	r3, #8
 8005ee6:	d00d      	beq.n	8005f04 <HAL_RCC_GetSysClockFreq+0x40>
 8005ee8:	2b08      	cmp	r3, #8
 8005eea:	f200 80a1 	bhi.w	8006030 <HAL_RCC_GetSysClockFreq+0x16c>
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8005ef2:	2b04      	cmp	r3, #4
 8005ef4:	d003      	beq.n	8005efe <HAL_RCC_GetSysClockFreq+0x3a>
 8005ef6:	e09b      	b.n	8006030 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ef8:	4b53      	ldr	r3, [pc, #332]	; (8006048 <HAL_RCC_GetSysClockFreq+0x184>)
 8005efa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005efc:	e09b      	b.n	8006036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005efe:	4b53      	ldr	r3, [pc, #332]	; (800604c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f00:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f02:	e098      	b.n	8006036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f04:	4b4f      	ldr	r3, [pc, #316]	; (8006044 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f0c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f0e:	4b4d      	ldr	r3, [pc, #308]	; (8006044 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d028      	beq.n	8005f6c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f1a:	4b4a      	ldr	r3, [pc, #296]	; (8006044 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	099b      	lsrs	r3, r3, #6
 8005f20:	2200      	movs	r2, #0
 8005f22:	623b      	str	r3, [r7, #32]
 8005f24:	627a      	str	r2, [r7, #36]	; 0x24
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	4b47      	ldr	r3, [pc, #284]	; (800604c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f30:	fb03 f201 	mul.w	r2, r3, r1
 8005f34:	2300      	movs	r3, #0
 8005f36:	fb00 f303 	mul.w	r3, r0, r3
 8005f3a:	4413      	add	r3, r2
 8005f3c:	4a43      	ldr	r2, [pc, #268]	; (800604c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f3e:	fba0 1202 	umull	r1, r2, r0, r2
 8005f42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f44:	460a      	mov	r2, r1
 8005f46:	62ba      	str	r2, [r7, #40]	; 0x28
 8005f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f4a:	4413      	add	r3, r2
 8005f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f50:	2200      	movs	r2, #0
 8005f52:	61bb      	str	r3, [r7, #24]
 8005f54:	61fa      	str	r2, [r7, #28]
 8005f56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005f5e:	f7fa fe73 	bl	8000c48 <__aeabi_uldivmod>
 8005f62:	4602      	mov	r2, r0
 8005f64:	460b      	mov	r3, r1
 8005f66:	4613      	mov	r3, r2
 8005f68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f6a:	e053      	b.n	8006014 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f6c:	4b35      	ldr	r3, [pc, #212]	; (8006044 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	099b      	lsrs	r3, r3, #6
 8005f72:	2200      	movs	r2, #0
 8005f74:	613b      	str	r3, [r7, #16]
 8005f76:	617a      	str	r2, [r7, #20]
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f7e:	f04f 0b00 	mov.w	fp, #0
 8005f82:	4652      	mov	r2, sl
 8005f84:	465b      	mov	r3, fp
 8005f86:	f04f 0000 	mov.w	r0, #0
 8005f8a:	f04f 0100 	mov.w	r1, #0
 8005f8e:	0159      	lsls	r1, r3, #5
 8005f90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f94:	0150      	lsls	r0, r2, #5
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	ebb2 080a 	subs.w	r8, r2, sl
 8005f9e:	eb63 090b 	sbc.w	r9, r3, fp
 8005fa2:	f04f 0200 	mov.w	r2, #0
 8005fa6:	f04f 0300 	mov.w	r3, #0
 8005faa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005fae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005fb2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005fb6:	ebb2 0408 	subs.w	r4, r2, r8
 8005fba:	eb63 0509 	sbc.w	r5, r3, r9
 8005fbe:	f04f 0200 	mov.w	r2, #0
 8005fc2:	f04f 0300 	mov.w	r3, #0
 8005fc6:	00eb      	lsls	r3, r5, #3
 8005fc8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fcc:	00e2      	lsls	r2, r4, #3
 8005fce:	4614      	mov	r4, r2
 8005fd0:	461d      	mov	r5, r3
 8005fd2:	eb14 030a 	adds.w	r3, r4, sl
 8005fd6:	603b      	str	r3, [r7, #0]
 8005fd8:	eb45 030b 	adc.w	r3, r5, fp
 8005fdc:	607b      	str	r3, [r7, #4]
 8005fde:	f04f 0200 	mov.w	r2, #0
 8005fe2:	f04f 0300 	mov.w	r3, #0
 8005fe6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fea:	4629      	mov	r1, r5
 8005fec:	028b      	lsls	r3, r1, #10
 8005fee:	4621      	mov	r1, r4
 8005ff0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ff4:	4621      	mov	r1, r4
 8005ff6:	028a      	lsls	r2, r1, #10
 8005ff8:	4610      	mov	r0, r2
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ffe:	2200      	movs	r2, #0
 8006000:	60bb      	str	r3, [r7, #8]
 8006002:	60fa      	str	r2, [r7, #12]
 8006004:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006008:	f7fa fe1e 	bl	8000c48 <__aeabi_uldivmod>
 800600c:	4602      	mov	r2, r0
 800600e:	460b      	mov	r3, r1
 8006010:	4613      	mov	r3, r2
 8006012:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006014:	4b0b      	ldr	r3, [pc, #44]	; (8006044 <HAL_RCC_GetSysClockFreq+0x180>)
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	0c1b      	lsrs	r3, r3, #16
 800601a:	f003 0303 	and.w	r3, r3, #3
 800601e:	3301      	adds	r3, #1
 8006020:	005b      	lsls	r3, r3, #1
 8006022:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006024:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006028:	fbb2 f3f3 	udiv	r3, r2, r3
 800602c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800602e:	e002      	b.n	8006036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006030:	4b05      	ldr	r3, [pc, #20]	; (8006048 <HAL_RCC_GetSysClockFreq+0x184>)
 8006032:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006034:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006038:	4618      	mov	r0, r3
 800603a:	3740      	adds	r7, #64	; 0x40
 800603c:	46bd      	mov	sp, r7
 800603e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006042:	bf00      	nop
 8006044:	40023800 	.word	0x40023800
 8006048:	00f42400 	.word	0x00f42400
 800604c:	017d7840 	.word	0x017d7840

08006050 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006050:	b480      	push	{r7}
 8006052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006054:	4b03      	ldr	r3, [pc, #12]	; (8006064 <HAL_RCC_GetHCLKFreq+0x14>)
 8006056:	681b      	ldr	r3, [r3, #0]
}
 8006058:	4618      	mov	r0, r3
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	20000004 	.word	0x20000004

08006068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800606c:	f7ff fff0 	bl	8006050 <HAL_RCC_GetHCLKFreq>
 8006070:	4602      	mov	r2, r0
 8006072:	4b05      	ldr	r3, [pc, #20]	; (8006088 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	0a9b      	lsrs	r3, r3, #10
 8006078:	f003 0307 	and.w	r3, r3, #7
 800607c:	4903      	ldr	r1, [pc, #12]	; (800608c <HAL_RCC_GetPCLK1Freq+0x24>)
 800607e:	5ccb      	ldrb	r3, [r1, r3]
 8006080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006084:	4618      	mov	r0, r3
 8006086:	bd80      	pop	{r7, pc}
 8006088:	40023800 	.word	0x40023800
 800608c:	08010094 	.word	0x08010094

08006090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006094:	f7ff ffdc 	bl	8006050 <HAL_RCC_GetHCLKFreq>
 8006098:	4602      	mov	r2, r0
 800609a:	4b05      	ldr	r3, [pc, #20]	; (80060b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	0b5b      	lsrs	r3, r3, #13
 80060a0:	f003 0307 	and.w	r3, r3, #7
 80060a4:	4903      	ldr	r1, [pc, #12]	; (80060b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060a6:	5ccb      	ldrb	r3, [r1, r3]
 80060a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	40023800 	.word	0x40023800
 80060b4:	08010094 	.word	0x08010094

080060b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e041      	b.n	800614e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d106      	bne.n	80060e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fd fc7c 	bl	80039dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2202      	movs	r2, #2
 80060e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	3304      	adds	r3, #4
 80060f4:	4619      	mov	r1, r3
 80060f6:	4610      	mov	r0, r2
 80060f8:	f000 fe52 	bl	8006da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3708      	adds	r7, #8
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b082      	sub	sp, #8
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e041      	b.n	80061ec <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800616e:	b2db      	uxtb	r3, r3
 8006170:	2b00      	cmp	r3, #0
 8006172:	d106      	bne.n	8006182 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 f839 	bl	80061f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2202      	movs	r2, #2
 8006186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	3304      	adds	r3, #4
 8006192:	4619      	mov	r1, r3
 8006194:	4610      	mov	r0, r2
 8006196:	f000 fe03 	bl	8006da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3708      	adds	r7, #8
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d109      	bne.n	800622c <HAL_TIM_PWM_Start+0x24>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800621e:	b2db      	uxtb	r3, r3
 8006220:	2b01      	cmp	r3, #1
 8006222:	bf14      	ite	ne
 8006224:	2301      	movne	r3, #1
 8006226:	2300      	moveq	r3, #0
 8006228:	b2db      	uxtb	r3, r3
 800622a:	e022      	b.n	8006272 <HAL_TIM_PWM_Start+0x6a>
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	2b04      	cmp	r3, #4
 8006230:	d109      	bne.n	8006246 <HAL_TIM_PWM_Start+0x3e>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b01      	cmp	r3, #1
 800623c:	bf14      	ite	ne
 800623e:	2301      	movne	r3, #1
 8006240:	2300      	moveq	r3, #0
 8006242:	b2db      	uxtb	r3, r3
 8006244:	e015      	b.n	8006272 <HAL_TIM_PWM_Start+0x6a>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b08      	cmp	r3, #8
 800624a:	d109      	bne.n	8006260 <HAL_TIM_PWM_Start+0x58>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006252:	b2db      	uxtb	r3, r3
 8006254:	2b01      	cmp	r3, #1
 8006256:	bf14      	ite	ne
 8006258:	2301      	movne	r3, #1
 800625a:	2300      	moveq	r3, #0
 800625c:	b2db      	uxtb	r3, r3
 800625e:	e008      	b.n	8006272 <HAL_TIM_PWM_Start+0x6a>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2b01      	cmp	r3, #1
 800626a:	bf14      	ite	ne
 800626c:	2301      	movne	r3, #1
 800626e:	2300      	moveq	r3, #0
 8006270:	b2db      	uxtb	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d001      	beq.n	800627a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e07c      	b.n	8006374 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d104      	bne.n	800628a <HAL_TIM_PWM_Start+0x82>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2202      	movs	r2, #2
 8006284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006288:	e013      	b.n	80062b2 <HAL_TIM_PWM_Start+0xaa>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b04      	cmp	r3, #4
 800628e:	d104      	bne.n	800629a <HAL_TIM_PWM_Start+0x92>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2202      	movs	r2, #2
 8006294:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006298:	e00b      	b.n	80062b2 <HAL_TIM_PWM_Start+0xaa>
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	2b08      	cmp	r3, #8
 800629e:	d104      	bne.n	80062aa <HAL_TIM_PWM_Start+0xa2>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2202      	movs	r2, #2
 80062a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062a8:	e003      	b.n	80062b2 <HAL_TIM_PWM_Start+0xaa>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2202      	movs	r2, #2
 80062ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2201      	movs	r2, #1
 80062b8:	6839      	ldr	r1, [r7, #0]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f001 f984 	bl	80075c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a2d      	ldr	r2, [pc, #180]	; (800637c <HAL_TIM_PWM_Start+0x174>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d004      	beq.n	80062d4 <HAL_TIM_PWM_Start+0xcc>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a2c      	ldr	r2, [pc, #176]	; (8006380 <HAL_TIM_PWM_Start+0x178>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d101      	bne.n	80062d8 <HAL_TIM_PWM_Start+0xd0>
 80062d4:	2301      	movs	r3, #1
 80062d6:	e000      	b.n	80062da <HAL_TIM_PWM_Start+0xd2>
 80062d8:	2300      	movs	r3, #0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d007      	beq.n	80062ee <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a22      	ldr	r2, [pc, #136]	; (800637c <HAL_TIM_PWM_Start+0x174>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d022      	beq.n	800633e <HAL_TIM_PWM_Start+0x136>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006300:	d01d      	beq.n	800633e <HAL_TIM_PWM_Start+0x136>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a1f      	ldr	r2, [pc, #124]	; (8006384 <HAL_TIM_PWM_Start+0x17c>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d018      	beq.n	800633e <HAL_TIM_PWM_Start+0x136>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a1d      	ldr	r2, [pc, #116]	; (8006388 <HAL_TIM_PWM_Start+0x180>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d013      	beq.n	800633e <HAL_TIM_PWM_Start+0x136>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a1c      	ldr	r2, [pc, #112]	; (800638c <HAL_TIM_PWM_Start+0x184>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d00e      	beq.n	800633e <HAL_TIM_PWM_Start+0x136>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a16      	ldr	r2, [pc, #88]	; (8006380 <HAL_TIM_PWM_Start+0x178>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d009      	beq.n	800633e <HAL_TIM_PWM_Start+0x136>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a18      	ldr	r2, [pc, #96]	; (8006390 <HAL_TIM_PWM_Start+0x188>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d004      	beq.n	800633e <HAL_TIM_PWM_Start+0x136>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a16      	ldr	r2, [pc, #88]	; (8006394 <HAL_TIM_PWM_Start+0x18c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d111      	bne.n	8006362 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f003 0307 	and.w	r3, r3, #7
 8006348:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2b06      	cmp	r3, #6
 800634e:	d010      	beq.n	8006372 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f042 0201 	orr.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006360:	e007      	b.n	8006372 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0201 	orr.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3710      	adds	r7, #16
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	40010000 	.word	0x40010000
 8006380:	40010400 	.word	0x40010400
 8006384:	40000400 	.word	0x40000400
 8006388:	40000800 	.word	0x40000800
 800638c:	40000c00 	.word	0x40000c00
 8006390:	40014000 	.word	0x40014000
 8006394:	40001800 	.word	0x40001800

08006398 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e041      	b.n	800642e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d106      	bne.n	80063c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f839 	bl	8006436 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	3304      	adds	r3, #4
 80063d4:	4619      	mov	r1, r3
 80063d6:	4610      	mov	r0, r2
 80063d8:	f000 fce2 	bl	8006da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3708      	adds	r7, #8
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006436:	b480      	push	{r7}
 8006438:	b083      	sub	sp, #12
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800643e:	bf00      	nop
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b086      	sub	sp, #24
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
 8006452:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e097      	b.n	800658e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	d106      	bne.n	8006478 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f7fd fb4e 	bl	8003b14 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	6812      	ldr	r2, [r2, #0]
 800648a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800648e:	f023 0307 	bic.w	r3, r3, #7
 8006492:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	3304      	adds	r3, #4
 800649c:	4619      	mov	r1, r3
 800649e:	4610      	mov	r0, r2
 80064a0:	f000 fc7e 	bl	8006da0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064cc:	f023 0303 	bic.w	r3, r3, #3
 80064d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	689a      	ldr	r2, [r3, #8]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	021b      	lsls	r3, r3, #8
 80064dc:	4313      	orrs	r3, r2
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80064ea:	f023 030c 	bic.w	r3, r3, #12
 80064ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	68da      	ldr	r2, [r3, #12]
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	69db      	ldr	r3, [r3, #28]
 8006504:	021b      	lsls	r3, r3, #8
 8006506:	4313      	orrs	r3, r2
 8006508:	693a      	ldr	r2, [r7, #16]
 800650a:	4313      	orrs	r3, r2
 800650c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	011a      	lsls	r2, r3, #4
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	031b      	lsls	r3, r3, #12
 800651a:	4313      	orrs	r3, r2
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	4313      	orrs	r3, r2
 8006520:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006528:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006530:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	011b      	lsls	r3, r3, #4
 800653c:	4313      	orrs	r3, r2
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b084      	sub	sp, #16
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065a6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065ae:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80065b6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80065be:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d110      	bne.n	80065e8 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d102      	bne.n	80065d2 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80065cc:	7b7b      	ldrb	r3, [r7, #13]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d001      	beq.n	80065d6 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e089      	b.n	80066ea <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2202      	movs	r2, #2
 80065da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065e6:	e031      	b.n	800664c <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	2b04      	cmp	r3, #4
 80065ec:	d110      	bne.n	8006610 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80065ee:	7bbb      	ldrb	r3, [r7, #14]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d102      	bne.n	80065fa <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80065f4:	7b3b      	ldrb	r3, [r7, #12]
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d001      	beq.n	80065fe <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e075      	b.n	80066ea <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2202      	movs	r2, #2
 8006602:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2202      	movs	r2, #2
 800660a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800660e:	e01d      	b.n	800664c <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006610:	7bfb      	ldrb	r3, [r7, #15]
 8006612:	2b01      	cmp	r3, #1
 8006614:	d108      	bne.n	8006628 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006616:	7bbb      	ldrb	r3, [r7, #14]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d105      	bne.n	8006628 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800661c:	7b7b      	ldrb	r3, [r7, #13]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d102      	bne.n	8006628 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006622:	7b3b      	ldrb	r3, [r7, #12]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d001      	beq.n	800662c <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e05e      	b.n	80066ea <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2202      	movs	r2, #2
 8006630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_TIM_Encoder_Start_IT+0xc4>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b04      	cmp	r3, #4
 8006656:	d010      	beq.n	800667a <HAL_TIM_Encoder_Start_IT+0xe4>
 8006658:	e01f      	b.n	800669a <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2201      	movs	r2, #1
 8006660:	2100      	movs	r1, #0
 8006662:	4618      	mov	r0, r3
 8006664:	f000 ffb0 	bl	80075c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f042 0202 	orr.w	r2, r2, #2
 8006676:	60da      	str	r2, [r3, #12]
      break;
 8006678:	e02e      	b.n	80066d8 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	2201      	movs	r2, #1
 8006680:	2104      	movs	r1, #4
 8006682:	4618      	mov	r0, r3
 8006684:	f000 ffa0 	bl	80075c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68da      	ldr	r2, [r3, #12]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f042 0204 	orr.w	r2, r2, #4
 8006696:	60da      	str	r2, [r3, #12]
      break;
 8006698:	e01e      	b.n	80066d8 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2201      	movs	r2, #1
 80066a0:	2100      	movs	r1, #0
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 ff90 	bl	80075c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2201      	movs	r2, #1
 80066ae:	2104      	movs	r1, #4
 80066b0:	4618      	mov	r0, r3
 80066b2:	f000 ff89 	bl	80075c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68da      	ldr	r2, [r3, #12]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f042 0202 	orr.w	r2, r2, #2
 80066c4:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68da      	ldr	r2, [r3, #12]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f042 0204 	orr.w	r2, r2, #4
 80066d4:	60da      	str	r2, [r3, #12]
      break;
 80066d6:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f042 0201 	orr.w	r2, r2, #1
 80066e6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b082      	sub	sp, #8
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	f003 0302 	and.w	r3, r3, #2
 8006704:	2b02      	cmp	r3, #2
 8006706:	d122      	bne.n	800674e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b02      	cmp	r3, #2
 8006714:	d11b      	bne.n	800674e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f06f 0202 	mvn.w	r2, #2
 800671e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	f003 0303 	and.w	r3, r3, #3
 8006730:	2b00      	cmp	r3, #0
 8006732:	d003      	beq.n	800673c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f7fb fc69 	bl	800200c <HAL_TIM_IC_CaptureCallback>
 800673a:	e005      	b.n	8006748 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 fb10 	bl	8006d62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 fb17 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b04      	cmp	r3, #4
 800675a:	d122      	bne.n	80067a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	f003 0304 	and.w	r3, r3, #4
 8006766:	2b04      	cmp	r3, #4
 8006768:	d11b      	bne.n	80067a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f06f 0204 	mvn.w	r2, #4
 8006772:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006784:	2b00      	cmp	r3, #0
 8006786:	d003      	beq.n	8006790 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f7fb fc3f 	bl	800200c <HAL_TIM_IC_CaptureCallback>
 800678e:	e005      	b.n	800679c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 fae6 	bl	8006d62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 faed 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	f003 0308 	and.w	r3, r3, #8
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	d122      	bne.n	80067f6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	f003 0308 	and.w	r3, r3, #8
 80067ba:	2b08      	cmp	r3, #8
 80067bc:	d11b      	bne.n	80067f6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f06f 0208 	mvn.w	r2, #8
 80067c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2204      	movs	r2, #4
 80067cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	f003 0303 	and.w	r3, r3, #3
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d003      	beq.n	80067e4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f7fb fc15 	bl	800200c <HAL_TIM_IC_CaptureCallback>
 80067e2:	e005      	b.n	80067f0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 fabc 	bl	8006d62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fac3 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	f003 0310 	and.w	r3, r3, #16
 8006800:	2b10      	cmp	r3, #16
 8006802:	d122      	bne.n	800684a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f003 0310 	and.w	r3, r3, #16
 800680e:	2b10      	cmp	r3, #16
 8006810:	d11b      	bne.n	800684a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f06f 0210 	mvn.w	r2, #16
 800681a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2208      	movs	r2, #8
 8006820:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69db      	ldr	r3, [r3, #28]
 8006828:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f7fb fbeb 	bl	800200c <HAL_TIM_IC_CaptureCallback>
 8006836:	e005      	b.n	8006844 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 fa92 	bl	8006d62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 fa99 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b01      	cmp	r3, #1
 8006856:	d10e      	bne.n	8006876 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	2b01      	cmp	r3, #1
 8006864:	d107      	bne.n	8006876 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f06f 0201 	mvn.w	r2, #1
 800686e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fa6c 	bl	8006d4e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006880:	2b80      	cmp	r3, #128	; 0x80
 8006882:	d10e      	bne.n	80068a2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800688e:	2b80      	cmp	r3, #128	; 0x80
 8006890:	d107      	bne.n	80068a2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800689a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 ff91 	bl	80077c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ac:	2b40      	cmp	r3, #64	; 0x40
 80068ae:	d10e      	bne.n	80068ce <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ba:	2b40      	cmp	r3, #64	; 0x40
 80068bc:	d107      	bne.n	80068ce <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 fa5e 	bl	8006d8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	f003 0320 	and.w	r3, r3, #32
 80068d8:	2b20      	cmp	r3, #32
 80068da:	d10e      	bne.n	80068fa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f003 0320 	and.w	r3, r3, #32
 80068e6:	2b20      	cmp	r3, #32
 80068e8:	d107      	bne.n	80068fa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f06f 0220 	mvn.w	r2, #32
 80068f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 ff5b 	bl	80077b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068fa:	bf00      	nop
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}

08006902 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006902:	b580      	push	{r7, lr}
 8006904:	b086      	sub	sp, #24
 8006906:	af00      	add	r7, sp, #0
 8006908:	60f8      	str	r0, [r7, #12]
 800690a:	60b9      	str	r1, [r7, #8]
 800690c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006918:	2b01      	cmp	r3, #1
 800691a:	d101      	bne.n	8006920 <HAL_TIM_IC_ConfigChannel+0x1e>
 800691c:	2302      	movs	r3, #2
 800691e:	e088      	b.n	8006a32 <HAL_TIM_IC_ConfigChannel+0x130>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d11b      	bne.n	8006966 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6818      	ldr	r0, [r3, #0]
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	6819      	ldr	r1, [r3, #0]
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	685a      	ldr	r2, [r3, #4]
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	68db      	ldr	r3, [r3, #12]
 800693e:	f000 fc7f 	bl	8007240 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	699a      	ldr	r2, [r3, #24]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f022 020c 	bic.w	r2, r2, #12
 8006950:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	6999      	ldr	r1, [r3, #24]
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	689a      	ldr	r2, [r3, #8]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	430a      	orrs	r2, r1
 8006962:	619a      	str	r2, [r3, #24]
 8006964:	e060      	b.n	8006a28 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b04      	cmp	r3, #4
 800696a:	d11c      	bne.n	80069a6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6818      	ldr	r0, [r3, #0]
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	6819      	ldr	r1, [r3, #0]
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	685a      	ldr	r2, [r3, #4]
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f000 fd03 	bl	8007386 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	699a      	ldr	r2, [r3, #24]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800698e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6999      	ldr	r1, [r3, #24]
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	021a      	lsls	r2, r3, #8
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	619a      	str	r2, [r3, #24]
 80069a4:	e040      	b.n	8006a28 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b08      	cmp	r3, #8
 80069aa:	d11b      	bne.n	80069e4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6818      	ldr	r0, [r3, #0]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	6819      	ldr	r1, [r3, #0]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	f000 fd50 	bl	8007460 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	69da      	ldr	r2, [r3, #28]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 020c 	bic.w	r2, r2, #12
 80069ce:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	69d9      	ldr	r1, [r3, #28]
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	689a      	ldr	r2, [r3, #8]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	430a      	orrs	r2, r1
 80069e0:	61da      	str	r2, [r3, #28]
 80069e2:	e021      	b.n	8006a28 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2b0c      	cmp	r3, #12
 80069e8:	d11c      	bne.n	8006a24 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	6819      	ldr	r1, [r3, #0]
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	f000 fd6d 	bl	80074d8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	69da      	ldr	r2, [r3, #28]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006a0c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	69d9      	ldr	r1, [r3, #28]
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	021a      	lsls	r2, r3, #8
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	61da      	str	r2, [r3, #28]
 8006a22:	e001      	b.n	8006a28 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a30:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3718      	adds	r7, #24
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
	...

08006a3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b086      	sub	sp, #24
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d101      	bne.n	8006a5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a56:	2302      	movs	r3, #2
 8006a58:	e0ae      	b.n	8006bb8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b0c      	cmp	r3, #12
 8006a66:	f200 809f 	bhi.w	8006ba8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006a6a:	a201      	add	r2, pc, #4	; (adr r2, 8006a70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a70:	08006aa5 	.word	0x08006aa5
 8006a74:	08006ba9 	.word	0x08006ba9
 8006a78:	08006ba9 	.word	0x08006ba9
 8006a7c:	08006ba9 	.word	0x08006ba9
 8006a80:	08006ae5 	.word	0x08006ae5
 8006a84:	08006ba9 	.word	0x08006ba9
 8006a88:	08006ba9 	.word	0x08006ba9
 8006a8c:	08006ba9 	.word	0x08006ba9
 8006a90:	08006b27 	.word	0x08006b27
 8006a94:	08006ba9 	.word	0x08006ba9
 8006a98:	08006ba9 	.word	0x08006ba9
 8006a9c:	08006ba9 	.word	0x08006ba9
 8006aa0:	08006b67 	.word	0x08006b67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68b9      	ldr	r1, [r7, #8]
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f000 fa18 	bl	8006ee0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	699a      	ldr	r2, [r3, #24]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f042 0208 	orr.w	r2, r2, #8
 8006abe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	699a      	ldr	r2, [r3, #24]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f022 0204 	bic.w	r2, r2, #4
 8006ace:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	6999      	ldr	r1, [r3, #24]
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	691a      	ldr	r2, [r3, #16]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	619a      	str	r2, [r3, #24]
      break;
 8006ae2:	e064      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68b9      	ldr	r1, [r7, #8]
 8006aea:	4618      	mov	r0, r3
 8006aec:	f000 fa68 	bl	8006fc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	699a      	ldr	r2, [r3, #24]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006afe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	699a      	ldr	r2, [r3, #24]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6999      	ldr	r1, [r3, #24]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	021a      	lsls	r2, r3, #8
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	430a      	orrs	r2, r1
 8006b22:	619a      	str	r2, [r3, #24]
      break;
 8006b24:	e043      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68b9      	ldr	r1, [r7, #8]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 fabd 	bl	80070ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69da      	ldr	r2, [r3, #28]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f042 0208 	orr.w	r2, r2, #8
 8006b40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	69da      	ldr	r2, [r3, #28]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f022 0204 	bic.w	r2, r2, #4
 8006b50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	69d9      	ldr	r1, [r3, #28]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	691a      	ldr	r2, [r3, #16]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	61da      	str	r2, [r3, #28]
      break;
 8006b64:	e023      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68b9      	ldr	r1, [r7, #8]
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f000 fb11 	bl	8007194 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	69da      	ldr	r2, [r3, #28]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	69da      	ldr	r2, [r3, #28]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	69d9      	ldr	r1, [r3, #28]
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	021a      	lsls	r2, r3, #8
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	61da      	str	r2, [r3, #28]
      break;
 8006ba6:	e002      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	75fb      	strb	r3, [r7, #23]
      break;
 8006bac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3718      	adds	r7, #24
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d101      	bne.n	8006bdc <HAL_TIM_ConfigClockSource+0x1c>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	e0b4      	b.n	8006d46 <HAL_TIM_ConfigClockSource+0x186>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68ba      	ldr	r2, [r7, #8]
 8006c0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c14:	d03e      	beq.n	8006c94 <HAL_TIM_ConfigClockSource+0xd4>
 8006c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c1a:	f200 8087 	bhi.w	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c22:	f000 8086 	beq.w	8006d32 <HAL_TIM_ConfigClockSource+0x172>
 8006c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c2a:	d87f      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c2c:	2b70      	cmp	r3, #112	; 0x70
 8006c2e:	d01a      	beq.n	8006c66 <HAL_TIM_ConfigClockSource+0xa6>
 8006c30:	2b70      	cmp	r3, #112	; 0x70
 8006c32:	d87b      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c34:	2b60      	cmp	r3, #96	; 0x60
 8006c36:	d050      	beq.n	8006cda <HAL_TIM_ConfigClockSource+0x11a>
 8006c38:	2b60      	cmp	r3, #96	; 0x60
 8006c3a:	d877      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c3c:	2b50      	cmp	r3, #80	; 0x50
 8006c3e:	d03c      	beq.n	8006cba <HAL_TIM_ConfigClockSource+0xfa>
 8006c40:	2b50      	cmp	r3, #80	; 0x50
 8006c42:	d873      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c44:	2b40      	cmp	r3, #64	; 0x40
 8006c46:	d058      	beq.n	8006cfa <HAL_TIM_ConfigClockSource+0x13a>
 8006c48:	2b40      	cmp	r3, #64	; 0x40
 8006c4a:	d86f      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c4c:	2b30      	cmp	r3, #48	; 0x30
 8006c4e:	d064      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c50:	2b30      	cmp	r3, #48	; 0x30
 8006c52:	d86b      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c54:	2b20      	cmp	r3, #32
 8006c56:	d060      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c58:	2b20      	cmp	r3, #32
 8006c5a:	d867      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d05c      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c60:	2b10      	cmp	r3, #16
 8006c62:	d05a      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c64:	e062      	b.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6818      	ldr	r0, [r3, #0]
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	6899      	ldr	r1, [r3, #8]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	f000 fc87 	bl	8007588 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	609a      	str	r2, [r3, #8]
      break;
 8006c92:	e04f      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6818      	ldr	r0, [r3, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	6899      	ldr	r1, [r3, #8]
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685a      	ldr	r2, [r3, #4]
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	f000 fc70 	bl	8007588 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689a      	ldr	r2, [r3, #8]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cb6:	609a      	str	r2, [r3, #8]
      break;
 8006cb8:	e03c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6818      	ldr	r0, [r3, #0]
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	6859      	ldr	r1, [r3, #4]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	f000 fb2e 	bl	8007328 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2150      	movs	r1, #80	; 0x50
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f000 fc3d 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 8006cd8:	e02c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6818      	ldr	r0, [r3, #0]
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	6859      	ldr	r1, [r3, #4]
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	f000 fb8a 	bl	8007400 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	2160      	movs	r1, #96	; 0x60
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f000 fc2d 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 8006cf8:	e01c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6818      	ldr	r0, [r3, #0]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	6859      	ldr	r1, [r3, #4]
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	461a      	mov	r2, r3
 8006d08:	f000 fb0e 	bl	8007328 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2140      	movs	r1, #64	; 0x40
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 fc1d 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 8006d18:	e00c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4619      	mov	r1, r3
 8006d24:	4610      	mov	r0, r2
 8006d26:	f000 fc14 	bl	8007552 <TIM_ITRx_SetConfig>
      break;
 8006d2a:	e003      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8006d30:	e000      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006d32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d4e:	b480      	push	{r7}
 8006d50:	b083      	sub	sp, #12
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006d56:	bf00      	nop
 8006d58:	370c      	adds	r7, #12
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr

08006d62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d62:	b480      	push	{r7}
 8006d64:	b083      	sub	sp, #12
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d6a:	bf00      	nop
 8006d6c:	370c      	adds	r7, #12
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b083      	sub	sp, #12
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d7e:	bf00      	nop
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr

08006d8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b083      	sub	sp, #12
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d92:	bf00      	nop
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
	...

08006da0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a40      	ldr	r2, [pc, #256]	; (8006eb4 <TIM_Base_SetConfig+0x114>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d013      	beq.n	8006de0 <TIM_Base_SetConfig+0x40>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dbe:	d00f      	beq.n	8006de0 <TIM_Base_SetConfig+0x40>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a3d      	ldr	r2, [pc, #244]	; (8006eb8 <TIM_Base_SetConfig+0x118>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d00b      	beq.n	8006de0 <TIM_Base_SetConfig+0x40>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a3c      	ldr	r2, [pc, #240]	; (8006ebc <TIM_Base_SetConfig+0x11c>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d007      	beq.n	8006de0 <TIM_Base_SetConfig+0x40>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a3b      	ldr	r2, [pc, #236]	; (8006ec0 <TIM_Base_SetConfig+0x120>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d003      	beq.n	8006de0 <TIM_Base_SetConfig+0x40>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a3a      	ldr	r2, [pc, #232]	; (8006ec4 <TIM_Base_SetConfig+0x124>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d108      	bne.n	8006df2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	68fa      	ldr	r2, [r7, #12]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a2f      	ldr	r2, [pc, #188]	; (8006eb4 <TIM_Base_SetConfig+0x114>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d02b      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e00:	d027      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a2c      	ldr	r2, [pc, #176]	; (8006eb8 <TIM_Base_SetConfig+0x118>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d023      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a2b      	ldr	r2, [pc, #172]	; (8006ebc <TIM_Base_SetConfig+0x11c>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d01f      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a2a      	ldr	r2, [pc, #168]	; (8006ec0 <TIM_Base_SetConfig+0x120>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d01b      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a29      	ldr	r2, [pc, #164]	; (8006ec4 <TIM_Base_SetConfig+0x124>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d017      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a28      	ldr	r2, [pc, #160]	; (8006ec8 <TIM_Base_SetConfig+0x128>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d013      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a27      	ldr	r2, [pc, #156]	; (8006ecc <TIM_Base_SetConfig+0x12c>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d00f      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a26      	ldr	r2, [pc, #152]	; (8006ed0 <TIM_Base_SetConfig+0x130>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d00b      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a25      	ldr	r2, [pc, #148]	; (8006ed4 <TIM_Base_SetConfig+0x134>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d007      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a24      	ldr	r2, [pc, #144]	; (8006ed8 <TIM_Base_SetConfig+0x138>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d003      	beq.n	8006e52 <TIM_Base_SetConfig+0xb2>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a23      	ldr	r2, [pc, #140]	; (8006edc <TIM_Base_SetConfig+0x13c>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d108      	bne.n	8006e64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	68fa      	ldr	r2, [r7, #12]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	695b      	ldr	r3, [r3, #20]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	689a      	ldr	r2, [r3, #8]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a0a      	ldr	r2, [pc, #40]	; (8006eb4 <TIM_Base_SetConfig+0x114>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d003      	beq.n	8006e98 <TIM_Base_SetConfig+0xf8>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4a0c      	ldr	r2, [pc, #48]	; (8006ec4 <TIM_Base_SetConfig+0x124>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d103      	bne.n	8006ea0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	691a      	ldr	r2, [r3, #16]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	615a      	str	r2, [r3, #20]
}
 8006ea6:	bf00      	nop
 8006ea8:	3714      	adds	r7, #20
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	40010000 	.word	0x40010000
 8006eb8:	40000400 	.word	0x40000400
 8006ebc:	40000800 	.word	0x40000800
 8006ec0:	40000c00 	.word	0x40000c00
 8006ec4:	40010400 	.word	0x40010400
 8006ec8:	40014000 	.word	0x40014000
 8006ecc:	40014400 	.word	0x40014400
 8006ed0:	40014800 	.word	0x40014800
 8006ed4:	40001800 	.word	0x40001800
 8006ed8:	40001c00 	.word	0x40001c00
 8006edc:	40002000 	.word	0x40002000

08006ee0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b087      	sub	sp, #28
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	f023 0201 	bic.w	r2, r3, #1
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f023 0303 	bic.w	r3, r3, #3
 8006f16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f023 0302 	bic.w	r3, r3, #2
 8006f28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a20      	ldr	r2, [pc, #128]	; (8006fb8 <TIM_OC1_SetConfig+0xd8>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d003      	beq.n	8006f44 <TIM_OC1_SetConfig+0x64>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a1f      	ldr	r2, [pc, #124]	; (8006fbc <TIM_OC1_SetConfig+0xdc>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d10c      	bne.n	8006f5e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	f023 0308 	bic.w	r3, r3, #8
 8006f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	697a      	ldr	r2, [r7, #20]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f023 0304 	bic.w	r3, r3, #4
 8006f5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a15      	ldr	r2, [pc, #84]	; (8006fb8 <TIM_OC1_SetConfig+0xd8>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d003      	beq.n	8006f6e <TIM_OC1_SetConfig+0x8e>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a14      	ldr	r2, [pc, #80]	; (8006fbc <TIM_OC1_SetConfig+0xdc>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d111      	bne.n	8006f92 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	693a      	ldr	r2, [r7, #16]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	699b      	ldr	r3, [r3, #24]
 8006f8c:	693a      	ldr	r2, [r7, #16]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	693a      	ldr	r2, [r7, #16]
 8006f96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	697a      	ldr	r2, [r7, #20]
 8006faa:	621a      	str	r2, [r3, #32]
}
 8006fac:	bf00      	nop
 8006fae:	371c      	adds	r7, #28
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr
 8006fb8:	40010000 	.word	0x40010000
 8006fbc:	40010400 	.word	0x40010400

08006fc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b087      	sub	sp, #28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	f023 0210 	bic.w	r2, r3, #16
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	021b      	lsls	r3, r3, #8
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	4313      	orrs	r3, r2
 8007002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	f023 0320 	bic.w	r3, r3, #32
 800700a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	011b      	lsls	r3, r3, #4
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	4313      	orrs	r3, r2
 8007016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a22      	ldr	r2, [pc, #136]	; (80070a4 <TIM_OC2_SetConfig+0xe4>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d003      	beq.n	8007028 <TIM_OC2_SetConfig+0x68>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a21      	ldr	r2, [pc, #132]	; (80070a8 <TIM_OC2_SetConfig+0xe8>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d10d      	bne.n	8007044 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800702e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	011b      	lsls	r3, r3, #4
 8007036:	697a      	ldr	r2, [r7, #20]
 8007038:	4313      	orrs	r3, r2
 800703a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007042:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a17      	ldr	r2, [pc, #92]	; (80070a4 <TIM_OC2_SetConfig+0xe4>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d003      	beq.n	8007054 <TIM_OC2_SetConfig+0x94>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a16      	ldr	r2, [pc, #88]	; (80070a8 <TIM_OC2_SetConfig+0xe8>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d113      	bne.n	800707c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800705a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007062:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	695b      	ldr	r3, [r3, #20]
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	4313      	orrs	r3, r2
 800706e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	4313      	orrs	r3, r2
 800707a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	685a      	ldr	r2, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	697a      	ldr	r2, [r7, #20]
 8007094:	621a      	str	r2, [r3, #32]
}
 8007096:	bf00      	nop
 8007098:	371c      	adds	r7, #28
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	40010000 	.word	0x40010000
 80070a8:	40010400 	.word	0x40010400

080070ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b087      	sub	sp, #28
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f023 0303 	bic.w	r3, r3, #3
 80070e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	021b      	lsls	r3, r3, #8
 80070fc:	697a      	ldr	r2, [r7, #20]
 80070fe:	4313      	orrs	r3, r2
 8007100:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a21      	ldr	r2, [pc, #132]	; (800718c <TIM_OC3_SetConfig+0xe0>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d003      	beq.n	8007112 <TIM_OC3_SetConfig+0x66>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a20      	ldr	r2, [pc, #128]	; (8007190 <TIM_OC3_SetConfig+0xe4>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d10d      	bne.n	800712e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007118:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	021b      	lsls	r3, r3, #8
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	4313      	orrs	r3, r2
 8007124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800712c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a16      	ldr	r2, [pc, #88]	; (800718c <TIM_OC3_SetConfig+0xe0>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d003      	beq.n	800713e <TIM_OC3_SetConfig+0x92>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a15      	ldr	r2, [pc, #84]	; (8007190 <TIM_OC3_SetConfig+0xe4>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d113      	bne.n	8007166 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007144:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800714c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	011b      	lsls	r3, r3, #4
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	4313      	orrs	r3, r2
 8007158:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	011b      	lsls	r3, r3, #4
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	4313      	orrs	r3, r2
 8007164:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	685a      	ldr	r2, [r3, #4]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	621a      	str	r2, [r3, #32]
}
 8007180:	bf00      	nop
 8007182:	371c      	adds	r7, #28
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr
 800718c:	40010000 	.word	0x40010000
 8007190:	40010400 	.word	0x40010400

08007194 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007194:	b480      	push	{r7}
 8007196:	b087      	sub	sp, #28
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a1b      	ldr	r3, [r3, #32]
 80071ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	021b      	lsls	r3, r3, #8
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	031b      	lsls	r3, r3, #12
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a12      	ldr	r2, [pc, #72]	; (8007238 <TIM_OC4_SetConfig+0xa4>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d003      	beq.n	80071fc <TIM_OC4_SetConfig+0x68>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a11      	ldr	r2, [pc, #68]	; (800723c <TIM_OC4_SetConfig+0xa8>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d109      	bne.n	8007210 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007202:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	019b      	lsls	r3, r3, #6
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	4313      	orrs	r3, r2
 800720e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	621a      	str	r2, [r3, #32]
}
 800722a:	bf00      	nop
 800722c:	371c      	adds	r7, #28
 800722e:	46bd      	mov	sp, r7
 8007230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007234:	4770      	bx	lr
 8007236:	bf00      	nop
 8007238:	40010000 	.word	0x40010000
 800723c:	40010400 	.word	0x40010400

08007240 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
 800724c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6a1b      	ldr	r3, [r3, #32]
 8007252:	f023 0201 	bic.w	r2, r3, #1
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6a1b      	ldr	r3, [r3, #32]
 8007264:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4a28      	ldr	r2, [pc, #160]	; (800730c <TIM_TI1_SetConfig+0xcc>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d01b      	beq.n	80072a6 <TIM_TI1_SetConfig+0x66>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007274:	d017      	beq.n	80072a6 <TIM_TI1_SetConfig+0x66>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	4a25      	ldr	r2, [pc, #148]	; (8007310 <TIM_TI1_SetConfig+0xd0>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d013      	beq.n	80072a6 <TIM_TI1_SetConfig+0x66>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	4a24      	ldr	r2, [pc, #144]	; (8007314 <TIM_TI1_SetConfig+0xd4>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d00f      	beq.n	80072a6 <TIM_TI1_SetConfig+0x66>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	4a23      	ldr	r2, [pc, #140]	; (8007318 <TIM_TI1_SetConfig+0xd8>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d00b      	beq.n	80072a6 <TIM_TI1_SetConfig+0x66>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	4a22      	ldr	r2, [pc, #136]	; (800731c <TIM_TI1_SetConfig+0xdc>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d007      	beq.n	80072a6 <TIM_TI1_SetConfig+0x66>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4a21      	ldr	r2, [pc, #132]	; (8007320 <TIM_TI1_SetConfig+0xe0>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d003      	beq.n	80072a6 <TIM_TI1_SetConfig+0x66>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	4a20      	ldr	r2, [pc, #128]	; (8007324 <TIM_TI1_SetConfig+0xe4>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d101      	bne.n	80072aa <TIM_TI1_SetConfig+0x6a>
 80072a6:	2301      	movs	r3, #1
 80072a8:	e000      	b.n	80072ac <TIM_TI1_SetConfig+0x6c>
 80072aa:	2300      	movs	r3, #0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d008      	beq.n	80072c2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	f023 0303 	bic.w	r3, r3, #3
 80072b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4313      	orrs	r3, r2
 80072be:	617b      	str	r3, [r7, #20]
 80072c0:	e003      	b.n	80072ca <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	f043 0301 	orr.w	r3, r3, #1
 80072c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	011b      	lsls	r3, r3, #4
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	697a      	ldr	r2, [r7, #20]
 80072da:	4313      	orrs	r3, r2
 80072dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	f023 030a 	bic.w	r3, r3, #10
 80072e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	f003 030a 	and.w	r3, r3, #10
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	693a      	ldr	r2, [r7, #16]
 80072fc:	621a      	str	r2, [r3, #32]
}
 80072fe:	bf00      	nop
 8007300:	371c      	adds	r7, #28
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	40010000 	.word	0x40010000
 8007310:	40000400 	.word	0x40000400
 8007314:	40000800 	.word	0x40000800
 8007318:	40000c00 	.word	0x40000c00
 800731c:	40010400 	.word	0x40010400
 8007320:	40014000 	.word	0x40014000
 8007324:	40001800 	.word	0x40001800

08007328 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6a1b      	ldr	r3, [r3, #32]
 8007338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	f023 0201 	bic.w	r2, r3, #1
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	011b      	lsls	r3, r3, #4
 8007358:	693a      	ldr	r2, [r7, #16]
 800735a:	4313      	orrs	r3, r2
 800735c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	f023 030a 	bic.w	r3, r3, #10
 8007364:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	621a      	str	r2, [r3, #32]
}
 800737a:	bf00      	nop
 800737c:	371c      	adds	r7, #28
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007386:	b480      	push	{r7}
 8007388:	b087      	sub	sp, #28
 800738a:	af00      	add	r7, sp, #0
 800738c:	60f8      	str	r0, [r7, #12]
 800738e:	60b9      	str	r1, [r7, #8]
 8007390:	607a      	str	r2, [r7, #4]
 8007392:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6a1b      	ldr	r3, [r3, #32]
 8007398:	f023 0210 	bic.w	r2, r3, #16
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	021b      	lsls	r3, r3, #8
 80073b8:	697a      	ldr	r2, [r7, #20]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	031b      	lsls	r3, r3, #12
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073d8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	011b      	lsls	r3, r3, #4
 80073de:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80073e2:	693a      	ldr	r2, [r7, #16]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	621a      	str	r2, [r3, #32]
}
 80073f4:	bf00      	nop
 80073f6:	371c      	adds	r7, #28
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007400:	b480      	push	{r7}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6a1b      	ldr	r3, [r3, #32]
 8007410:	f023 0210 	bic.w	r2, r3, #16
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800742a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	031b      	lsls	r3, r3, #12
 8007430:	697a      	ldr	r2, [r7, #20]
 8007432:	4313      	orrs	r3, r2
 8007434:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800743c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	011b      	lsls	r3, r3, #4
 8007442:	693a      	ldr	r2, [r7, #16]
 8007444:	4313      	orrs	r3, r2
 8007446:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	697a      	ldr	r2, [r7, #20]
 800744c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	621a      	str	r2, [r3, #32]
}
 8007454:	bf00      	nop
 8007456:	371c      	adds	r7, #28
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007460:	b480      	push	{r7}
 8007462:	b087      	sub	sp, #28
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
 800746c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	69db      	ldr	r3, [r3, #28]
 800747e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6a1b      	ldr	r3, [r3, #32]
 8007484:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	f023 0303 	bic.w	r3, r3, #3
 800748c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800748e:	697a      	ldr	r2, [r7, #20]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4313      	orrs	r3, r2
 8007494:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800749c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	011b      	lsls	r3, r3, #4
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	697a      	ldr	r2, [r7, #20]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80074b0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	021b      	lsls	r3, r3, #8
 80074b6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80074ba:	693a      	ldr	r2, [r7, #16]
 80074bc:	4313      	orrs	r3, r2
 80074be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	697a      	ldr	r2, [r7, #20]
 80074c4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	621a      	str	r2, [r3, #32]
}
 80074cc:	bf00      	nop
 80074ce:	371c      	adds	r7, #28
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80074d8:	b480      	push	{r7}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
 80074e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6a1b      	ldr	r3, [r3, #32]
 80074ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	69db      	ldr	r3, [r3, #28]
 80074f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6a1b      	ldr	r3, [r3, #32]
 80074fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007504:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	021b      	lsls	r3, r3, #8
 800750a:	697a      	ldr	r2, [r7, #20]
 800750c:	4313      	orrs	r3, r2
 800750e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007516:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	031b      	lsls	r3, r3, #12
 800751c:	b29b      	uxth	r3, r3
 800751e:	697a      	ldr	r2, [r7, #20]
 8007520:	4313      	orrs	r3, r2
 8007522:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800752a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	031b      	lsls	r3, r3, #12
 8007530:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	4313      	orrs	r3, r2
 8007538:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	697a      	ldr	r2, [r7, #20]
 800753e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	693a      	ldr	r2, [r7, #16]
 8007544:	621a      	str	r2, [r3, #32]
}
 8007546:	bf00      	nop
 8007548:	371c      	adds	r7, #28
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr

08007552 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007552:	b480      	push	{r7}
 8007554:	b085      	sub	sp, #20
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
 800755a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007568:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	4313      	orrs	r3, r2
 8007570:	f043 0307 	orr.w	r3, r3, #7
 8007574:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	609a      	str	r2, [r3, #8]
}
 800757c:	bf00      	nop
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007588:	b480      	push	{r7}
 800758a:	b087      	sub	sp, #28
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	607a      	str	r2, [r7, #4]
 8007594:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	021a      	lsls	r2, r3, #8
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	431a      	orrs	r2, r3
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	697a      	ldr	r2, [r7, #20]
 80075ba:	609a      	str	r2, [r3, #8]
}
 80075bc:	bf00      	nop
 80075be:	371c      	adds	r7, #28
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b087      	sub	sp, #28
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	f003 031f 	and.w	r3, r3, #31
 80075da:	2201      	movs	r2, #1
 80075dc:	fa02 f303 	lsl.w	r3, r2, r3
 80075e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6a1a      	ldr	r2, [r3, #32]
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	43db      	mvns	r3, r3
 80075ea:	401a      	ands	r2, r3
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6a1a      	ldr	r2, [r3, #32]
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f003 031f 	and.w	r3, r3, #31
 80075fa:	6879      	ldr	r1, [r7, #4]
 80075fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007600:	431a      	orrs	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	621a      	str	r2, [r3, #32]
}
 8007606:	bf00      	nop
 8007608:	371c      	adds	r7, #28
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
	...

08007614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007624:	2b01      	cmp	r3, #1
 8007626:	d101      	bne.n	800762c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007628:	2302      	movs	r3, #2
 800762a:	e05a      	b.n	80076e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2202      	movs	r2, #2
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007652:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68fa      	ldr	r2, [r7, #12]
 800765a:	4313      	orrs	r3, r2
 800765c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	68fa      	ldr	r2, [r7, #12]
 8007664:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a21      	ldr	r2, [pc, #132]	; (80076f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d022      	beq.n	80076b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007678:	d01d      	beq.n	80076b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a1d      	ldr	r2, [pc, #116]	; (80076f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d018      	beq.n	80076b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a1b      	ldr	r2, [pc, #108]	; (80076f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d013      	beq.n	80076b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a1a      	ldr	r2, [pc, #104]	; (80076fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d00e      	beq.n	80076b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a18      	ldr	r2, [pc, #96]	; (8007700 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d009      	beq.n	80076b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a17      	ldr	r2, [pc, #92]	; (8007704 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d004      	beq.n	80076b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a15      	ldr	r2, [pc, #84]	; (8007708 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d10c      	bne.n	80076d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	68ba      	ldr	r2, [r7, #8]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68ba      	ldr	r2, [r7, #8]
 80076ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3714      	adds	r7, #20
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
 80076ee:	bf00      	nop
 80076f0:	40010000 	.word	0x40010000
 80076f4:	40000400 	.word	0x40000400
 80076f8:	40000800 	.word	0x40000800
 80076fc:	40000c00 	.word	0x40000c00
 8007700:	40010400 	.word	0x40010400
 8007704:	40014000 	.word	0x40014000
 8007708:	40001800 	.word	0x40001800

0800770c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007720:	2b01      	cmp	r3, #1
 8007722:	d101      	bne.n	8007728 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007724:	2302      	movs	r3, #2
 8007726:	e03d      	b.n	80077a4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	4313      	orrs	r3, r2
 800773c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	4313      	orrs	r3, r2
 800774a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	4313      	orrs	r3, r2
 8007758:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4313      	orrs	r3, r2
 8007766:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	4313      	orrs	r3, r2
 8007774:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	4313      	orrs	r3, r2
 8007782:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	69db      	ldr	r3, [r3, #28]
 800778e:	4313      	orrs	r3, r2
 8007790:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d101      	bne.n	80077ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e03f      	b.n	800786a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d106      	bne.n	8007804 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7fc fa6c 	bl	8003cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2224      	movs	r2, #36	; 0x24
 8007808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68da      	ldr	r2, [r3, #12]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800781a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 fddf 	bl	80083e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	691a      	ldr	r2, [r3, #16]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007830:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	695a      	ldr	r2, [r3, #20]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007840:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68da      	ldr	r2, [r3, #12]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007850:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2220      	movs	r2, #32
 800785c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2220      	movs	r2, #32
 8007864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b08a      	sub	sp, #40	; 0x28
 8007876:	af02      	add	r7, sp, #8
 8007878:	60f8      	str	r0, [r7, #12]
 800787a:	60b9      	str	r1, [r7, #8]
 800787c:	603b      	str	r3, [r7, #0]
 800787e:	4613      	mov	r3, r2
 8007880:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b20      	cmp	r3, #32
 8007890:	d17c      	bne.n	800798c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d002      	beq.n	800789e <HAL_UART_Transmit+0x2c>
 8007898:	88fb      	ldrh	r3, [r7, #6]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e075      	b.n	800798e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d101      	bne.n	80078b0 <HAL_UART_Transmit+0x3e>
 80078ac:	2302      	movs	r3, #2
 80078ae:	e06e      	b.n	800798e <HAL_UART_Transmit+0x11c>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2221      	movs	r2, #33	; 0x21
 80078c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078c6:	f7fc fc57 	bl	8004178 <HAL_GetTick>
 80078ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	88fa      	ldrh	r2, [r7, #6]
 80078d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	88fa      	ldrh	r2, [r7, #6]
 80078d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078e0:	d108      	bne.n	80078f4 <HAL_UART_Transmit+0x82>
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d104      	bne.n	80078f4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80078ea:	2300      	movs	r3, #0
 80078ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	61bb      	str	r3, [r7, #24]
 80078f2:	e003      	b.n	80078fc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078f8:	2300      	movs	r3, #0
 80078fa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2200      	movs	r2, #0
 8007900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007904:	e02a      	b.n	800795c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	2200      	movs	r2, #0
 800790e:	2180      	movs	r1, #128	; 0x80
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f000 fb1f 	bl	8007f54 <UART_WaitOnFlagUntilTimeout>
 8007916:	4603      	mov	r3, r0
 8007918:	2b00      	cmp	r3, #0
 800791a:	d001      	beq.n	8007920 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800791c:	2303      	movs	r3, #3
 800791e:	e036      	b.n	800798e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d10b      	bne.n	800793e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	881b      	ldrh	r3, [r3, #0]
 800792a:	461a      	mov	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007934:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	3302      	adds	r3, #2
 800793a:	61bb      	str	r3, [r7, #24]
 800793c:	e007      	b.n	800794e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	781a      	ldrb	r2, [r3, #0]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	3301      	adds	r3, #1
 800794c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007952:	b29b      	uxth	r3, r3
 8007954:	3b01      	subs	r3, #1
 8007956:	b29a      	uxth	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007960:	b29b      	uxth	r3, r3
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1cf      	bne.n	8007906 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	9300      	str	r3, [sp, #0]
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2200      	movs	r2, #0
 800796e:	2140      	movs	r1, #64	; 0x40
 8007970:	68f8      	ldr	r0, [r7, #12]
 8007972:	f000 faef 	bl	8007f54 <UART_WaitOnFlagUntilTimeout>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d001      	beq.n	8007980 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e006      	b.n	800798e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2220      	movs	r2, #32
 8007984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007988:	2300      	movs	r3, #0
 800798a:	e000      	b.n	800798e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800798c:	2302      	movs	r3, #2
  }
}
 800798e:	4618      	mov	r0, r3
 8007990:	3720      	adds	r7, #32
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b084      	sub	sp, #16
 800799a:	af00      	add	r7, sp, #0
 800799c:	60f8      	str	r0, [r7, #12]
 800799e:	60b9      	str	r1, [r7, #8]
 80079a0:	4613      	mov	r3, r2
 80079a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b20      	cmp	r3, #32
 80079ae:	d11d      	bne.n	80079ec <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d002      	beq.n	80079bc <HAL_UART_Receive_IT+0x26>
 80079b6:	88fb      	ldrh	r3, [r7, #6]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d101      	bne.n	80079c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	e016      	b.n	80079ee <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d101      	bne.n	80079ce <HAL_UART_Receive_IT+0x38>
 80079ca:	2302      	movs	r3, #2
 80079cc:	e00f      	b.n	80079ee <HAL_UART_Receive_IT+0x58>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80079dc:	88fb      	ldrh	r3, [r7, #6]
 80079de:	461a      	mov	r2, r3
 80079e0:	68b9      	ldr	r1, [r7, #8]
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f000 fb24 	bl	8008030 <UART_Start_Receive_IT>
 80079e8:	4603      	mov	r3, r0
 80079ea:	e000      	b.n	80079ee <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80079ec:	2302      	movs	r3, #2
  }
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
	...

080079f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b0ba      	sub	sp, #232	; 0xe8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007a24:	2300      	movs	r3, #0
 8007a26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a2e:	f003 030f 	and.w	r3, r3, #15
 8007a32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007a36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10f      	bne.n	8007a5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a42:	f003 0320 	and.w	r3, r3, #32
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d009      	beq.n	8007a5e <HAL_UART_IRQHandler+0x66>
 8007a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a4e:	f003 0320 	and.w	r3, r3, #32
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d003      	beq.n	8007a5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fc07 	bl	800826a <UART_Receive_IT>
      return;
 8007a5c:	e256      	b.n	8007f0c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007a5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f000 80de 	beq.w	8007c24 <HAL_UART_IRQHandler+0x22c>
 8007a68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a6c:	f003 0301 	and.w	r3, r3, #1
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d106      	bne.n	8007a82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a78:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	f000 80d1 	beq.w	8007c24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00b      	beq.n	8007aa6 <HAL_UART_IRQHandler+0xae>
 8007a8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d005      	beq.n	8007aa6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9e:	f043 0201 	orr.w	r2, r3, #1
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aaa:	f003 0304 	and.w	r3, r3, #4
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00b      	beq.n	8007aca <HAL_UART_IRQHandler+0xd2>
 8007ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d005      	beq.n	8007aca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac2:	f043 0202 	orr.w	r2, r3, #2
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ace:	f003 0302 	and.w	r3, r3, #2
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00b      	beq.n	8007aee <HAL_UART_IRQHandler+0xf6>
 8007ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ada:	f003 0301 	and.w	r3, r3, #1
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d005      	beq.n	8007aee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae6:	f043 0204 	orr.w	r2, r3, #4
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007af2:	f003 0308 	and.w	r3, r3, #8
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d011      	beq.n	8007b1e <HAL_UART_IRQHandler+0x126>
 8007afa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007afe:	f003 0320 	and.w	r3, r3, #32
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d105      	bne.n	8007b12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b0a:	f003 0301 	and.w	r3, r3, #1
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d005      	beq.n	8007b1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b16:	f043 0208 	orr.w	r2, r3, #8
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 81ed 	beq.w	8007f02 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b2c:	f003 0320 	and.w	r3, r3, #32
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d008      	beq.n	8007b46 <HAL_UART_IRQHandler+0x14e>
 8007b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b38:	f003 0320 	and.w	r3, r3, #32
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d002      	beq.n	8007b46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 fb92 	bl	800826a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	695b      	ldr	r3, [r3, #20]
 8007b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b50:	2b40      	cmp	r3, #64	; 0x40
 8007b52:	bf0c      	ite	eq
 8007b54:	2301      	moveq	r3, #1
 8007b56:	2300      	movne	r3, #0
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b62:	f003 0308 	and.w	r3, r3, #8
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d103      	bne.n	8007b72 <HAL_UART_IRQHandler+0x17a>
 8007b6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d04f      	beq.n	8007c12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 fa9a 	bl	80080ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	695b      	ldr	r3, [r3, #20]
 8007b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b82:	2b40      	cmp	r3, #64	; 0x40
 8007b84:	d141      	bne.n	8007c0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3314      	adds	r3, #20
 8007b8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b94:	e853 3f00 	ldrex	r3, [r3]
 8007b98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007ba0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	3314      	adds	r3, #20
 8007bae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007bb2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007bbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007bc2:	e841 2300 	strex	r3, r2, [r1]
 8007bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007bca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1d9      	bne.n	8007b86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d013      	beq.n	8007c02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bde:	4a7d      	ldr	r2, [pc, #500]	; (8007dd4 <HAL_UART_IRQHandler+0x3dc>)
 8007be0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7fc fc77 	bl	80044da <HAL_DMA_Abort_IT>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d016      	beq.n	8007c20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007bfc:	4610      	mov	r0, r2
 8007bfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c00:	e00e      	b.n	8007c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f990 	bl	8007f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c08:	e00a      	b.n	8007c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f98c 	bl	8007f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c10:	e006      	b.n	8007c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f988 	bl	8007f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007c1e:	e170      	b.n	8007f02 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c20:	bf00      	nop
    return;
 8007c22:	e16e      	b.n	8007f02 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	f040 814a 	bne.w	8007ec2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c32:	f003 0310 	and.w	r3, r3, #16
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f000 8143 	beq.w	8007ec2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c40:	f003 0310 	and.w	r3, r3, #16
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f000 813c 	beq.w	8007ec2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	60bb      	str	r3, [r7, #8]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	60bb      	str	r3, [r7, #8]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	60bb      	str	r3, [r7, #8]
 8007c5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	695b      	ldr	r3, [r3, #20]
 8007c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c6a:	2b40      	cmp	r3, #64	; 0x40
 8007c6c:	f040 80b4 	bne.w	8007dd8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	f000 8140 	beq.w	8007f06 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	f080 8139 	bcs.w	8007f06 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c9a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca0:	69db      	ldr	r3, [r3, #28]
 8007ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ca6:	f000 8088 	beq.w	8007dba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	330c      	adds	r3, #12
 8007cb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007cb8:	e853 3f00 	ldrex	r3, [r3]
 8007cbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007cc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	330c      	adds	r3, #12
 8007cd2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007cd6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007cda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cde:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007ce2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007cee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1d9      	bne.n	8007caa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	3314      	adds	r3, #20
 8007cfc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d00:	e853 3f00 	ldrex	r3, [r3]
 8007d04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007d06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d08:	f023 0301 	bic.w	r3, r3, #1
 8007d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	3314      	adds	r3, #20
 8007d16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007d1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007d1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007d22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007d26:	e841 2300 	strex	r3, r2, [r1]
 8007d2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007d2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1e1      	bne.n	8007cf6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	3314      	adds	r3, #20
 8007d38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d3c:	e853 3f00 	ldrex	r3, [r3]
 8007d40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007d42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	3314      	adds	r3, #20
 8007d52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d5e:	e841 2300 	strex	r3, r2, [r1]
 8007d62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1e3      	bne.n	8007d32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2220      	movs	r2, #32
 8007d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	330c      	adds	r3, #12
 8007d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d82:	e853 3f00 	ldrex	r3, [r3]
 8007d86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d8a:	f023 0310 	bic.w	r3, r3, #16
 8007d8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	330c      	adds	r3, #12
 8007d98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007d9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8007d9e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007da2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007da4:	e841 2300 	strex	r3, r2, [r1]
 8007da8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007daa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1e3      	bne.n	8007d78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db4:	4618      	mov	r0, r3
 8007db6:	f7fc fb20 	bl	80043fa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	1ad3      	subs	r3, r2, r3
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	4619      	mov	r1, r3
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 f8b6 	bl	8007f3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007dd0:	e099      	b.n	8007f06 <HAL_UART_IRQHandler+0x50e>
 8007dd2:	bf00      	nop
 8007dd4:	08008173 	.word	0x08008173
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	f000 808b 	beq.w	8007f0a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007df4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	f000 8086 	beq.w	8007f0a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	330c      	adds	r3, #12
 8007e04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e08:	e853 3f00 	ldrex	r3, [r3]
 8007e0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	330c      	adds	r3, #12
 8007e1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007e22:	647a      	str	r2, [r7, #68]	; 0x44
 8007e24:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007e28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e3      	bne.n	8007dfe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	3314      	adds	r3, #20
 8007e3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e40:	e853 3f00 	ldrex	r3, [r3]
 8007e44:	623b      	str	r3, [r7, #32]
   return(result);
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	f023 0301 	bic.w	r3, r3, #1
 8007e4c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	3314      	adds	r3, #20
 8007e56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e5a:	633a      	str	r2, [r7, #48]	; 0x30
 8007e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e62:	e841 2300 	strex	r3, r2, [r1]
 8007e66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d1e3      	bne.n	8007e36 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2220      	movs	r2, #32
 8007e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	330c      	adds	r3, #12
 8007e82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	e853 3f00 	ldrex	r3, [r3]
 8007e8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f023 0310 	bic.w	r3, r3, #16
 8007e92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	330c      	adds	r3, #12
 8007e9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007ea0:	61fa      	str	r2, [r7, #28]
 8007ea2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea4:	69b9      	ldr	r1, [r7, #24]
 8007ea6:	69fa      	ldr	r2, [r7, #28]
 8007ea8:	e841 2300 	strex	r3, r2, [r1]
 8007eac:	617b      	str	r3, [r7, #20]
   return(result);
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1e3      	bne.n	8007e7c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007eb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007eb8:	4619      	mov	r1, r3
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 f83e 	bl	8007f3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ec0:	e023      	b.n	8007f0a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d009      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x4ea>
 8007ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d003      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 f95d 	bl	800819a <UART_Transmit_IT>
    return;
 8007ee0:	e014      	b.n	8007f0c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00e      	beq.n	8007f0c <HAL_UART_IRQHandler+0x514>
 8007eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d008      	beq.n	8007f0c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 f99d 	bl	800823a <UART_EndTransmit_IT>
    return;
 8007f00:	e004      	b.n	8007f0c <HAL_UART_IRQHandler+0x514>
    return;
 8007f02:	bf00      	nop
 8007f04:	e002      	b.n	8007f0c <HAL_UART_IRQHandler+0x514>
      return;
 8007f06:	bf00      	nop
 8007f08:	e000      	b.n	8007f0c <HAL_UART_IRQHandler+0x514>
      return;
 8007f0a:	bf00      	nop
  }
}
 8007f0c:	37e8      	adds	r7, #232	; 0xe8
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
 8007f12:	bf00      	nop

08007f14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f1c:	bf00      	nop
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f30:	bf00      	nop
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	460b      	mov	r3, r1
 8007f46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f48:	bf00      	nop
 8007f4a:	370c      	adds	r7, #12
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b090      	sub	sp, #64	; 0x40
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	603b      	str	r3, [r7, #0]
 8007f60:	4613      	mov	r3, r2
 8007f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f64:	e050      	b.n	8008008 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f6c:	d04c      	beq.n	8008008 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d007      	beq.n	8007f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f74:	f7fc f900 	bl	8004178 <HAL_GetTick>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	1ad3      	subs	r3, r2, r3
 8007f7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d241      	bcs.n	8008008 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	330c      	adds	r3, #12
 8007f8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f8e:	e853 3f00 	ldrex	r3, [r3]
 8007f92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f96:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	330c      	adds	r3, #12
 8007fa2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007fa4:	637a      	str	r2, [r7, #52]	; 0x34
 8007fa6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007faa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007fac:	e841 2300 	strex	r3, r2, [r1]
 8007fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1e5      	bne.n	8007f84 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	3314      	adds	r3, #20
 8007fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	e853 3f00 	ldrex	r3, [r3]
 8007fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	f023 0301 	bic.w	r3, r3, #1
 8007fce:	63bb      	str	r3, [r7, #56]	; 0x38
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	3314      	adds	r3, #20
 8007fd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fd8:	623a      	str	r2, [r7, #32]
 8007fda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fdc:	69f9      	ldr	r1, [r7, #28]
 8007fde:	6a3a      	ldr	r2, [r7, #32]
 8007fe0:	e841 2300 	strex	r3, r2, [r1]
 8007fe4:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1e5      	bne.n	8007fb8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2220      	movs	r2, #32
 8007ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008004:	2303      	movs	r3, #3
 8008006:	e00f      	b.n	8008028 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	4013      	ands	r3, r2
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	429a      	cmp	r2, r3
 8008016:	bf0c      	ite	eq
 8008018:	2301      	moveq	r3, #1
 800801a:	2300      	movne	r3, #0
 800801c:	b2db      	uxtb	r3, r3
 800801e:	461a      	mov	r2, r3
 8008020:	79fb      	ldrb	r3, [r7, #7]
 8008022:	429a      	cmp	r2, r3
 8008024:	d09f      	beq.n	8007f66 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3740      	adds	r7, #64	; 0x40
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}

08008030 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	4613      	mov	r3, r2
 800803c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	68ba      	ldr	r2, [r7, #8]
 8008042:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	88fa      	ldrh	r2, [r7, #6]
 8008048:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	88fa      	ldrh	r2, [r7, #6]
 800804e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2222      	movs	r2, #34	; 0x22
 800805a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d007      	beq.n	800807e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68da      	ldr	r2, [r3, #12]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800807c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	695a      	ldr	r2, [r3, #20]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f042 0201 	orr.w	r2, r2, #1
 800808c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68da      	ldr	r2, [r3, #12]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f042 0220 	orr.w	r2, r2, #32
 800809c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3714      	adds	r7, #20
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b095      	sub	sp, #84	; 0x54
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	330c      	adds	r3, #12
 80080ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080be:	e853 3f00 	ldrex	r3, [r3]
 80080c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80080c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80080ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	330c      	adds	r3, #12
 80080d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80080d4:	643a      	str	r2, [r7, #64]	; 0x40
 80080d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80080da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80080dc:	e841 2300 	strex	r3, r2, [r1]
 80080e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d1e5      	bne.n	80080b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	3314      	adds	r3, #20
 80080ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f0:	6a3b      	ldr	r3, [r7, #32]
 80080f2:	e853 3f00 	ldrex	r3, [r3]
 80080f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	f023 0301 	bic.w	r3, r3, #1
 80080fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	3314      	adds	r3, #20
 8008106:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008108:	62fa      	str	r2, [r7, #44]	; 0x2c
 800810a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800810e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008110:	e841 2300 	strex	r3, r2, [r1]
 8008114:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008118:	2b00      	cmp	r3, #0
 800811a:	d1e5      	bne.n	80080e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008120:	2b01      	cmp	r3, #1
 8008122:	d119      	bne.n	8008158 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	330c      	adds	r3, #12
 800812a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	e853 3f00 	ldrex	r3, [r3]
 8008132:	60bb      	str	r3, [r7, #8]
   return(result);
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	f023 0310 	bic.w	r3, r3, #16
 800813a:	647b      	str	r3, [r7, #68]	; 0x44
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	330c      	adds	r3, #12
 8008142:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008144:	61ba      	str	r2, [r7, #24]
 8008146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008148:	6979      	ldr	r1, [r7, #20]
 800814a:	69ba      	ldr	r2, [r7, #24]
 800814c:	e841 2300 	strex	r3, r2, [r1]
 8008150:	613b      	str	r3, [r7, #16]
   return(result);
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1e5      	bne.n	8008124 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2220      	movs	r2, #32
 800815c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008166:	bf00      	nop
 8008168:	3754      	adds	r7, #84	; 0x54
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr

08008172 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b084      	sub	sp, #16
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2200      	movs	r2, #0
 800818a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f7ff fecb 	bl	8007f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008192:	bf00      	nop
 8008194:	3710      	adds	r7, #16
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}

0800819a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800819a:	b480      	push	{r7}
 800819c:	b085      	sub	sp, #20
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b21      	cmp	r3, #33	; 0x21
 80081ac:	d13e      	bne.n	800822c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081b6:	d114      	bne.n	80081e2 <UART_Transmit_IT+0x48>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	691b      	ldr	r3, [r3, #16]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d110      	bne.n	80081e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6a1b      	ldr	r3, [r3, #32]
 80081c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	461a      	mov	r2, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a1b      	ldr	r3, [r3, #32]
 80081da:	1c9a      	adds	r2, r3, #2
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	621a      	str	r2, [r3, #32]
 80081e0:	e008      	b.n	80081f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6a1b      	ldr	r3, [r3, #32]
 80081e6:	1c59      	adds	r1, r3, #1
 80081e8:	687a      	ldr	r2, [r7, #4]
 80081ea:	6211      	str	r1, [r2, #32]
 80081ec:	781a      	ldrb	r2, [r3, #0]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	3b01      	subs	r3, #1
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	4619      	mov	r1, r3
 8008202:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008204:	2b00      	cmp	r3, #0
 8008206:	d10f      	bne.n	8008228 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	68da      	ldr	r2, [r3, #12]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008216:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68da      	ldr	r2, [r3, #12]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008226:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008228:	2300      	movs	r3, #0
 800822a:	e000      	b.n	800822e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800822c:	2302      	movs	r3, #2
  }
}
 800822e:	4618      	mov	r0, r3
 8008230:	3714      	adds	r7, #20
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr

0800823a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800823a:	b580      	push	{r7, lr}
 800823c:	b082      	sub	sp, #8
 800823e:	af00      	add	r7, sp, #0
 8008240:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68da      	ldr	r2, [r3, #12]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008250:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2220      	movs	r2, #32
 8008256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f7ff fe5a 	bl	8007f14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3708      	adds	r7, #8
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800826a:	b580      	push	{r7, lr}
 800826c:	b08c      	sub	sp, #48	; 0x30
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008278:	b2db      	uxtb	r3, r3
 800827a:	2b22      	cmp	r3, #34	; 0x22
 800827c:	f040 80ab 	bne.w	80083d6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008288:	d117      	bne.n	80082ba <UART_Receive_IT+0x50>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d113      	bne.n	80082ba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008292:	2300      	movs	r3, #0
 8008294:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800829a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082a8:	b29a      	uxth	r2, r3
 80082aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b2:	1c9a      	adds	r2, r3, #2
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	629a      	str	r2, [r3, #40]	; 0x28
 80082b8:	e026      	b.n	8008308 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80082c0:	2300      	movs	r3, #0
 80082c2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082cc:	d007      	beq.n	80082de <UART_Receive_IT+0x74>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d10a      	bne.n	80082ec <UART_Receive_IT+0x82>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	691b      	ldr	r3, [r3, #16]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d106      	bne.n	80082ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	b2da      	uxtb	r2, r3
 80082e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082e8:	701a      	strb	r2, [r3, #0]
 80082ea:	e008      	b.n	80082fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082f8:	b2da      	uxtb	r2, r3
 80082fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008302:	1c5a      	adds	r2, r3, #1
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800830c:	b29b      	uxth	r3, r3
 800830e:	3b01      	subs	r3, #1
 8008310:	b29b      	uxth	r3, r3
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	4619      	mov	r1, r3
 8008316:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008318:	2b00      	cmp	r3, #0
 800831a:	d15a      	bne.n	80083d2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68da      	ldr	r2, [r3, #12]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f022 0220 	bic.w	r2, r2, #32
 800832a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	68da      	ldr	r2, [r3, #12]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800833a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	695a      	ldr	r2, [r3, #20]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f022 0201 	bic.w	r2, r2, #1
 800834a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2220      	movs	r2, #32
 8008350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008358:	2b01      	cmp	r3, #1
 800835a:	d135      	bne.n	80083c8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	330c      	adds	r3, #12
 8008368:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	e853 3f00 	ldrex	r3, [r3]
 8008370:	613b      	str	r3, [r7, #16]
   return(result);
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	f023 0310 	bic.w	r3, r3, #16
 8008378:	627b      	str	r3, [r7, #36]	; 0x24
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	330c      	adds	r3, #12
 8008380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008382:	623a      	str	r2, [r7, #32]
 8008384:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008386:	69f9      	ldr	r1, [r7, #28]
 8008388:	6a3a      	ldr	r2, [r7, #32]
 800838a:	e841 2300 	strex	r3, r2, [r1]
 800838e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1e5      	bne.n	8008362 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0310 	and.w	r3, r3, #16
 80083a0:	2b10      	cmp	r3, #16
 80083a2:	d10a      	bne.n	80083ba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083a4:	2300      	movs	r3, #0
 80083a6:	60fb      	str	r3, [r7, #12]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	60fb      	str	r3, [r7, #12]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083be:	4619      	mov	r1, r3
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f7ff fdbb 	bl	8007f3c <HAL_UARTEx_RxEventCallback>
 80083c6:	e002      	b.n	80083ce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f7f9 fe49 	bl	8002060 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80083ce:	2300      	movs	r3, #0
 80083d0:	e002      	b.n	80083d8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80083d2:	2300      	movs	r3, #0
 80083d4:	e000      	b.n	80083d8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80083d6:	2302      	movs	r3, #2
  }
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3730      	adds	r7, #48	; 0x30
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083e4:	b0c0      	sub	sp, #256	; 0x100
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	691b      	ldr	r3, [r3, #16]
 80083f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80083f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083fc:	68d9      	ldr	r1, [r3, #12]
 80083fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	ea40 0301 	orr.w	r3, r0, r1
 8008408:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800840a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800840e:	689a      	ldr	r2, [r3, #8]
 8008410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	431a      	orrs	r2, r3
 8008418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800841c:	695b      	ldr	r3, [r3, #20]
 800841e:	431a      	orrs	r2, r3
 8008420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008424:	69db      	ldr	r3, [r3, #28]
 8008426:	4313      	orrs	r3, r2
 8008428:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800842c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008438:	f021 010c 	bic.w	r1, r1, #12
 800843c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008446:	430b      	orrs	r3, r1
 8008448:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800844a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	695b      	ldr	r3, [r3, #20]
 8008452:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800845a:	6999      	ldr	r1, [r3, #24]
 800845c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	ea40 0301 	orr.w	r3, r0, r1
 8008466:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	4b8f      	ldr	r3, [pc, #572]	; (80086ac <UART_SetConfig+0x2cc>)
 8008470:	429a      	cmp	r2, r3
 8008472:	d005      	beq.n	8008480 <UART_SetConfig+0xa0>
 8008474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	4b8d      	ldr	r3, [pc, #564]	; (80086b0 <UART_SetConfig+0x2d0>)
 800847c:	429a      	cmp	r2, r3
 800847e:	d104      	bne.n	800848a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008480:	f7fd fe06 	bl	8006090 <HAL_RCC_GetPCLK2Freq>
 8008484:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008488:	e003      	b.n	8008492 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800848a:	f7fd fded 	bl	8006068 <HAL_RCC_GetPCLK1Freq>
 800848e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008496:	69db      	ldr	r3, [r3, #28]
 8008498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800849c:	f040 810c 	bne.w	80086b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084a4:	2200      	movs	r2, #0
 80084a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80084aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80084ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80084b2:	4622      	mov	r2, r4
 80084b4:	462b      	mov	r3, r5
 80084b6:	1891      	adds	r1, r2, r2
 80084b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80084ba:	415b      	adcs	r3, r3
 80084bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80084c2:	4621      	mov	r1, r4
 80084c4:	eb12 0801 	adds.w	r8, r2, r1
 80084c8:	4629      	mov	r1, r5
 80084ca:	eb43 0901 	adc.w	r9, r3, r1
 80084ce:	f04f 0200 	mov.w	r2, #0
 80084d2:	f04f 0300 	mov.w	r3, #0
 80084d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80084da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80084de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80084e2:	4690      	mov	r8, r2
 80084e4:	4699      	mov	r9, r3
 80084e6:	4623      	mov	r3, r4
 80084e8:	eb18 0303 	adds.w	r3, r8, r3
 80084ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80084f0:	462b      	mov	r3, r5
 80084f2:	eb49 0303 	adc.w	r3, r9, r3
 80084f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80084fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008506:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800850a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800850e:	460b      	mov	r3, r1
 8008510:	18db      	adds	r3, r3, r3
 8008512:	653b      	str	r3, [r7, #80]	; 0x50
 8008514:	4613      	mov	r3, r2
 8008516:	eb42 0303 	adc.w	r3, r2, r3
 800851a:	657b      	str	r3, [r7, #84]	; 0x54
 800851c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008520:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008524:	f7f8 fb90 	bl	8000c48 <__aeabi_uldivmod>
 8008528:	4602      	mov	r2, r0
 800852a:	460b      	mov	r3, r1
 800852c:	4b61      	ldr	r3, [pc, #388]	; (80086b4 <UART_SetConfig+0x2d4>)
 800852e:	fba3 2302 	umull	r2, r3, r3, r2
 8008532:	095b      	lsrs	r3, r3, #5
 8008534:	011c      	lsls	r4, r3, #4
 8008536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800853a:	2200      	movs	r2, #0
 800853c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008540:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008544:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008548:	4642      	mov	r2, r8
 800854a:	464b      	mov	r3, r9
 800854c:	1891      	adds	r1, r2, r2
 800854e:	64b9      	str	r1, [r7, #72]	; 0x48
 8008550:	415b      	adcs	r3, r3
 8008552:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008554:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008558:	4641      	mov	r1, r8
 800855a:	eb12 0a01 	adds.w	sl, r2, r1
 800855e:	4649      	mov	r1, r9
 8008560:	eb43 0b01 	adc.w	fp, r3, r1
 8008564:	f04f 0200 	mov.w	r2, #0
 8008568:	f04f 0300 	mov.w	r3, #0
 800856c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008570:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008574:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008578:	4692      	mov	sl, r2
 800857a:	469b      	mov	fp, r3
 800857c:	4643      	mov	r3, r8
 800857e:	eb1a 0303 	adds.w	r3, sl, r3
 8008582:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008586:	464b      	mov	r3, r9
 8008588:	eb4b 0303 	adc.w	r3, fp, r3
 800858c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800859c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80085a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80085a4:	460b      	mov	r3, r1
 80085a6:	18db      	adds	r3, r3, r3
 80085a8:	643b      	str	r3, [r7, #64]	; 0x40
 80085aa:	4613      	mov	r3, r2
 80085ac:	eb42 0303 	adc.w	r3, r2, r3
 80085b0:	647b      	str	r3, [r7, #68]	; 0x44
 80085b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80085b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80085ba:	f7f8 fb45 	bl	8000c48 <__aeabi_uldivmod>
 80085be:	4602      	mov	r2, r0
 80085c0:	460b      	mov	r3, r1
 80085c2:	4611      	mov	r1, r2
 80085c4:	4b3b      	ldr	r3, [pc, #236]	; (80086b4 <UART_SetConfig+0x2d4>)
 80085c6:	fba3 2301 	umull	r2, r3, r3, r1
 80085ca:	095b      	lsrs	r3, r3, #5
 80085cc:	2264      	movs	r2, #100	; 0x64
 80085ce:	fb02 f303 	mul.w	r3, r2, r3
 80085d2:	1acb      	subs	r3, r1, r3
 80085d4:	00db      	lsls	r3, r3, #3
 80085d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80085da:	4b36      	ldr	r3, [pc, #216]	; (80086b4 <UART_SetConfig+0x2d4>)
 80085dc:	fba3 2302 	umull	r2, r3, r3, r2
 80085e0:	095b      	lsrs	r3, r3, #5
 80085e2:	005b      	lsls	r3, r3, #1
 80085e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80085e8:	441c      	add	r4, r3
 80085ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085ee:	2200      	movs	r2, #0
 80085f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80085f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80085f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80085fc:	4642      	mov	r2, r8
 80085fe:	464b      	mov	r3, r9
 8008600:	1891      	adds	r1, r2, r2
 8008602:	63b9      	str	r1, [r7, #56]	; 0x38
 8008604:	415b      	adcs	r3, r3
 8008606:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008608:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800860c:	4641      	mov	r1, r8
 800860e:	1851      	adds	r1, r2, r1
 8008610:	6339      	str	r1, [r7, #48]	; 0x30
 8008612:	4649      	mov	r1, r9
 8008614:	414b      	adcs	r3, r1
 8008616:	637b      	str	r3, [r7, #52]	; 0x34
 8008618:	f04f 0200 	mov.w	r2, #0
 800861c:	f04f 0300 	mov.w	r3, #0
 8008620:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008624:	4659      	mov	r1, fp
 8008626:	00cb      	lsls	r3, r1, #3
 8008628:	4651      	mov	r1, sl
 800862a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800862e:	4651      	mov	r1, sl
 8008630:	00ca      	lsls	r2, r1, #3
 8008632:	4610      	mov	r0, r2
 8008634:	4619      	mov	r1, r3
 8008636:	4603      	mov	r3, r0
 8008638:	4642      	mov	r2, r8
 800863a:	189b      	adds	r3, r3, r2
 800863c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008640:	464b      	mov	r3, r9
 8008642:	460a      	mov	r2, r1
 8008644:	eb42 0303 	adc.w	r3, r2, r3
 8008648:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800864c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008658:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800865c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008660:	460b      	mov	r3, r1
 8008662:	18db      	adds	r3, r3, r3
 8008664:	62bb      	str	r3, [r7, #40]	; 0x28
 8008666:	4613      	mov	r3, r2
 8008668:	eb42 0303 	adc.w	r3, r2, r3
 800866c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800866e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008672:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008676:	f7f8 fae7 	bl	8000c48 <__aeabi_uldivmod>
 800867a:	4602      	mov	r2, r0
 800867c:	460b      	mov	r3, r1
 800867e:	4b0d      	ldr	r3, [pc, #52]	; (80086b4 <UART_SetConfig+0x2d4>)
 8008680:	fba3 1302 	umull	r1, r3, r3, r2
 8008684:	095b      	lsrs	r3, r3, #5
 8008686:	2164      	movs	r1, #100	; 0x64
 8008688:	fb01 f303 	mul.w	r3, r1, r3
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	00db      	lsls	r3, r3, #3
 8008690:	3332      	adds	r3, #50	; 0x32
 8008692:	4a08      	ldr	r2, [pc, #32]	; (80086b4 <UART_SetConfig+0x2d4>)
 8008694:	fba2 2303 	umull	r2, r3, r2, r3
 8008698:	095b      	lsrs	r3, r3, #5
 800869a:	f003 0207 	and.w	r2, r3, #7
 800869e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4422      	add	r2, r4
 80086a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80086a8:	e106      	b.n	80088b8 <UART_SetConfig+0x4d8>
 80086aa:	bf00      	nop
 80086ac:	40011000 	.word	0x40011000
 80086b0:	40011400 	.word	0x40011400
 80086b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086bc:	2200      	movs	r2, #0
 80086be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80086c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80086c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80086ca:	4642      	mov	r2, r8
 80086cc:	464b      	mov	r3, r9
 80086ce:	1891      	adds	r1, r2, r2
 80086d0:	6239      	str	r1, [r7, #32]
 80086d2:	415b      	adcs	r3, r3
 80086d4:	627b      	str	r3, [r7, #36]	; 0x24
 80086d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80086da:	4641      	mov	r1, r8
 80086dc:	1854      	adds	r4, r2, r1
 80086de:	4649      	mov	r1, r9
 80086e0:	eb43 0501 	adc.w	r5, r3, r1
 80086e4:	f04f 0200 	mov.w	r2, #0
 80086e8:	f04f 0300 	mov.w	r3, #0
 80086ec:	00eb      	lsls	r3, r5, #3
 80086ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80086f2:	00e2      	lsls	r2, r4, #3
 80086f4:	4614      	mov	r4, r2
 80086f6:	461d      	mov	r5, r3
 80086f8:	4643      	mov	r3, r8
 80086fa:	18e3      	adds	r3, r4, r3
 80086fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008700:	464b      	mov	r3, r9
 8008702:	eb45 0303 	adc.w	r3, r5, r3
 8008706:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800870a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008716:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800871a:	f04f 0200 	mov.w	r2, #0
 800871e:	f04f 0300 	mov.w	r3, #0
 8008722:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008726:	4629      	mov	r1, r5
 8008728:	008b      	lsls	r3, r1, #2
 800872a:	4621      	mov	r1, r4
 800872c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008730:	4621      	mov	r1, r4
 8008732:	008a      	lsls	r2, r1, #2
 8008734:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008738:	f7f8 fa86 	bl	8000c48 <__aeabi_uldivmod>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	4b60      	ldr	r3, [pc, #384]	; (80088c4 <UART_SetConfig+0x4e4>)
 8008742:	fba3 2302 	umull	r2, r3, r3, r2
 8008746:	095b      	lsrs	r3, r3, #5
 8008748:	011c      	lsls	r4, r3, #4
 800874a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800874e:	2200      	movs	r2, #0
 8008750:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008754:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008758:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800875c:	4642      	mov	r2, r8
 800875e:	464b      	mov	r3, r9
 8008760:	1891      	adds	r1, r2, r2
 8008762:	61b9      	str	r1, [r7, #24]
 8008764:	415b      	adcs	r3, r3
 8008766:	61fb      	str	r3, [r7, #28]
 8008768:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800876c:	4641      	mov	r1, r8
 800876e:	1851      	adds	r1, r2, r1
 8008770:	6139      	str	r1, [r7, #16]
 8008772:	4649      	mov	r1, r9
 8008774:	414b      	adcs	r3, r1
 8008776:	617b      	str	r3, [r7, #20]
 8008778:	f04f 0200 	mov.w	r2, #0
 800877c:	f04f 0300 	mov.w	r3, #0
 8008780:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008784:	4659      	mov	r1, fp
 8008786:	00cb      	lsls	r3, r1, #3
 8008788:	4651      	mov	r1, sl
 800878a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800878e:	4651      	mov	r1, sl
 8008790:	00ca      	lsls	r2, r1, #3
 8008792:	4610      	mov	r0, r2
 8008794:	4619      	mov	r1, r3
 8008796:	4603      	mov	r3, r0
 8008798:	4642      	mov	r2, r8
 800879a:	189b      	adds	r3, r3, r2
 800879c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80087a0:	464b      	mov	r3, r9
 80087a2:	460a      	mov	r2, r1
 80087a4:	eb42 0303 	adc.w	r3, r2, r3
 80087a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80087ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80087b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80087b8:	f04f 0200 	mov.w	r2, #0
 80087bc:	f04f 0300 	mov.w	r3, #0
 80087c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80087c4:	4649      	mov	r1, r9
 80087c6:	008b      	lsls	r3, r1, #2
 80087c8:	4641      	mov	r1, r8
 80087ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087ce:	4641      	mov	r1, r8
 80087d0:	008a      	lsls	r2, r1, #2
 80087d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80087d6:	f7f8 fa37 	bl	8000c48 <__aeabi_uldivmod>
 80087da:	4602      	mov	r2, r0
 80087dc:	460b      	mov	r3, r1
 80087de:	4611      	mov	r1, r2
 80087e0:	4b38      	ldr	r3, [pc, #224]	; (80088c4 <UART_SetConfig+0x4e4>)
 80087e2:	fba3 2301 	umull	r2, r3, r3, r1
 80087e6:	095b      	lsrs	r3, r3, #5
 80087e8:	2264      	movs	r2, #100	; 0x64
 80087ea:	fb02 f303 	mul.w	r3, r2, r3
 80087ee:	1acb      	subs	r3, r1, r3
 80087f0:	011b      	lsls	r3, r3, #4
 80087f2:	3332      	adds	r3, #50	; 0x32
 80087f4:	4a33      	ldr	r2, [pc, #204]	; (80088c4 <UART_SetConfig+0x4e4>)
 80087f6:	fba2 2303 	umull	r2, r3, r2, r3
 80087fa:	095b      	lsrs	r3, r3, #5
 80087fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008800:	441c      	add	r4, r3
 8008802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008806:	2200      	movs	r2, #0
 8008808:	673b      	str	r3, [r7, #112]	; 0x70
 800880a:	677a      	str	r2, [r7, #116]	; 0x74
 800880c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008810:	4642      	mov	r2, r8
 8008812:	464b      	mov	r3, r9
 8008814:	1891      	adds	r1, r2, r2
 8008816:	60b9      	str	r1, [r7, #8]
 8008818:	415b      	adcs	r3, r3
 800881a:	60fb      	str	r3, [r7, #12]
 800881c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008820:	4641      	mov	r1, r8
 8008822:	1851      	adds	r1, r2, r1
 8008824:	6039      	str	r1, [r7, #0]
 8008826:	4649      	mov	r1, r9
 8008828:	414b      	adcs	r3, r1
 800882a:	607b      	str	r3, [r7, #4]
 800882c:	f04f 0200 	mov.w	r2, #0
 8008830:	f04f 0300 	mov.w	r3, #0
 8008834:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008838:	4659      	mov	r1, fp
 800883a:	00cb      	lsls	r3, r1, #3
 800883c:	4651      	mov	r1, sl
 800883e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008842:	4651      	mov	r1, sl
 8008844:	00ca      	lsls	r2, r1, #3
 8008846:	4610      	mov	r0, r2
 8008848:	4619      	mov	r1, r3
 800884a:	4603      	mov	r3, r0
 800884c:	4642      	mov	r2, r8
 800884e:	189b      	adds	r3, r3, r2
 8008850:	66bb      	str	r3, [r7, #104]	; 0x68
 8008852:	464b      	mov	r3, r9
 8008854:	460a      	mov	r2, r1
 8008856:	eb42 0303 	adc.w	r3, r2, r3
 800885a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800885c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	663b      	str	r3, [r7, #96]	; 0x60
 8008866:	667a      	str	r2, [r7, #100]	; 0x64
 8008868:	f04f 0200 	mov.w	r2, #0
 800886c:	f04f 0300 	mov.w	r3, #0
 8008870:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008874:	4649      	mov	r1, r9
 8008876:	008b      	lsls	r3, r1, #2
 8008878:	4641      	mov	r1, r8
 800887a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800887e:	4641      	mov	r1, r8
 8008880:	008a      	lsls	r2, r1, #2
 8008882:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008886:	f7f8 f9df 	bl	8000c48 <__aeabi_uldivmod>
 800888a:	4602      	mov	r2, r0
 800888c:	460b      	mov	r3, r1
 800888e:	4b0d      	ldr	r3, [pc, #52]	; (80088c4 <UART_SetConfig+0x4e4>)
 8008890:	fba3 1302 	umull	r1, r3, r3, r2
 8008894:	095b      	lsrs	r3, r3, #5
 8008896:	2164      	movs	r1, #100	; 0x64
 8008898:	fb01 f303 	mul.w	r3, r1, r3
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	011b      	lsls	r3, r3, #4
 80088a0:	3332      	adds	r3, #50	; 0x32
 80088a2:	4a08      	ldr	r2, [pc, #32]	; (80088c4 <UART_SetConfig+0x4e4>)
 80088a4:	fba2 2303 	umull	r2, r3, r2, r3
 80088a8:	095b      	lsrs	r3, r3, #5
 80088aa:	f003 020f 	and.w	r2, r3, #15
 80088ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4422      	add	r2, r4
 80088b6:	609a      	str	r2, [r3, #8]
}
 80088b8:	bf00      	nop
 80088ba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80088be:	46bd      	mov	sp, r7
 80088c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088c4:	51eb851f 	.word	0x51eb851f

080088c8 <__NVIC_SetPriority>:
{
 80088c8:	b480      	push	{r7}
 80088ca:	b083      	sub	sp, #12
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	4603      	mov	r3, r0
 80088d0:	6039      	str	r1, [r7, #0]
 80088d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80088d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	db0a      	blt.n	80088f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	b2da      	uxtb	r2, r3
 80088e0:	490c      	ldr	r1, [pc, #48]	; (8008914 <__NVIC_SetPriority+0x4c>)
 80088e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088e6:	0112      	lsls	r2, r2, #4
 80088e8:	b2d2      	uxtb	r2, r2
 80088ea:	440b      	add	r3, r1
 80088ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80088f0:	e00a      	b.n	8008908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	b2da      	uxtb	r2, r3
 80088f6:	4908      	ldr	r1, [pc, #32]	; (8008918 <__NVIC_SetPriority+0x50>)
 80088f8:	79fb      	ldrb	r3, [r7, #7]
 80088fa:	f003 030f 	and.w	r3, r3, #15
 80088fe:	3b04      	subs	r3, #4
 8008900:	0112      	lsls	r2, r2, #4
 8008902:	b2d2      	uxtb	r2, r2
 8008904:	440b      	add	r3, r1
 8008906:	761a      	strb	r2, [r3, #24]
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr
 8008914:	e000e100 	.word	0xe000e100
 8008918:	e000ed00 	.word	0xe000ed00

0800891c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800891c:	b580      	push	{r7, lr}
 800891e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008920:	2100      	movs	r1, #0
 8008922:	f06f 0004 	mvn.w	r0, #4
 8008926:	f7ff ffcf 	bl	80088c8 <__NVIC_SetPriority>
#endif
}
 800892a:	bf00      	nop
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008936:	f3ef 8305 	mrs	r3, IPSR
 800893a:	603b      	str	r3, [r7, #0]
  return(result);
 800893c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800893e:	2b00      	cmp	r3, #0
 8008940:	d003      	beq.n	800894a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008942:	f06f 0305 	mvn.w	r3, #5
 8008946:	607b      	str	r3, [r7, #4]
 8008948:	e00c      	b.n	8008964 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800894a:	4b0a      	ldr	r3, [pc, #40]	; (8008974 <osKernelInitialize+0x44>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d105      	bne.n	800895e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008952:	4b08      	ldr	r3, [pc, #32]	; (8008974 <osKernelInitialize+0x44>)
 8008954:	2201      	movs	r2, #1
 8008956:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008958:	2300      	movs	r3, #0
 800895a:	607b      	str	r3, [r7, #4]
 800895c:	e002      	b.n	8008964 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800895e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008962:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008964:	687b      	ldr	r3, [r7, #4]
}
 8008966:	4618      	mov	r0, r3
 8008968:	370c      	adds	r7, #12
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20000954 	.word	0x20000954

08008978 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008978:	b580      	push	{r7, lr}
 800897a:	b082      	sub	sp, #8
 800897c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800897e:	f3ef 8305 	mrs	r3, IPSR
 8008982:	603b      	str	r3, [r7, #0]
  return(result);
 8008984:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008986:	2b00      	cmp	r3, #0
 8008988:	d003      	beq.n	8008992 <osKernelStart+0x1a>
    stat = osErrorISR;
 800898a:	f06f 0305 	mvn.w	r3, #5
 800898e:	607b      	str	r3, [r7, #4]
 8008990:	e010      	b.n	80089b4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008992:	4b0b      	ldr	r3, [pc, #44]	; (80089c0 <osKernelStart+0x48>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2b01      	cmp	r3, #1
 8008998:	d109      	bne.n	80089ae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800899a:	f7ff ffbf 	bl	800891c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800899e:	4b08      	ldr	r3, [pc, #32]	; (80089c0 <osKernelStart+0x48>)
 80089a0:	2202      	movs	r2, #2
 80089a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80089a4:	f001 f9e0 	bl	8009d68 <vTaskStartScheduler>
      stat = osOK;
 80089a8:	2300      	movs	r3, #0
 80089aa:	607b      	str	r3, [r7, #4]
 80089ac:	e002      	b.n	80089b4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80089ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80089b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80089b4:	687b      	ldr	r3, [r7, #4]
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3708      	adds	r7, #8
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	20000954 	.word	0x20000954

080089c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b08e      	sub	sp, #56	; 0x38
 80089c8:	af04      	add	r7, sp, #16
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80089d0:	2300      	movs	r3, #0
 80089d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089d4:	f3ef 8305 	mrs	r3, IPSR
 80089d8:	617b      	str	r3, [r7, #20]
  return(result);
 80089da:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d17e      	bne.n	8008ade <osThreadNew+0x11a>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d07b      	beq.n	8008ade <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80089e6:	2380      	movs	r3, #128	; 0x80
 80089e8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80089ea:	2318      	movs	r3, #24
 80089ec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80089ee:	2300      	movs	r3, #0
 80089f0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80089f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80089f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d045      	beq.n	8008a8a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d002      	beq.n	8008a0c <osThreadNew+0x48>
        name = attr->name;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	699b      	ldr	r3, [r3, #24]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d002      	beq.n	8008a1a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d008      	beq.n	8008a32 <osThreadNew+0x6e>
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	2b38      	cmp	r3, #56	; 0x38
 8008a24:	d805      	bhi.n	8008a32 <osThreadNew+0x6e>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	f003 0301 	and.w	r3, r3, #1
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d001      	beq.n	8008a36 <osThreadNew+0x72>
        return (NULL);
 8008a32:	2300      	movs	r3, #0
 8008a34:	e054      	b.n	8008ae0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	695b      	ldr	r3, [r3, #20]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d003      	beq.n	8008a46 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	089b      	lsrs	r3, r3, #2
 8008a44:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00e      	beq.n	8008a6c <osThreadNew+0xa8>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	2b5b      	cmp	r3, #91	; 0x5b
 8008a54:	d90a      	bls.n	8008a6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d006      	beq.n	8008a6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d002      	beq.n	8008a6c <osThreadNew+0xa8>
        mem = 1;
 8008a66:	2301      	movs	r3, #1
 8008a68:	61bb      	str	r3, [r7, #24]
 8008a6a:	e010      	b.n	8008a8e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d10c      	bne.n	8008a8e <osThreadNew+0xca>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	68db      	ldr	r3, [r3, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d108      	bne.n	8008a8e <osThreadNew+0xca>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	691b      	ldr	r3, [r3, #16]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d104      	bne.n	8008a8e <osThreadNew+0xca>
          mem = 0;
 8008a84:	2300      	movs	r3, #0
 8008a86:	61bb      	str	r3, [r7, #24]
 8008a88:	e001      	b.n	8008a8e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d110      	bne.n	8008ab6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008a9c:	9202      	str	r2, [sp, #8]
 8008a9e:	9301      	str	r3, [sp, #4]
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	6a3a      	ldr	r2, [r7, #32]
 8008aa8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 ff86 	bl	80099bc <xTaskCreateStatic>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	613b      	str	r3, [r7, #16]
 8008ab4:	e013      	b.n	8008ade <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008ab6:	69bb      	ldr	r3, [r7, #24]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d110      	bne.n	8008ade <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008abc:	6a3b      	ldr	r3, [r7, #32]
 8008abe:	b29a      	uxth	r2, r3
 8008ac0:	f107 0310 	add.w	r3, r7, #16
 8008ac4:	9301      	str	r3, [sp, #4]
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	9300      	str	r3, [sp, #0]
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ace:	68f8      	ldr	r0, [r7, #12]
 8008ad0:	f000 ffd1 	bl	8009a76 <xTaskCreate>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d001      	beq.n	8008ade <osThreadNew+0x11a>
            hTask = NULL;
 8008ada:	2300      	movs	r3, #0
 8008adc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008ade:	693b      	ldr	r3, [r7, #16]
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3728      	adds	r7, #40	; 0x28
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008af0:	f3ef 8305 	mrs	r3, IPSR
 8008af4:	60bb      	str	r3, [r7, #8]
  return(result);
 8008af6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d003      	beq.n	8008b04 <osDelay+0x1c>
    stat = osErrorISR;
 8008afc:	f06f 0305 	mvn.w	r3, #5
 8008b00:	60fb      	str	r3, [r7, #12]
 8008b02:	e007      	b.n	8008b14 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d002      	beq.n	8008b14 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f001 f8f6 	bl	8009d00 <vTaskDelay>
    }
  }

  return (stat);
 8008b14:	68fb      	ldr	r3, [r7, #12]
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3710      	adds	r7, #16
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b08a      	sub	sp, #40	; 0x28
 8008b22:	af02      	add	r7, sp, #8
 8008b24:	60f8      	str	r0, [r7, #12]
 8008b26:	60b9      	str	r1, [r7, #8]
 8008b28:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b2e:	f3ef 8305 	mrs	r3, IPSR
 8008b32:	613b      	str	r3, [r7, #16]
  return(result);
 8008b34:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d175      	bne.n	8008c26 <osSemaphoreNew+0x108>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d072      	beq.n	8008c26 <osSemaphoreNew+0x108>
 8008b40:	68ba      	ldr	r2, [r7, #8]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d86e      	bhi.n	8008c26 <osSemaphoreNew+0x108>
    mem = -1;
 8008b48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b4c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d015      	beq.n	8008b80 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d006      	beq.n	8008b6a <osSemaphoreNew+0x4c>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	2b4f      	cmp	r3, #79	; 0x4f
 8008b62:	d902      	bls.n	8008b6a <osSemaphoreNew+0x4c>
        mem = 1;
 8008b64:	2301      	movs	r3, #1
 8008b66:	61bb      	str	r3, [r7, #24]
 8008b68:	e00c      	b.n	8008b84 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d108      	bne.n	8008b84 <osSemaphoreNew+0x66>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d104      	bne.n	8008b84 <osSemaphoreNew+0x66>
          mem = 0;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	61bb      	str	r3, [r7, #24]
 8008b7e:	e001      	b.n	8008b84 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008b80:	2300      	movs	r3, #0
 8008b82:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b8a:	d04c      	beq.n	8008c26 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d128      	bne.n	8008be4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008b92:	69bb      	ldr	r3, [r7, #24]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d10a      	bne.n	8008bae <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	2203      	movs	r2, #3
 8008b9e:	9200      	str	r2, [sp, #0]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	2100      	movs	r1, #0
 8008ba4:	2001      	movs	r0, #1
 8008ba6:	f000 f993 	bl	8008ed0 <xQueueGenericCreateStatic>
 8008baa:	61f8      	str	r0, [r7, #28]
 8008bac:	e005      	b.n	8008bba <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008bae:	2203      	movs	r2, #3
 8008bb0:	2100      	movs	r1, #0
 8008bb2:	2001      	movs	r0, #1
 8008bb4:	f000 fa04 	bl	8008fc0 <xQueueGenericCreate>
 8008bb8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d022      	beq.n	8008c06 <osSemaphoreNew+0xe8>
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d01f      	beq.n	8008c06 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	2200      	movs	r2, #0
 8008bca:	2100      	movs	r1, #0
 8008bcc:	69f8      	ldr	r0, [r7, #28]
 8008bce:	f000 fabf 	bl	8009150 <xQueueGenericSend>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d016      	beq.n	8008c06 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008bd8:	69f8      	ldr	r0, [r7, #28]
 8008bda:	f000 fd33 	bl	8009644 <vQueueDelete>
            hSemaphore = NULL;
 8008bde:	2300      	movs	r3, #0
 8008be0:	61fb      	str	r3, [r7, #28]
 8008be2:	e010      	b.n	8008c06 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008be4:	69bb      	ldr	r3, [r7, #24]
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d108      	bne.n	8008bfc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	461a      	mov	r2, r3
 8008bf0:	68b9      	ldr	r1, [r7, #8]
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f000 fa41 	bl	800907a <xQueueCreateCountingSemaphoreStatic>
 8008bf8:	61f8      	str	r0, [r7, #28]
 8008bfa:	e004      	b.n	8008c06 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008bfc:	68b9      	ldr	r1, [r7, #8]
 8008bfe:	68f8      	ldr	r0, [r7, #12]
 8008c00:	f000 fa72 	bl	80090e8 <xQueueCreateCountingSemaphore>
 8008c04:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008c06:	69fb      	ldr	r3, [r7, #28]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00c      	beq.n	8008c26 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d003      	beq.n	8008c1a <osSemaphoreNew+0xfc>
          name = attr->name;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	617b      	str	r3, [r7, #20]
 8008c18:	e001      	b.n	8008c1e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008c1e:	6979      	ldr	r1, [r7, #20]
 8008c20:	69f8      	ldr	r0, [r7, #28]
 8008c22:	f000 fe43 	bl	80098ac <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008c26:	69fb      	ldr	r3, [r7, #28]
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3720      	adds	r7, #32
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	4a07      	ldr	r2, [pc, #28]	; (8008c5c <vApplicationGetIdleTaskMemory+0x2c>)
 8008c40:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	4a06      	ldr	r2, [pc, #24]	; (8008c60 <vApplicationGetIdleTaskMemory+0x30>)
 8008c46:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2280      	movs	r2, #128	; 0x80
 8008c4c:	601a      	str	r2, [r3, #0]
}
 8008c4e:	bf00      	nop
 8008c50:	3714      	adds	r7, #20
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	20000958 	.word	0x20000958
 8008c60:	200009b4 	.word	0x200009b4

08008c64 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008c64:	b480      	push	{r7}
 8008c66:	b085      	sub	sp, #20
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4a07      	ldr	r2, [pc, #28]	; (8008c90 <vApplicationGetTimerTaskMemory+0x2c>)
 8008c74:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	4a06      	ldr	r2, [pc, #24]	; (8008c94 <vApplicationGetTimerTaskMemory+0x30>)
 8008c7a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008c82:	601a      	str	r2, [r3, #0]
}
 8008c84:	bf00      	nop
 8008c86:	3714      	adds	r7, #20
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr
 8008c90:	20000bb4 	.word	0x20000bb4
 8008c94:	20000c10 	.word	0x20000c10

08008c98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f103 0208 	add.w	r2, r3, #8
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008cb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f103 0208 	add.w	r2, r3, #8
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f103 0208 	add.w	r2, r3, #8
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008ccc:	bf00      	nop
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b083      	sub	sp, #12
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008ce6:	bf00      	nop
 8008ce8:	370c      	adds	r7, #12
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr

08008cf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008cf2:	b480      	push	{r7}
 8008cf4:	b085      	sub	sp, #20
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
 8008cfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	68fa      	ldr	r2, [r7, #12]
 8008d06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	689a      	ldr	r2, [r3, #8]
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	683a      	ldr	r2, [r7, #0]
 8008d1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	1c5a      	adds	r2, r3, #1
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	601a      	str	r2, [r3, #0]
}
 8008d2e:	bf00      	nop
 8008d30:	3714      	adds	r7, #20
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b085      	sub	sp, #20
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
 8008d42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d50:	d103      	bne.n	8008d5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	60fb      	str	r3, [r7, #12]
 8008d58:	e00c      	b.n	8008d74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	3308      	adds	r3, #8
 8008d5e:	60fb      	str	r3, [r7, #12]
 8008d60:	e002      	b.n	8008d68 <vListInsert+0x2e>
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	60fb      	str	r3, [r7, #12]
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	68ba      	ldr	r2, [r7, #8]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d2f6      	bcs.n	8008d62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	685a      	ldr	r2, [r3, #4]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	683a      	ldr	r2, [r7, #0]
 8008d82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	68fa      	ldr	r2, [r7, #12]
 8008d88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	683a      	ldr	r2, [r7, #0]
 8008d8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	1c5a      	adds	r2, r3, #1
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	601a      	str	r2, [r3, #0]
}
 8008da0:	bf00      	nop
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008dac:	b480      	push	{r7}
 8008dae:	b085      	sub	sp, #20
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	691b      	ldr	r3, [r3, #16]
 8008db8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	6892      	ldr	r2, [r2, #8]
 8008dc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	6852      	ldr	r2, [r2, #4]
 8008dcc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d103      	bne.n	8008de0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	689a      	ldr	r2, [r3, #8]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	1e5a      	subs	r2, r3, #1
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3714      	adds	r7, #20
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d10a      	bne.n	8008e2a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e18:	f383 8811 	msr	BASEPRI, r3
 8008e1c:	f3bf 8f6f 	isb	sy
 8008e20:	f3bf 8f4f 	dsb	sy
 8008e24:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008e26:	bf00      	nop
 8008e28:	e7fe      	b.n	8008e28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008e2a:	f002 f943 	bl	800b0b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e36:	68f9      	ldr	r1, [r7, #12]
 8008e38:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008e3a:	fb01 f303 	mul.w	r3, r1, r3
 8008e3e:	441a      	add	r2, r3
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2200      	movs	r2, #0
 8008e48:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681a      	ldr	r2, [r3, #0]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	68f9      	ldr	r1, [r7, #12]
 8008e5e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008e60:	fb01 f303 	mul.w	r3, r1, r3
 8008e64:	441a      	add	r2, r3
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	22ff      	movs	r2, #255	; 0xff
 8008e6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	22ff      	movs	r2, #255	; 0xff
 8008e76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d114      	bne.n	8008eaa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d01a      	beq.n	8008ebe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	3310      	adds	r3, #16
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f001 f9f5 	bl	800a27c <xTaskRemoveFromEventList>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d012      	beq.n	8008ebe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008e98:	4b0c      	ldr	r3, [pc, #48]	; (8008ecc <xQueueGenericReset+0xcc>)
 8008e9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e9e:	601a      	str	r2, [r3, #0]
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	f3bf 8f6f 	isb	sy
 8008ea8:	e009      	b.n	8008ebe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	3310      	adds	r3, #16
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f7ff fef2 	bl	8008c98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	3324      	adds	r3, #36	; 0x24
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f7ff feed 	bl	8008c98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008ebe:	f002 f929 	bl	800b114 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ec2:	2301      	movs	r3, #1
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3710      	adds	r7, #16
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}
 8008ecc:	e000ed04 	.word	0xe000ed04

08008ed0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b08e      	sub	sp, #56	; 0x38
 8008ed4:	af02      	add	r7, sp, #8
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
 8008edc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10a      	bne.n	8008efa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee8:	f383 8811 	msr	BASEPRI, r3
 8008eec:	f3bf 8f6f 	isb	sy
 8008ef0:	f3bf 8f4f 	dsb	sy
 8008ef4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008ef6:	bf00      	nop
 8008ef8:	e7fe      	b.n	8008ef8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d10a      	bne.n	8008f16 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f04:	f383 8811 	msr	BASEPRI, r3
 8008f08:	f3bf 8f6f 	isb	sy
 8008f0c:	f3bf 8f4f 	dsb	sy
 8008f10:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008f12:	bf00      	nop
 8008f14:	e7fe      	b.n	8008f14 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d002      	beq.n	8008f22 <xQueueGenericCreateStatic+0x52>
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d001      	beq.n	8008f26 <xQueueGenericCreateStatic+0x56>
 8008f22:	2301      	movs	r3, #1
 8008f24:	e000      	b.n	8008f28 <xQueueGenericCreateStatic+0x58>
 8008f26:	2300      	movs	r3, #0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d10a      	bne.n	8008f42 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f30:	f383 8811 	msr	BASEPRI, r3
 8008f34:	f3bf 8f6f 	isb	sy
 8008f38:	f3bf 8f4f 	dsb	sy
 8008f3c:	623b      	str	r3, [r7, #32]
}
 8008f3e:	bf00      	nop
 8008f40:	e7fe      	b.n	8008f40 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d102      	bne.n	8008f4e <xQueueGenericCreateStatic+0x7e>
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d101      	bne.n	8008f52 <xQueueGenericCreateStatic+0x82>
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e000      	b.n	8008f54 <xQueueGenericCreateStatic+0x84>
 8008f52:	2300      	movs	r3, #0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d10a      	bne.n	8008f6e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f5c:	f383 8811 	msr	BASEPRI, r3
 8008f60:	f3bf 8f6f 	isb	sy
 8008f64:	f3bf 8f4f 	dsb	sy
 8008f68:	61fb      	str	r3, [r7, #28]
}
 8008f6a:	bf00      	nop
 8008f6c:	e7fe      	b.n	8008f6c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008f6e:	2350      	movs	r3, #80	; 0x50
 8008f70:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	2b50      	cmp	r3, #80	; 0x50
 8008f76:	d00a      	beq.n	8008f8e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7c:	f383 8811 	msr	BASEPRI, r3
 8008f80:	f3bf 8f6f 	isb	sy
 8008f84:	f3bf 8f4f 	dsb	sy
 8008f88:	61bb      	str	r3, [r7, #24]
}
 8008f8a:	bf00      	nop
 8008f8c:	e7fe      	b.n	8008f8c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008f8e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00d      	beq.n	8008fb6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008fa2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fa8:	9300      	str	r3, [sp, #0]
 8008faa:	4613      	mov	r3, r2
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	68b9      	ldr	r1, [r7, #8]
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f000 f83f 	bl	8009034 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3730      	adds	r7, #48	; 0x30
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b08a      	sub	sp, #40	; 0x28
 8008fc4:	af02      	add	r7, sp, #8
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	60b9      	str	r1, [r7, #8]
 8008fca:	4613      	mov	r3, r2
 8008fcc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10a      	bne.n	8008fea <xQueueGenericCreate+0x2a>
	__asm volatile
 8008fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	613b      	str	r3, [r7, #16]
}
 8008fe6:	bf00      	nop
 8008fe8:	e7fe      	b.n	8008fe8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	fb02 f303 	mul.w	r3, r2, r3
 8008ff2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	3350      	adds	r3, #80	; 0x50
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f002 f97d 	bl	800b2f8 <pvPortMalloc>
 8008ffe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d011      	beq.n	800902a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	3350      	adds	r3, #80	; 0x50
 800900e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009018:	79fa      	ldrb	r2, [r7, #7]
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	4613      	mov	r3, r2
 8009020:	697a      	ldr	r2, [r7, #20]
 8009022:	68b9      	ldr	r1, [r7, #8]
 8009024:	68f8      	ldr	r0, [r7, #12]
 8009026:	f000 f805 	bl	8009034 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800902a:	69bb      	ldr	r3, [r7, #24]
	}
 800902c:	4618      	mov	r0, r3
 800902e:	3720      	adds	r7, #32
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
 800903a:	60f8      	str	r0, [r7, #12]
 800903c:	60b9      	str	r1, [r7, #8]
 800903e:	607a      	str	r2, [r7, #4]
 8009040:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d103      	bne.n	8009050 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	69ba      	ldr	r2, [r7, #24]
 800904c:	601a      	str	r2, [r3, #0]
 800904e:	e002      	b.n	8009056 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	68fa      	ldr	r2, [r7, #12]
 800905a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800905c:	69bb      	ldr	r3, [r7, #24]
 800905e:	68ba      	ldr	r2, [r7, #8]
 8009060:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009062:	2101      	movs	r1, #1
 8009064:	69b8      	ldr	r0, [r7, #24]
 8009066:	f7ff fecb 	bl	8008e00 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	78fa      	ldrb	r2, [r7, #3]
 800906e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009072:	bf00      	nop
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}

0800907a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800907a:	b580      	push	{r7, lr}
 800907c:	b08a      	sub	sp, #40	; 0x28
 800907e:	af02      	add	r7, sp, #8
 8009080:	60f8      	str	r0, [r7, #12]
 8009082:	60b9      	str	r1, [r7, #8]
 8009084:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d10a      	bne.n	80090a2 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800908c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009090:	f383 8811 	msr	BASEPRI, r3
 8009094:	f3bf 8f6f 	isb	sy
 8009098:	f3bf 8f4f 	dsb	sy
 800909c:	61bb      	str	r3, [r7, #24]
}
 800909e:	bf00      	nop
 80090a0:	e7fe      	b.n	80090a0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80090a2:	68ba      	ldr	r2, [r7, #8]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d90a      	bls.n	80090c0 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80090aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	617b      	str	r3, [r7, #20]
}
 80090bc:	bf00      	nop
 80090be:	e7fe      	b.n	80090be <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80090c0:	2302      	movs	r3, #2
 80090c2:	9300      	str	r3, [sp, #0]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	2100      	movs	r1, #0
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f7ff ff00 	bl	8008ed0 <xQueueGenericCreateStatic>
 80090d0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80090d2:	69fb      	ldr	r3, [r7, #28]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d002      	beq.n	80090de <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	68ba      	ldr	r2, [r7, #8]
 80090dc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80090de:	69fb      	ldr	r3, [r7, #28]
	}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3720      	adds	r7, #32
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b086      	sub	sp, #24
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d10a      	bne.n	800910e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80090f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fc:	f383 8811 	msr	BASEPRI, r3
 8009100:	f3bf 8f6f 	isb	sy
 8009104:	f3bf 8f4f 	dsb	sy
 8009108:	613b      	str	r3, [r7, #16]
}
 800910a:	bf00      	nop
 800910c:	e7fe      	b.n	800910c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800910e:	683a      	ldr	r2, [r7, #0]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	429a      	cmp	r2, r3
 8009114:	d90a      	bls.n	800912c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800911a:	f383 8811 	msr	BASEPRI, r3
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	f3bf 8f4f 	dsb	sy
 8009126:	60fb      	str	r3, [r7, #12]
}
 8009128:	bf00      	nop
 800912a:	e7fe      	b.n	800912a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800912c:	2202      	movs	r2, #2
 800912e:	2100      	movs	r1, #0
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f7ff ff45 	bl	8008fc0 <xQueueGenericCreate>
 8009136:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d002      	beq.n	8009144 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	683a      	ldr	r2, [r7, #0]
 8009142:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009144:	697b      	ldr	r3, [r7, #20]
	}
 8009146:	4618      	mov	r0, r3
 8009148:	3718      	adds	r7, #24
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
	...

08009150 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b08e      	sub	sp, #56	; 0x38
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	607a      	str	r2, [r7, #4]
 800915c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800915e:	2300      	movs	r3, #0
 8009160:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009168:	2b00      	cmp	r3, #0
 800916a:	d10a      	bne.n	8009182 <xQueueGenericSend+0x32>
	__asm volatile
 800916c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009170:	f383 8811 	msr	BASEPRI, r3
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	f3bf 8f4f 	dsb	sy
 800917c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800917e:	bf00      	nop
 8009180:	e7fe      	b.n	8009180 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d103      	bne.n	8009190 <xQueueGenericSend+0x40>
 8009188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800918a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <xQueueGenericSend+0x44>
 8009190:	2301      	movs	r3, #1
 8009192:	e000      	b.n	8009196 <xQueueGenericSend+0x46>
 8009194:	2300      	movs	r3, #0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d10a      	bne.n	80091b0 <xQueueGenericSend+0x60>
	__asm volatile
 800919a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800919e:	f383 8811 	msr	BASEPRI, r3
 80091a2:	f3bf 8f6f 	isb	sy
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80091ac:	bf00      	nop
 80091ae:	e7fe      	b.n	80091ae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	2b02      	cmp	r3, #2
 80091b4:	d103      	bne.n	80091be <xQueueGenericSend+0x6e>
 80091b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d101      	bne.n	80091c2 <xQueueGenericSend+0x72>
 80091be:	2301      	movs	r3, #1
 80091c0:	e000      	b.n	80091c4 <xQueueGenericSend+0x74>
 80091c2:	2300      	movs	r3, #0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d10a      	bne.n	80091de <xQueueGenericSend+0x8e>
	__asm volatile
 80091c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091cc:	f383 8811 	msr	BASEPRI, r3
 80091d0:	f3bf 8f6f 	isb	sy
 80091d4:	f3bf 8f4f 	dsb	sy
 80091d8:	623b      	str	r3, [r7, #32]
}
 80091da:	bf00      	nop
 80091dc:	e7fe      	b.n	80091dc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091de:	f001 fa0b 	bl	800a5f8 <xTaskGetSchedulerState>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d102      	bne.n	80091ee <xQueueGenericSend+0x9e>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d101      	bne.n	80091f2 <xQueueGenericSend+0xa2>
 80091ee:	2301      	movs	r3, #1
 80091f0:	e000      	b.n	80091f4 <xQueueGenericSend+0xa4>
 80091f2:	2300      	movs	r3, #0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d10a      	bne.n	800920e <xQueueGenericSend+0xbe>
	__asm volatile
 80091f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091fc:	f383 8811 	msr	BASEPRI, r3
 8009200:	f3bf 8f6f 	isb	sy
 8009204:	f3bf 8f4f 	dsb	sy
 8009208:	61fb      	str	r3, [r7, #28]
}
 800920a:	bf00      	nop
 800920c:	e7fe      	b.n	800920c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800920e:	f001 ff51 	bl	800b0b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009214:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800921a:	429a      	cmp	r2, r3
 800921c:	d302      	bcc.n	8009224 <xQueueGenericSend+0xd4>
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	2b02      	cmp	r3, #2
 8009222:	d129      	bne.n	8009278 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009224:	683a      	ldr	r2, [r7, #0]
 8009226:	68b9      	ldr	r1, [r7, #8]
 8009228:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800922a:	f000 fa2e 	bl	800968a <prvCopyDataToQueue>
 800922e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009234:	2b00      	cmp	r3, #0
 8009236:	d010      	beq.n	800925a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800923a:	3324      	adds	r3, #36	; 0x24
 800923c:	4618      	mov	r0, r3
 800923e:	f001 f81d 	bl	800a27c <xTaskRemoveFromEventList>
 8009242:	4603      	mov	r3, r0
 8009244:	2b00      	cmp	r3, #0
 8009246:	d013      	beq.n	8009270 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009248:	4b3f      	ldr	r3, [pc, #252]	; (8009348 <xQueueGenericSend+0x1f8>)
 800924a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800924e:	601a      	str	r2, [r3, #0]
 8009250:	f3bf 8f4f 	dsb	sy
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	e00a      	b.n	8009270 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800925a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800925c:	2b00      	cmp	r3, #0
 800925e:	d007      	beq.n	8009270 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009260:	4b39      	ldr	r3, [pc, #228]	; (8009348 <xQueueGenericSend+0x1f8>)
 8009262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009266:	601a      	str	r2, [r3, #0]
 8009268:	f3bf 8f4f 	dsb	sy
 800926c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009270:	f001 ff50 	bl	800b114 <vPortExitCritical>
				return pdPASS;
 8009274:	2301      	movs	r3, #1
 8009276:	e063      	b.n	8009340 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d103      	bne.n	8009286 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800927e:	f001 ff49 	bl	800b114 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009282:	2300      	movs	r3, #0
 8009284:	e05c      	b.n	8009340 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009288:	2b00      	cmp	r3, #0
 800928a:	d106      	bne.n	800929a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800928c:	f107 0314 	add.w	r3, r7, #20
 8009290:	4618      	mov	r0, r3
 8009292:	f001 f857 	bl	800a344 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009296:	2301      	movs	r3, #1
 8009298:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800929a:	f001 ff3b 	bl	800b114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800929e:	f000 fdc9 	bl	8009e34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80092a2:	f001 ff07 	bl	800b0b4 <vPortEnterCritical>
 80092a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80092ac:	b25b      	sxtb	r3, r3
 80092ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092b2:	d103      	bne.n	80092bc <xQueueGenericSend+0x16c>
 80092b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b6:	2200      	movs	r2, #0
 80092b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80092c2:	b25b      	sxtb	r3, r3
 80092c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092c8:	d103      	bne.n	80092d2 <xQueueGenericSend+0x182>
 80092ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80092d2:	f001 ff1f 	bl	800b114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092d6:	1d3a      	adds	r2, r7, #4
 80092d8:	f107 0314 	add.w	r3, r7, #20
 80092dc:	4611      	mov	r1, r2
 80092de:	4618      	mov	r0, r3
 80092e0:	f001 f846 	bl	800a370 <xTaskCheckForTimeOut>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d124      	bne.n	8009334 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80092ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80092ec:	f000 fac5 	bl	800987a <prvIsQueueFull>
 80092f0:	4603      	mov	r3, r0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d018      	beq.n	8009328 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80092f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f8:	3310      	adds	r3, #16
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	4611      	mov	r1, r2
 80092fe:	4618      	mov	r0, r3
 8009300:	f000 ff6c 	bl	800a1dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009304:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009306:	f000 fa50 	bl	80097aa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800930a:	f000 fda1 	bl	8009e50 <xTaskResumeAll>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	f47f af7c 	bne.w	800920e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009316:	4b0c      	ldr	r3, [pc, #48]	; (8009348 <xQueueGenericSend+0x1f8>)
 8009318:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	f3bf 8f4f 	dsb	sy
 8009322:	f3bf 8f6f 	isb	sy
 8009326:	e772      	b.n	800920e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009328:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800932a:	f000 fa3e 	bl	80097aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800932e:	f000 fd8f 	bl	8009e50 <xTaskResumeAll>
 8009332:	e76c      	b.n	800920e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009334:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009336:	f000 fa38 	bl	80097aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800933a:	f000 fd89 	bl	8009e50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800933e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009340:	4618      	mov	r0, r3
 8009342:	3738      	adds	r7, #56	; 0x38
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	e000ed04 	.word	0xe000ed04

0800934c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b090      	sub	sp, #64	; 0x40
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
 8009358:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800935e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10a      	bne.n	800937a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009368:	f383 8811 	msr	BASEPRI, r3
 800936c:	f3bf 8f6f 	isb	sy
 8009370:	f3bf 8f4f 	dsb	sy
 8009374:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009376:	bf00      	nop
 8009378:	e7fe      	b.n	8009378 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d103      	bne.n	8009388 <xQueueGenericSendFromISR+0x3c>
 8009380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009384:	2b00      	cmp	r3, #0
 8009386:	d101      	bne.n	800938c <xQueueGenericSendFromISR+0x40>
 8009388:	2301      	movs	r3, #1
 800938a:	e000      	b.n	800938e <xQueueGenericSendFromISR+0x42>
 800938c:	2300      	movs	r3, #0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d10a      	bne.n	80093a8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009396:	f383 8811 	msr	BASEPRI, r3
 800939a:	f3bf 8f6f 	isb	sy
 800939e:	f3bf 8f4f 	dsb	sy
 80093a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80093a4:	bf00      	nop
 80093a6:	e7fe      	b.n	80093a6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	2b02      	cmp	r3, #2
 80093ac:	d103      	bne.n	80093b6 <xQueueGenericSendFromISR+0x6a>
 80093ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	d101      	bne.n	80093ba <xQueueGenericSendFromISR+0x6e>
 80093b6:	2301      	movs	r3, #1
 80093b8:	e000      	b.n	80093bc <xQueueGenericSendFromISR+0x70>
 80093ba:	2300      	movs	r3, #0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10a      	bne.n	80093d6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80093c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c4:	f383 8811 	msr	BASEPRI, r3
 80093c8:	f3bf 8f6f 	isb	sy
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	623b      	str	r3, [r7, #32]
}
 80093d2:	bf00      	nop
 80093d4:	e7fe      	b.n	80093d4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80093d6:	f001 ff4f 	bl	800b278 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80093da:	f3ef 8211 	mrs	r2, BASEPRI
 80093de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e2:	f383 8811 	msr	BASEPRI, r3
 80093e6:	f3bf 8f6f 	isb	sy
 80093ea:	f3bf 8f4f 	dsb	sy
 80093ee:	61fa      	str	r2, [r7, #28]
 80093f0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80093f2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80093f4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093fe:	429a      	cmp	r2, r3
 8009400:	d302      	bcc.n	8009408 <xQueueGenericSendFromISR+0xbc>
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	2b02      	cmp	r3, #2
 8009406:	d12f      	bne.n	8009468 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800940a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800940e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009416:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009418:	683a      	ldr	r2, [r7, #0]
 800941a:	68b9      	ldr	r1, [r7, #8]
 800941c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800941e:	f000 f934 	bl	800968a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009422:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009426:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800942a:	d112      	bne.n	8009452 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800942c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800942e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009430:	2b00      	cmp	r3, #0
 8009432:	d016      	beq.n	8009462 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009436:	3324      	adds	r3, #36	; 0x24
 8009438:	4618      	mov	r0, r3
 800943a:	f000 ff1f 	bl	800a27c <xTaskRemoveFromEventList>
 800943e:	4603      	mov	r3, r0
 8009440:	2b00      	cmp	r3, #0
 8009442:	d00e      	beq.n	8009462 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00b      	beq.n	8009462 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2201      	movs	r2, #1
 800944e:	601a      	str	r2, [r3, #0]
 8009450:	e007      	b.n	8009462 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009452:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009456:	3301      	adds	r3, #1
 8009458:	b2db      	uxtb	r3, r3
 800945a:	b25a      	sxtb	r2, r3
 800945c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800945e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009462:	2301      	movs	r3, #1
 8009464:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009466:	e001      	b.n	800946c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009468:	2300      	movs	r3, #0
 800946a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800946c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800946e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009476:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800947a:	4618      	mov	r0, r3
 800947c:	3740      	adds	r7, #64	; 0x40
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b08c      	sub	sp, #48	; 0x30
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009490:	2300      	movs	r3, #0
 8009492:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800949a:	2b00      	cmp	r3, #0
 800949c:	d10a      	bne.n	80094b4 <xQueueReceive+0x30>
	__asm volatile
 800949e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a2:	f383 8811 	msr	BASEPRI, r3
 80094a6:	f3bf 8f6f 	isb	sy
 80094aa:	f3bf 8f4f 	dsb	sy
 80094ae:	623b      	str	r3, [r7, #32]
}
 80094b0:	bf00      	nop
 80094b2:	e7fe      	b.n	80094b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d103      	bne.n	80094c2 <xQueueReceive+0x3e>
 80094ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <xQueueReceive+0x42>
 80094c2:	2301      	movs	r3, #1
 80094c4:	e000      	b.n	80094c8 <xQueueReceive+0x44>
 80094c6:	2300      	movs	r3, #0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d10a      	bne.n	80094e2 <xQueueReceive+0x5e>
	__asm volatile
 80094cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094d0:	f383 8811 	msr	BASEPRI, r3
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	f3bf 8f4f 	dsb	sy
 80094dc:	61fb      	str	r3, [r7, #28]
}
 80094de:	bf00      	nop
 80094e0:	e7fe      	b.n	80094e0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80094e2:	f001 f889 	bl	800a5f8 <xTaskGetSchedulerState>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d102      	bne.n	80094f2 <xQueueReceive+0x6e>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d101      	bne.n	80094f6 <xQueueReceive+0x72>
 80094f2:	2301      	movs	r3, #1
 80094f4:	e000      	b.n	80094f8 <xQueueReceive+0x74>
 80094f6:	2300      	movs	r3, #0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10a      	bne.n	8009512 <xQueueReceive+0x8e>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	61bb      	str	r3, [r7, #24]
}
 800950e:	bf00      	nop
 8009510:	e7fe      	b.n	8009510 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009512:	f001 fdcf 	bl	800b0b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800951a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800951c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951e:	2b00      	cmp	r3, #0
 8009520:	d01f      	beq.n	8009562 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009522:	68b9      	ldr	r1, [r7, #8]
 8009524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009526:	f000 f91a 	bl	800975e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800952a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800952c:	1e5a      	subs	r2, r3, #1
 800952e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009530:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00f      	beq.n	800955a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800953a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800953c:	3310      	adds	r3, #16
 800953e:	4618      	mov	r0, r3
 8009540:	f000 fe9c 	bl	800a27c <xTaskRemoveFromEventList>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d007      	beq.n	800955a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800954a:	4b3d      	ldr	r3, [pc, #244]	; (8009640 <xQueueReceive+0x1bc>)
 800954c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009550:	601a      	str	r2, [r3, #0]
 8009552:	f3bf 8f4f 	dsb	sy
 8009556:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800955a:	f001 fddb 	bl	800b114 <vPortExitCritical>
				return pdPASS;
 800955e:	2301      	movs	r3, #1
 8009560:	e069      	b.n	8009636 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d103      	bne.n	8009570 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009568:	f001 fdd4 	bl	800b114 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800956c:	2300      	movs	r3, #0
 800956e:	e062      	b.n	8009636 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009572:	2b00      	cmp	r3, #0
 8009574:	d106      	bne.n	8009584 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009576:	f107 0310 	add.w	r3, r7, #16
 800957a:	4618      	mov	r0, r3
 800957c:	f000 fee2 	bl	800a344 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009580:	2301      	movs	r3, #1
 8009582:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009584:	f001 fdc6 	bl	800b114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009588:	f000 fc54 	bl	8009e34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800958c:	f001 fd92 	bl	800b0b4 <vPortEnterCritical>
 8009590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009592:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009596:	b25b      	sxtb	r3, r3
 8009598:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800959c:	d103      	bne.n	80095a6 <xQueueReceive+0x122>
 800959e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a0:	2200      	movs	r2, #0
 80095a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095ac:	b25b      	sxtb	r3, r3
 80095ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095b2:	d103      	bne.n	80095bc <xQueueReceive+0x138>
 80095b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095b6:	2200      	movs	r2, #0
 80095b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80095bc:	f001 fdaa 	bl	800b114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80095c0:	1d3a      	adds	r2, r7, #4
 80095c2:	f107 0310 	add.w	r3, r7, #16
 80095c6:	4611      	mov	r1, r2
 80095c8:	4618      	mov	r0, r3
 80095ca:	f000 fed1 	bl	800a370 <xTaskCheckForTimeOut>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d123      	bne.n	800961c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095d6:	f000 f93a 	bl	800984e <prvIsQueueEmpty>
 80095da:	4603      	mov	r3, r0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d017      	beq.n	8009610 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80095e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e2:	3324      	adds	r3, #36	; 0x24
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	4611      	mov	r1, r2
 80095e8:	4618      	mov	r0, r3
 80095ea:	f000 fdf7 	bl	800a1dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80095ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095f0:	f000 f8db 	bl	80097aa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80095f4:	f000 fc2c 	bl	8009e50 <xTaskResumeAll>
 80095f8:	4603      	mov	r3, r0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d189      	bne.n	8009512 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80095fe:	4b10      	ldr	r3, [pc, #64]	; (8009640 <xQueueReceive+0x1bc>)
 8009600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009604:	601a      	str	r2, [r3, #0]
 8009606:	f3bf 8f4f 	dsb	sy
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	e780      	b.n	8009512 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009610:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009612:	f000 f8ca 	bl	80097aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009616:	f000 fc1b 	bl	8009e50 <xTaskResumeAll>
 800961a:	e77a      	b.n	8009512 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800961c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800961e:	f000 f8c4 	bl	80097aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009622:	f000 fc15 	bl	8009e50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009626:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009628:	f000 f911 	bl	800984e <prvIsQueueEmpty>
 800962c:	4603      	mov	r3, r0
 800962e:	2b00      	cmp	r3, #0
 8009630:	f43f af6f 	beq.w	8009512 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009634:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009636:	4618      	mov	r0, r3
 8009638:	3730      	adds	r7, #48	; 0x30
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
 800963e:	bf00      	nop
 8009640:	e000ed04 	.word	0xe000ed04

08009644 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d10a      	bne.n	800966c <vQueueDelete+0x28>
	__asm volatile
 8009656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965a:	f383 8811 	msr	BASEPRI, r3
 800965e:	f3bf 8f6f 	isb	sy
 8009662:	f3bf 8f4f 	dsb	sy
 8009666:	60bb      	str	r3, [r7, #8]
}
 8009668:	bf00      	nop
 800966a:	e7fe      	b.n	800966a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800966c:	68f8      	ldr	r0, [r7, #12]
 800966e:	f000 f947 	bl	8009900 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009678:	2b00      	cmp	r3, #0
 800967a:	d102      	bne.n	8009682 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800967c:	68f8      	ldr	r0, [r7, #12]
 800967e:	f001 ff07 	bl	800b490 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009682:	bf00      	nop
 8009684:	3710      	adds	r7, #16
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b086      	sub	sp, #24
 800968e:	af00      	add	r7, sp, #0
 8009690:	60f8      	str	r0, [r7, #12]
 8009692:	60b9      	str	r1, [r7, #8]
 8009694:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009696:	2300      	movs	r3, #0
 8009698:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800969e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d10d      	bne.n	80096c4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d14d      	bne.n	800974c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	4618      	mov	r0, r3
 80096b6:	f000 ffbd 	bl	800a634 <xTaskPriorityDisinherit>
 80096ba:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2200      	movs	r2, #0
 80096c0:	609a      	str	r2, [r3, #8]
 80096c2:	e043      	b.n	800974c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d119      	bne.n	80096fe <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6858      	ldr	r0, [r3, #4]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096d2:	461a      	mov	r2, r3
 80096d4:	68b9      	ldr	r1, [r7, #8]
 80096d6:	f002 fd7a 	bl	800c1ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	685a      	ldr	r2, [r3, #4]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096e2:	441a      	add	r2, r3
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	685a      	ldr	r2, [r3, #4]
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d32b      	bcc.n	800974c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	605a      	str	r2, [r3, #4]
 80096fc:	e026      	b.n	800974c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	68d8      	ldr	r0, [r3, #12]
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009706:	461a      	mov	r2, r3
 8009708:	68b9      	ldr	r1, [r7, #8]
 800970a:	f002 fd60 	bl	800c1ce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	68da      	ldr	r2, [r3, #12]
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009716:	425b      	negs	r3, r3
 8009718:	441a      	add	r2, r3
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	68da      	ldr	r2, [r3, #12]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	429a      	cmp	r2, r3
 8009728:	d207      	bcs.n	800973a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	689a      	ldr	r2, [r3, #8]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009732:	425b      	negs	r3, r3
 8009734:	441a      	add	r2, r3
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2b02      	cmp	r3, #2
 800973e:	d105      	bne.n	800974c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d002      	beq.n	800974c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	3b01      	subs	r3, #1
 800974a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	1c5a      	adds	r2, r3, #1
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009754:	697b      	ldr	r3, [r7, #20]
}
 8009756:	4618      	mov	r0, r3
 8009758:	3718      	adds	r7, #24
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}

0800975e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800975e:	b580      	push	{r7, lr}
 8009760:	b082      	sub	sp, #8
 8009762:	af00      	add	r7, sp, #0
 8009764:	6078      	str	r0, [r7, #4]
 8009766:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800976c:	2b00      	cmp	r3, #0
 800976e:	d018      	beq.n	80097a2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	68da      	ldr	r2, [r3, #12]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009778:	441a      	add	r2, r3
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	68da      	ldr	r2, [r3, #12]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	429a      	cmp	r2, r3
 8009788:	d303      	bcc.n	8009792 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681a      	ldr	r2, [r3, #0]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	68d9      	ldr	r1, [r3, #12]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800979a:	461a      	mov	r2, r3
 800979c:	6838      	ldr	r0, [r7, #0]
 800979e:	f002 fd16 	bl	800c1ce <memcpy>
	}
}
 80097a2:	bf00      	nop
 80097a4:	3708      	adds	r7, #8
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}

080097aa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80097b2:	f001 fc7f 	bl	800b0b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097bc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097be:	e011      	b.n	80097e4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d012      	beq.n	80097ee <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	3324      	adds	r3, #36	; 0x24
 80097cc:	4618      	mov	r0, r3
 80097ce:	f000 fd55 	bl	800a27c <xTaskRemoveFromEventList>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d001      	beq.n	80097dc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80097d8:	f000 fe2c 	bl	800a434 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80097dc:	7bfb      	ldrb	r3, [r7, #15]
 80097de:	3b01      	subs	r3, #1
 80097e0:	b2db      	uxtb	r3, r3
 80097e2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	dce9      	bgt.n	80097c0 <prvUnlockQueue+0x16>
 80097ec:	e000      	b.n	80097f0 <prvUnlockQueue+0x46>
					break;
 80097ee:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	22ff      	movs	r2, #255	; 0xff
 80097f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80097f8:	f001 fc8c 	bl	800b114 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80097fc:	f001 fc5a 	bl	800b0b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009806:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009808:	e011      	b.n	800982e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	691b      	ldr	r3, [r3, #16]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d012      	beq.n	8009838 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	3310      	adds	r3, #16
 8009816:	4618      	mov	r0, r3
 8009818:	f000 fd30 	bl	800a27c <xTaskRemoveFromEventList>
 800981c:	4603      	mov	r3, r0
 800981e:	2b00      	cmp	r3, #0
 8009820:	d001      	beq.n	8009826 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009822:	f000 fe07 	bl	800a434 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009826:	7bbb      	ldrb	r3, [r7, #14]
 8009828:	3b01      	subs	r3, #1
 800982a:	b2db      	uxtb	r3, r3
 800982c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800982e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009832:	2b00      	cmp	r3, #0
 8009834:	dce9      	bgt.n	800980a <prvUnlockQueue+0x60>
 8009836:	e000      	b.n	800983a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009838:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	22ff      	movs	r2, #255	; 0xff
 800983e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009842:	f001 fc67 	bl	800b114 <vPortExitCritical>
}
 8009846:	bf00      	nop
 8009848:	3710      	adds	r7, #16
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b084      	sub	sp, #16
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009856:	f001 fc2d 	bl	800b0b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800985e:	2b00      	cmp	r3, #0
 8009860:	d102      	bne.n	8009868 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009862:	2301      	movs	r3, #1
 8009864:	60fb      	str	r3, [r7, #12]
 8009866:	e001      	b.n	800986c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009868:	2300      	movs	r3, #0
 800986a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800986c:	f001 fc52 	bl	800b114 <vPortExitCritical>

	return xReturn;
 8009870:	68fb      	ldr	r3, [r7, #12]
}
 8009872:	4618      	mov	r0, r3
 8009874:	3710      	adds	r7, #16
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800987a:	b580      	push	{r7, lr}
 800987c:	b084      	sub	sp, #16
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009882:	f001 fc17 	bl	800b0b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800988e:	429a      	cmp	r2, r3
 8009890:	d102      	bne.n	8009898 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009892:	2301      	movs	r3, #1
 8009894:	60fb      	str	r3, [r7, #12]
 8009896:	e001      	b.n	800989c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009898:	2300      	movs	r3, #0
 800989a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800989c:	f001 fc3a 	bl	800b114 <vPortExitCritical>

	return xReturn;
 80098a0:	68fb      	ldr	r3, [r7, #12]
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3710      	adds	r7, #16
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
	...

080098ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80098ac:	b480      	push	{r7}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098b6:	2300      	movs	r3, #0
 80098b8:	60fb      	str	r3, [r7, #12]
 80098ba:	e014      	b.n	80098e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80098bc:	4a0f      	ldr	r2, [pc, #60]	; (80098fc <vQueueAddToRegistry+0x50>)
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d10b      	bne.n	80098e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80098c8:	490c      	ldr	r1, [pc, #48]	; (80098fc <vQueueAddToRegistry+0x50>)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	683a      	ldr	r2, [r7, #0]
 80098ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80098d2:	4a0a      	ldr	r2, [pc, #40]	; (80098fc <vQueueAddToRegistry+0x50>)
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	00db      	lsls	r3, r3, #3
 80098d8:	4413      	add	r3, r2
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80098de:	e006      	b.n	80098ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	3301      	adds	r3, #1
 80098e4:	60fb      	str	r3, [r7, #12]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2b07      	cmp	r3, #7
 80098ea:	d9e7      	bls.n	80098bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80098ec:	bf00      	nop
 80098ee:	bf00      	nop
 80098f0:	3714      	adds	r7, #20
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	20001010 	.word	0x20001010

08009900 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009900:	b480      	push	{r7}
 8009902:	b085      	sub	sp, #20
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009908:	2300      	movs	r3, #0
 800990a:	60fb      	str	r3, [r7, #12]
 800990c:	e016      	b.n	800993c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800990e:	4a10      	ldr	r2, [pc, #64]	; (8009950 <vQueueUnregisterQueue+0x50>)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	00db      	lsls	r3, r3, #3
 8009914:	4413      	add	r3, r2
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	429a      	cmp	r2, r3
 800991c:	d10b      	bne.n	8009936 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800991e:	4a0c      	ldr	r2, [pc, #48]	; (8009950 <vQueueUnregisterQueue+0x50>)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2100      	movs	r1, #0
 8009924:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009928:	4a09      	ldr	r2, [pc, #36]	; (8009950 <vQueueUnregisterQueue+0x50>)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	00db      	lsls	r3, r3, #3
 800992e:	4413      	add	r3, r2
 8009930:	2200      	movs	r2, #0
 8009932:	605a      	str	r2, [r3, #4]
				break;
 8009934:	e006      	b.n	8009944 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	3301      	adds	r3, #1
 800993a:	60fb      	str	r3, [r7, #12]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2b07      	cmp	r3, #7
 8009940:	d9e5      	bls.n	800990e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009942:	bf00      	nop
 8009944:	bf00      	nop
 8009946:	3714      	adds	r7, #20
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr
 8009950:	20001010 	.word	0x20001010

08009954 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009954:	b580      	push	{r7, lr}
 8009956:	b086      	sub	sp, #24
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009964:	f001 fba6 	bl	800b0b4 <vPortEnterCritical>
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800996e:	b25b      	sxtb	r3, r3
 8009970:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009974:	d103      	bne.n	800997e <vQueueWaitForMessageRestricted+0x2a>
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	2200      	movs	r2, #0
 800997a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009984:	b25b      	sxtb	r3, r3
 8009986:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800998a:	d103      	bne.n	8009994 <vQueueWaitForMessageRestricted+0x40>
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	2200      	movs	r2, #0
 8009990:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009994:	f001 fbbe 	bl	800b114 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800999c:	2b00      	cmp	r3, #0
 800999e:	d106      	bne.n	80099ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	3324      	adds	r3, #36	; 0x24
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	68b9      	ldr	r1, [r7, #8]
 80099a8:	4618      	mov	r0, r3
 80099aa:	f000 fc3b 	bl	800a224 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80099ae:	6978      	ldr	r0, [r7, #20]
 80099b0:	f7ff fefb 	bl	80097aa <prvUnlockQueue>
	}
 80099b4:	bf00      	nop
 80099b6:	3718      	adds	r7, #24
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b08e      	sub	sp, #56	; 0x38
 80099c0:	af04      	add	r7, sp, #16
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	60b9      	str	r1, [r7, #8]
 80099c6:	607a      	str	r2, [r7, #4]
 80099c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80099ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d10a      	bne.n	80099e6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80099d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d4:	f383 8811 	msr	BASEPRI, r3
 80099d8:	f3bf 8f6f 	isb	sy
 80099dc:	f3bf 8f4f 	dsb	sy
 80099e0:	623b      	str	r3, [r7, #32]
}
 80099e2:	bf00      	nop
 80099e4:	e7fe      	b.n	80099e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80099e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d10a      	bne.n	8009a02 <xTaskCreateStatic+0x46>
	__asm volatile
 80099ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f0:	f383 8811 	msr	BASEPRI, r3
 80099f4:	f3bf 8f6f 	isb	sy
 80099f8:	f3bf 8f4f 	dsb	sy
 80099fc:	61fb      	str	r3, [r7, #28]
}
 80099fe:	bf00      	nop
 8009a00:	e7fe      	b.n	8009a00 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a02:	235c      	movs	r3, #92	; 0x5c
 8009a04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	2b5c      	cmp	r3, #92	; 0x5c
 8009a0a:	d00a      	beq.n	8009a22 <xTaskCreateStatic+0x66>
	__asm volatile
 8009a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a10:	f383 8811 	msr	BASEPRI, r3
 8009a14:	f3bf 8f6f 	isb	sy
 8009a18:	f3bf 8f4f 	dsb	sy
 8009a1c:	61bb      	str	r3, [r7, #24]
}
 8009a1e:	bf00      	nop
 8009a20:	e7fe      	b.n	8009a20 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009a22:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d01e      	beq.n	8009a68 <xTaskCreateStatic+0xac>
 8009a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d01b      	beq.n	8009a68 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a32:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a38:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a3c:	2202      	movs	r2, #2
 8009a3e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009a42:	2300      	movs	r3, #0
 8009a44:	9303      	str	r3, [sp, #12]
 8009a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a48:	9302      	str	r3, [sp, #8]
 8009a4a:	f107 0314 	add.w	r3, r7, #20
 8009a4e:	9301      	str	r3, [sp, #4]
 8009a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a52:	9300      	str	r3, [sp, #0]
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	687a      	ldr	r2, [r7, #4]
 8009a58:	68b9      	ldr	r1, [r7, #8]
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f000 f850 	bl	8009b00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a62:	f000 f8dd 	bl	8009c20 <prvAddNewTaskToReadyList>
 8009a66:	e001      	b.n	8009a6c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009a6c:	697b      	ldr	r3, [r7, #20]
	}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3728      	adds	r7, #40	; 0x28
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b08c      	sub	sp, #48	; 0x30
 8009a7a:	af04      	add	r7, sp, #16
 8009a7c:	60f8      	str	r0, [r7, #12]
 8009a7e:	60b9      	str	r1, [r7, #8]
 8009a80:	603b      	str	r3, [r7, #0]
 8009a82:	4613      	mov	r3, r2
 8009a84:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009a86:	88fb      	ldrh	r3, [r7, #6]
 8009a88:	009b      	lsls	r3, r3, #2
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f001 fc34 	bl	800b2f8 <pvPortMalloc>
 8009a90:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d00e      	beq.n	8009ab6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a98:	205c      	movs	r0, #92	; 0x5c
 8009a9a:	f001 fc2d 	bl	800b2f8 <pvPortMalloc>
 8009a9e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d003      	beq.n	8009aae <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009aa6:	69fb      	ldr	r3, [r7, #28]
 8009aa8:	697a      	ldr	r2, [r7, #20]
 8009aaa:	631a      	str	r2, [r3, #48]	; 0x30
 8009aac:	e005      	b.n	8009aba <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009aae:	6978      	ldr	r0, [r7, #20]
 8009ab0:	f001 fcee 	bl	800b490 <vPortFree>
 8009ab4:	e001      	b.n	8009aba <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d017      	beq.n	8009af0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009ac8:	88fa      	ldrh	r2, [r7, #6]
 8009aca:	2300      	movs	r3, #0
 8009acc:	9303      	str	r3, [sp, #12]
 8009ace:	69fb      	ldr	r3, [r7, #28]
 8009ad0:	9302      	str	r3, [sp, #8]
 8009ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ad4:	9301      	str	r3, [sp, #4]
 8009ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad8:	9300      	str	r3, [sp, #0]
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	68b9      	ldr	r1, [r7, #8]
 8009ade:	68f8      	ldr	r0, [r7, #12]
 8009ae0:	f000 f80e 	bl	8009b00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009ae4:	69f8      	ldr	r0, [r7, #28]
 8009ae6:	f000 f89b 	bl	8009c20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009aea:	2301      	movs	r3, #1
 8009aec:	61bb      	str	r3, [r7, #24]
 8009aee:	e002      	b.n	8009af6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009af0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009af4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009af6:	69bb      	ldr	r3, [r7, #24]
	}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3720      	adds	r7, #32
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b088      	sub	sp, #32
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	60f8      	str	r0, [r7, #12]
 8009b08:	60b9      	str	r1, [r7, #8]
 8009b0a:	607a      	str	r2, [r7, #4]
 8009b0c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b10:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	009b      	lsls	r3, r3, #2
 8009b16:	461a      	mov	r2, r3
 8009b18:	21a5      	movs	r1, #165	; 0xa5
 8009b1a:	f002 fb1f 	bl	800c15c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	4413      	add	r3, r2
 8009b2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	f023 0307 	bic.w	r3, r3, #7
 8009b36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	f003 0307 	and.w	r3, r3, #7
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00a      	beq.n	8009b58 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b46:	f383 8811 	msr	BASEPRI, r3
 8009b4a:	f3bf 8f6f 	isb	sy
 8009b4e:	f3bf 8f4f 	dsb	sy
 8009b52:	617b      	str	r3, [r7, #20]
}
 8009b54:	bf00      	nop
 8009b56:	e7fe      	b.n	8009b56 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d01f      	beq.n	8009b9e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b5e:	2300      	movs	r3, #0
 8009b60:	61fb      	str	r3, [r7, #28]
 8009b62:	e012      	b.n	8009b8a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b64:	68ba      	ldr	r2, [r7, #8]
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	4413      	add	r3, r2
 8009b6a:	7819      	ldrb	r1, [r3, #0]
 8009b6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	4413      	add	r3, r2
 8009b72:	3334      	adds	r3, #52	; 0x34
 8009b74:	460a      	mov	r2, r1
 8009b76:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d006      	beq.n	8009b92 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b84:	69fb      	ldr	r3, [r7, #28]
 8009b86:	3301      	adds	r3, #1
 8009b88:	61fb      	str	r3, [r7, #28]
 8009b8a:	69fb      	ldr	r3, [r7, #28]
 8009b8c:	2b0f      	cmp	r3, #15
 8009b8e:	d9e9      	bls.n	8009b64 <prvInitialiseNewTask+0x64>
 8009b90:	e000      	b.n	8009b94 <prvInitialiseNewTask+0x94>
			{
				break;
 8009b92:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b96:	2200      	movs	r2, #0
 8009b98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009b9c:	e003      	b.n	8009ba6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba8:	2b37      	cmp	r3, #55	; 0x37
 8009baa:	d901      	bls.n	8009bb0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009bac:	2337      	movs	r3, #55	; 0x37
 8009bae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bb4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bba:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc4:	3304      	adds	r3, #4
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7ff f886 	bl	8008cd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bce:	3318      	adds	r3, #24
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7ff f881 	bl	8008cd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bda:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bde:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bee:	2200      	movs	r2, #0
 8009bf0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009bfa:	683a      	ldr	r2, [r7, #0]
 8009bfc:	68f9      	ldr	r1, [r7, #12]
 8009bfe:	69b8      	ldr	r0, [r7, #24]
 8009c00:	f001 f928 	bl	800ae54 <pxPortInitialiseStack>
 8009c04:	4602      	mov	r2, r0
 8009c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c08:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d002      	beq.n	8009c16 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c16:	bf00      	nop
 8009c18:	3720      	adds	r7, #32
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
	...

08009c20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009c28:	f001 fa44 	bl	800b0b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009c2c:	4b2d      	ldr	r3, [pc, #180]	; (8009ce4 <prvAddNewTaskToReadyList+0xc4>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	3301      	adds	r3, #1
 8009c32:	4a2c      	ldr	r2, [pc, #176]	; (8009ce4 <prvAddNewTaskToReadyList+0xc4>)
 8009c34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009c36:	4b2c      	ldr	r3, [pc, #176]	; (8009ce8 <prvAddNewTaskToReadyList+0xc8>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d109      	bne.n	8009c52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009c3e:	4a2a      	ldr	r2, [pc, #168]	; (8009ce8 <prvAddNewTaskToReadyList+0xc8>)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c44:	4b27      	ldr	r3, [pc, #156]	; (8009ce4 <prvAddNewTaskToReadyList+0xc4>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d110      	bne.n	8009c6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009c4c:	f000 fc16 	bl	800a47c <prvInitialiseTaskLists>
 8009c50:	e00d      	b.n	8009c6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009c52:	4b26      	ldr	r3, [pc, #152]	; (8009cec <prvAddNewTaskToReadyList+0xcc>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d109      	bne.n	8009c6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c5a:	4b23      	ldr	r3, [pc, #140]	; (8009ce8 <prvAddNewTaskToReadyList+0xc8>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d802      	bhi.n	8009c6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009c68:	4a1f      	ldr	r2, [pc, #124]	; (8009ce8 <prvAddNewTaskToReadyList+0xc8>)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009c6e:	4b20      	ldr	r3, [pc, #128]	; (8009cf0 <prvAddNewTaskToReadyList+0xd0>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	3301      	adds	r3, #1
 8009c74:	4a1e      	ldr	r2, [pc, #120]	; (8009cf0 <prvAddNewTaskToReadyList+0xd0>)
 8009c76:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009c78:	4b1d      	ldr	r3, [pc, #116]	; (8009cf0 <prvAddNewTaskToReadyList+0xd0>)
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c84:	4b1b      	ldr	r3, [pc, #108]	; (8009cf4 <prvAddNewTaskToReadyList+0xd4>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d903      	bls.n	8009c94 <prvAddNewTaskToReadyList+0x74>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c90:	4a18      	ldr	r2, [pc, #96]	; (8009cf4 <prvAddNewTaskToReadyList+0xd4>)
 8009c92:	6013      	str	r3, [r2, #0]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c98:	4613      	mov	r3, r2
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	4413      	add	r3, r2
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	4a15      	ldr	r2, [pc, #84]	; (8009cf8 <prvAddNewTaskToReadyList+0xd8>)
 8009ca2:	441a      	add	r2, r3
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	4619      	mov	r1, r3
 8009caa:	4610      	mov	r0, r2
 8009cac:	f7ff f821 	bl	8008cf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009cb0:	f001 fa30 	bl	800b114 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009cb4:	4b0d      	ldr	r3, [pc, #52]	; (8009cec <prvAddNewTaskToReadyList+0xcc>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d00e      	beq.n	8009cda <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009cbc:	4b0a      	ldr	r3, [pc, #40]	; (8009ce8 <prvAddNewTaskToReadyList+0xc8>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d207      	bcs.n	8009cda <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009cca:	4b0c      	ldr	r3, [pc, #48]	; (8009cfc <prvAddNewTaskToReadyList+0xdc>)
 8009ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cd0:	601a      	str	r2, [r3, #0]
 8009cd2:	f3bf 8f4f 	dsb	sy
 8009cd6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cda:	bf00      	nop
 8009cdc:	3708      	adds	r7, #8
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}
 8009ce2:	bf00      	nop
 8009ce4:	20001524 	.word	0x20001524
 8009ce8:	20001050 	.word	0x20001050
 8009cec:	20001530 	.word	0x20001530
 8009cf0:	20001540 	.word	0x20001540
 8009cf4:	2000152c 	.word	0x2000152c
 8009cf8:	20001054 	.word	0x20001054
 8009cfc:	e000ed04 	.word	0xe000ed04

08009d00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b084      	sub	sp, #16
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d017      	beq.n	8009d42 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009d12:	4b13      	ldr	r3, [pc, #76]	; (8009d60 <vTaskDelay+0x60>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d00a      	beq.n	8009d30 <vTaskDelay+0x30>
	__asm volatile
 8009d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d1e:	f383 8811 	msr	BASEPRI, r3
 8009d22:	f3bf 8f6f 	isb	sy
 8009d26:	f3bf 8f4f 	dsb	sy
 8009d2a:	60bb      	str	r3, [r7, #8]
}
 8009d2c:	bf00      	nop
 8009d2e:	e7fe      	b.n	8009d2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009d30:	f000 f880 	bl	8009e34 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009d34:	2100      	movs	r1, #0
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 fcea 	bl	800a710 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009d3c:	f000 f888 	bl	8009e50 <xTaskResumeAll>
 8009d40:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d107      	bne.n	8009d58 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009d48:	4b06      	ldr	r3, [pc, #24]	; (8009d64 <vTaskDelay+0x64>)
 8009d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d4e:	601a      	str	r2, [r3, #0]
 8009d50:	f3bf 8f4f 	dsb	sy
 8009d54:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009d58:	bf00      	nop
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}
 8009d60:	2000154c 	.word	0x2000154c
 8009d64:	e000ed04 	.word	0xe000ed04

08009d68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b08a      	sub	sp, #40	; 0x28
 8009d6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009d72:	2300      	movs	r3, #0
 8009d74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009d76:	463a      	mov	r2, r7
 8009d78:	1d39      	adds	r1, r7, #4
 8009d7a:	f107 0308 	add.w	r3, r7, #8
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7fe ff56 	bl	8008c30 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009d84:	6839      	ldr	r1, [r7, #0]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	68ba      	ldr	r2, [r7, #8]
 8009d8a:	9202      	str	r2, [sp, #8]
 8009d8c:	9301      	str	r3, [sp, #4]
 8009d8e:	2300      	movs	r3, #0
 8009d90:	9300      	str	r3, [sp, #0]
 8009d92:	2300      	movs	r3, #0
 8009d94:	460a      	mov	r2, r1
 8009d96:	4921      	ldr	r1, [pc, #132]	; (8009e1c <vTaskStartScheduler+0xb4>)
 8009d98:	4821      	ldr	r0, [pc, #132]	; (8009e20 <vTaskStartScheduler+0xb8>)
 8009d9a:	f7ff fe0f 	bl	80099bc <xTaskCreateStatic>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	4a20      	ldr	r2, [pc, #128]	; (8009e24 <vTaskStartScheduler+0xbc>)
 8009da2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009da4:	4b1f      	ldr	r3, [pc, #124]	; (8009e24 <vTaskStartScheduler+0xbc>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d002      	beq.n	8009db2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009dac:	2301      	movs	r3, #1
 8009dae:	617b      	str	r3, [r7, #20]
 8009db0:	e001      	b.n	8009db6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009db2:	2300      	movs	r3, #0
 8009db4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d102      	bne.n	8009dc2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009dbc:	f000 fcfc 	bl	800a7b8 <xTimerCreateTimerTask>
 8009dc0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d116      	bne.n	8009df6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dcc:	f383 8811 	msr	BASEPRI, r3
 8009dd0:	f3bf 8f6f 	isb	sy
 8009dd4:	f3bf 8f4f 	dsb	sy
 8009dd8:	613b      	str	r3, [r7, #16]
}
 8009dda:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ddc:	4b12      	ldr	r3, [pc, #72]	; (8009e28 <vTaskStartScheduler+0xc0>)
 8009dde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009de2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009de4:	4b11      	ldr	r3, [pc, #68]	; (8009e2c <vTaskStartScheduler+0xc4>)
 8009de6:	2201      	movs	r2, #1
 8009de8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009dea:	4b11      	ldr	r3, [pc, #68]	; (8009e30 <vTaskStartScheduler+0xc8>)
 8009dec:	2200      	movs	r2, #0
 8009dee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009df0:	f001 f8be 	bl	800af70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009df4:	e00e      	b.n	8009e14 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dfc:	d10a      	bne.n	8009e14 <vTaskStartScheduler+0xac>
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e02:	f383 8811 	msr	BASEPRI, r3
 8009e06:	f3bf 8f6f 	isb	sy
 8009e0a:	f3bf 8f4f 	dsb	sy
 8009e0e:	60fb      	str	r3, [r7, #12]
}
 8009e10:	bf00      	nop
 8009e12:	e7fe      	b.n	8009e12 <vTaskStartScheduler+0xaa>
}
 8009e14:	bf00      	nop
 8009e16:	3718      	adds	r7, #24
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}
 8009e1c:	0800f568 	.word	0x0800f568
 8009e20:	0800a44d 	.word	0x0800a44d
 8009e24:	20001548 	.word	0x20001548
 8009e28:	20001544 	.word	0x20001544
 8009e2c:	20001530 	.word	0x20001530
 8009e30:	20001528 	.word	0x20001528

08009e34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009e34:	b480      	push	{r7}
 8009e36:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009e38:	4b04      	ldr	r3, [pc, #16]	; (8009e4c <vTaskSuspendAll+0x18>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	4a03      	ldr	r2, [pc, #12]	; (8009e4c <vTaskSuspendAll+0x18>)
 8009e40:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009e42:	bf00      	nop
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr
 8009e4c:	2000154c 	.word	0x2000154c

08009e50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009e56:	2300      	movs	r3, #0
 8009e58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009e5e:	4b42      	ldr	r3, [pc, #264]	; (8009f68 <xTaskResumeAll+0x118>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d10a      	bne.n	8009e7c <xTaskResumeAll+0x2c>
	__asm volatile
 8009e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e6a:	f383 8811 	msr	BASEPRI, r3
 8009e6e:	f3bf 8f6f 	isb	sy
 8009e72:	f3bf 8f4f 	dsb	sy
 8009e76:	603b      	str	r3, [r7, #0]
}
 8009e78:	bf00      	nop
 8009e7a:	e7fe      	b.n	8009e7a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009e7c:	f001 f91a 	bl	800b0b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009e80:	4b39      	ldr	r3, [pc, #228]	; (8009f68 <xTaskResumeAll+0x118>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	3b01      	subs	r3, #1
 8009e86:	4a38      	ldr	r2, [pc, #224]	; (8009f68 <xTaskResumeAll+0x118>)
 8009e88:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e8a:	4b37      	ldr	r3, [pc, #220]	; (8009f68 <xTaskResumeAll+0x118>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d162      	bne.n	8009f58 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e92:	4b36      	ldr	r3, [pc, #216]	; (8009f6c <xTaskResumeAll+0x11c>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d05e      	beq.n	8009f58 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e9a:	e02f      	b.n	8009efc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e9c:	4b34      	ldr	r3, [pc, #208]	; (8009f70 <xTaskResumeAll+0x120>)
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	68db      	ldr	r3, [r3, #12]
 8009ea2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	3318      	adds	r3, #24
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7fe ff7f 	bl	8008dac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3304      	adds	r3, #4
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f7fe ff7a 	bl	8008dac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ebc:	4b2d      	ldr	r3, [pc, #180]	; (8009f74 <xTaskResumeAll+0x124>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d903      	bls.n	8009ecc <xTaskResumeAll+0x7c>
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec8:	4a2a      	ldr	r2, [pc, #168]	; (8009f74 <xTaskResumeAll+0x124>)
 8009eca:	6013      	str	r3, [r2, #0]
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	4413      	add	r3, r2
 8009ed6:	009b      	lsls	r3, r3, #2
 8009ed8:	4a27      	ldr	r2, [pc, #156]	; (8009f78 <xTaskResumeAll+0x128>)
 8009eda:	441a      	add	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	3304      	adds	r3, #4
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	4610      	mov	r0, r2
 8009ee4:	f7fe ff05 	bl	8008cf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eec:	4b23      	ldr	r3, [pc, #140]	; (8009f7c <xTaskResumeAll+0x12c>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef2:	429a      	cmp	r2, r3
 8009ef4:	d302      	bcc.n	8009efc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009ef6:	4b22      	ldr	r3, [pc, #136]	; (8009f80 <xTaskResumeAll+0x130>)
 8009ef8:	2201      	movs	r2, #1
 8009efa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009efc:	4b1c      	ldr	r3, [pc, #112]	; (8009f70 <xTaskResumeAll+0x120>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d1cb      	bne.n	8009e9c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d001      	beq.n	8009f0e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009f0a:	f000 fb55 	bl	800a5b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009f0e:	4b1d      	ldr	r3, [pc, #116]	; (8009f84 <xTaskResumeAll+0x134>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d010      	beq.n	8009f3c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009f1a:	f000 f847 	bl	8009fac <xTaskIncrementTick>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d002      	beq.n	8009f2a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009f24:	4b16      	ldr	r3, [pc, #88]	; (8009f80 <xTaskResumeAll+0x130>)
 8009f26:	2201      	movs	r2, #1
 8009f28:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d1f1      	bne.n	8009f1a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009f36:	4b13      	ldr	r3, [pc, #76]	; (8009f84 <xTaskResumeAll+0x134>)
 8009f38:	2200      	movs	r2, #0
 8009f3a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009f3c:	4b10      	ldr	r3, [pc, #64]	; (8009f80 <xTaskResumeAll+0x130>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d009      	beq.n	8009f58 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009f44:	2301      	movs	r3, #1
 8009f46:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009f48:	4b0f      	ldr	r3, [pc, #60]	; (8009f88 <xTaskResumeAll+0x138>)
 8009f4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009f58:	f001 f8dc 	bl	800b114 <vPortExitCritical>

	return xAlreadyYielded;
 8009f5c:	68bb      	ldr	r3, [r7, #8]
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	2000154c 	.word	0x2000154c
 8009f6c:	20001524 	.word	0x20001524
 8009f70:	200014e4 	.word	0x200014e4
 8009f74:	2000152c 	.word	0x2000152c
 8009f78:	20001054 	.word	0x20001054
 8009f7c:	20001050 	.word	0x20001050
 8009f80:	20001538 	.word	0x20001538
 8009f84:	20001534 	.word	0x20001534
 8009f88:	e000ed04 	.word	0xe000ed04

08009f8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009f92:	4b05      	ldr	r3, [pc, #20]	; (8009fa8 <xTaskGetTickCount+0x1c>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009f98:	687b      	ldr	r3, [r7, #4]
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	370c      	adds	r7, #12
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr
 8009fa6:	bf00      	nop
 8009fa8:	20001528 	.word	0x20001528

08009fac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b086      	sub	sp, #24
 8009fb0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fb6:	4b4f      	ldr	r3, [pc, #316]	; (800a0f4 <xTaskIncrementTick+0x148>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	f040 808f 	bne.w	800a0de <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009fc0:	4b4d      	ldr	r3, [pc, #308]	; (800a0f8 <xTaskIncrementTick+0x14c>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	3301      	adds	r3, #1
 8009fc6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009fc8:	4a4b      	ldr	r2, [pc, #300]	; (800a0f8 <xTaskIncrementTick+0x14c>)
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d120      	bne.n	800a016 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009fd4:	4b49      	ldr	r3, [pc, #292]	; (800a0fc <xTaskIncrementTick+0x150>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d00a      	beq.n	8009ff4 <xTaskIncrementTick+0x48>
	__asm volatile
 8009fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	603b      	str	r3, [r7, #0]
}
 8009ff0:	bf00      	nop
 8009ff2:	e7fe      	b.n	8009ff2 <xTaskIncrementTick+0x46>
 8009ff4:	4b41      	ldr	r3, [pc, #260]	; (800a0fc <xTaskIncrementTick+0x150>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	60fb      	str	r3, [r7, #12]
 8009ffa:	4b41      	ldr	r3, [pc, #260]	; (800a100 <xTaskIncrementTick+0x154>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a3f      	ldr	r2, [pc, #252]	; (800a0fc <xTaskIncrementTick+0x150>)
 800a000:	6013      	str	r3, [r2, #0]
 800a002:	4a3f      	ldr	r2, [pc, #252]	; (800a100 <xTaskIncrementTick+0x154>)
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6013      	str	r3, [r2, #0]
 800a008:	4b3e      	ldr	r3, [pc, #248]	; (800a104 <xTaskIncrementTick+0x158>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	3301      	adds	r3, #1
 800a00e:	4a3d      	ldr	r2, [pc, #244]	; (800a104 <xTaskIncrementTick+0x158>)
 800a010:	6013      	str	r3, [r2, #0]
 800a012:	f000 fad1 	bl	800a5b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a016:	4b3c      	ldr	r3, [pc, #240]	; (800a108 <xTaskIncrementTick+0x15c>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	693a      	ldr	r2, [r7, #16]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d349      	bcc.n	800a0b4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a020:	4b36      	ldr	r3, [pc, #216]	; (800a0fc <xTaskIncrementTick+0x150>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d104      	bne.n	800a034 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a02a:	4b37      	ldr	r3, [pc, #220]	; (800a108 <xTaskIncrementTick+0x15c>)
 800a02c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a030:	601a      	str	r2, [r3, #0]
					break;
 800a032:	e03f      	b.n	800a0b4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a034:	4b31      	ldr	r3, [pc, #196]	; (800a0fc <xTaskIncrementTick+0x150>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	68db      	ldr	r3, [r3, #12]
 800a03c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a044:	693a      	ldr	r2, [r7, #16]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	429a      	cmp	r2, r3
 800a04a:	d203      	bcs.n	800a054 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a04c:	4a2e      	ldr	r2, [pc, #184]	; (800a108 <xTaskIncrementTick+0x15c>)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a052:	e02f      	b.n	800a0b4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	3304      	adds	r3, #4
 800a058:	4618      	mov	r0, r3
 800a05a:	f7fe fea7 	bl	8008dac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a062:	2b00      	cmp	r3, #0
 800a064:	d004      	beq.n	800a070 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	3318      	adds	r3, #24
 800a06a:	4618      	mov	r0, r3
 800a06c:	f7fe fe9e 	bl	8008dac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a074:	4b25      	ldr	r3, [pc, #148]	; (800a10c <xTaskIncrementTick+0x160>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	429a      	cmp	r2, r3
 800a07a:	d903      	bls.n	800a084 <xTaskIncrementTick+0xd8>
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a080:	4a22      	ldr	r2, [pc, #136]	; (800a10c <xTaskIncrementTick+0x160>)
 800a082:	6013      	str	r3, [r2, #0]
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a088:	4613      	mov	r3, r2
 800a08a:	009b      	lsls	r3, r3, #2
 800a08c:	4413      	add	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	4a1f      	ldr	r2, [pc, #124]	; (800a110 <xTaskIncrementTick+0x164>)
 800a092:	441a      	add	r2, r3
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	3304      	adds	r3, #4
 800a098:	4619      	mov	r1, r3
 800a09a:	4610      	mov	r0, r2
 800a09c:	f7fe fe29 	bl	8008cf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0a4:	4b1b      	ldr	r3, [pc, #108]	; (800a114 <xTaskIncrementTick+0x168>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d3b8      	bcc.n	800a020 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0b2:	e7b5      	b.n	800a020 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a0b4:	4b17      	ldr	r3, [pc, #92]	; (800a114 <xTaskIncrementTick+0x168>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0ba:	4915      	ldr	r1, [pc, #84]	; (800a110 <xTaskIncrementTick+0x164>)
 800a0bc:	4613      	mov	r3, r2
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	4413      	add	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	440b      	add	r3, r1
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d901      	bls.n	800a0d0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a0d0:	4b11      	ldr	r3, [pc, #68]	; (800a118 <xTaskIncrementTick+0x16c>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d007      	beq.n	800a0e8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	617b      	str	r3, [r7, #20]
 800a0dc:	e004      	b.n	800a0e8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a0de:	4b0f      	ldr	r3, [pc, #60]	; (800a11c <xTaskIncrementTick+0x170>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	4a0d      	ldr	r2, [pc, #52]	; (800a11c <xTaskIncrementTick+0x170>)
 800a0e6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a0e8:	697b      	ldr	r3, [r7, #20]
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3718      	adds	r7, #24
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	2000154c 	.word	0x2000154c
 800a0f8:	20001528 	.word	0x20001528
 800a0fc:	200014dc 	.word	0x200014dc
 800a100:	200014e0 	.word	0x200014e0
 800a104:	2000153c 	.word	0x2000153c
 800a108:	20001544 	.word	0x20001544
 800a10c:	2000152c 	.word	0x2000152c
 800a110:	20001054 	.word	0x20001054
 800a114:	20001050 	.word	0x20001050
 800a118:	20001538 	.word	0x20001538
 800a11c:	20001534 	.word	0x20001534

0800a120 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a120:	b480      	push	{r7}
 800a122:	b085      	sub	sp, #20
 800a124:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a126:	4b28      	ldr	r3, [pc, #160]	; (800a1c8 <vTaskSwitchContext+0xa8>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d003      	beq.n	800a136 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a12e:	4b27      	ldr	r3, [pc, #156]	; (800a1cc <vTaskSwitchContext+0xac>)
 800a130:	2201      	movs	r2, #1
 800a132:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a134:	e041      	b.n	800a1ba <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800a136:	4b25      	ldr	r3, [pc, #148]	; (800a1cc <vTaskSwitchContext+0xac>)
 800a138:	2200      	movs	r2, #0
 800a13a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a13c:	4b24      	ldr	r3, [pc, #144]	; (800a1d0 <vTaskSwitchContext+0xb0>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	60fb      	str	r3, [r7, #12]
 800a142:	e010      	b.n	800a166 <vTaskSwitchContext+0x46>
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d10a      	bne.n	800a160 <vTaskSwitchContext+0x40>
	__asm volatile
 800a14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a14e:	f383 8811 	msr	BASEPRI, r3
 800a152:	f3bf 8f6f 	isb	sy
 800a156:	f3bf 8f4f 	dsb	sy
 800a15a:	607b      	str	r3, [r7, #4]
}
 800a15c:	bf00      	nop
 800a15e:	e7fe      	b.n	800a15e <vTaskSwitchContext+0x3e>
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	3b01      	subs	r3, #1
 800a164:	60fb      	str	r3, [r7, #12]
 800a166:	491b      	ldr	r1, [pc, #108]	; (800a1d4 <vTaskSwitchContext+0xb4>)
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	4613      	mov	r3, r2
 800a16c:	009b      	lsls	r3, r3, #2
 800a16e:	4413      	add	r3, r2
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	440b      	add	r3, r1
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d0e4      	beq.n	800a144 <vTaskSwitchContext+0x24>
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	4613      	mov	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4413      	add	r3, r2
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	4a13      	ldr	r2, [pc, #76]	; (800a1d4 <vTaskSwitchContext+0xb4>)
 800a186:	4413      	add	r3, r2
 800a188:	60bb      	str	r3, [r7, #8]
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	685a      	ldr	r2, [r3, #4]
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	605a      	str	r2, [r3, #4]
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	685a      	ldr	r2, [r3, #4]
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	3308      	adds	r3, #8
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d104      	bne.n	800a1aa <vTaskSwitchContext+0x8a>
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	685a      	ldr	r2, [r3, #4]
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	605a      	str	r2, [r3, #4]
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	68db      	ldr	r3, [r3, #12]
 800a1b0:	4a09      	ldr	r2, [pc, #36]	; (800a1d8 <vTaskSwitchContext+0xb8>)
 800a1b2:	6013      	str	r3, [r2, #0]
 800a1b4:	4a06      	ldr	r2, [pc, #24]	; (800a1d0 <vTaskSwitchContext+0xb0>)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	6013      	str	r3, [r2, #0]
}
 800a1ba:	bf00      	nop
 800a1bc:	3714      	adds	r7, #20
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	2000154c 	.word	0x2000154c
 800a1cc:	20001538 	.word	0x20001538
 800a1d0:	2000152c 	.word	0x2000152c
 800a1d4:	20001054 	.word	0x20001054
 800a1d8:	20001050 	.word	0x20001050

0800a1dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d10a      	bne.n	800a202 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1f0:	f383 8811 	msr	BASEPRI, r3
 800a1f4:	f3bf 8f6f 	isb	sy
 800a1f8:	f3bf 8f4f 	dsb	sy
 800a1fc:	60fb      	str	r3, [r7, #12]
}
 800a1fe:	bf00      	nop
 800a200:	e7fe      	b.n	800a200 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a202:	4b07      	ldr	r3, [pc, #28]	; (800a220 <vTaskPlaceOnEventList+0x44>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	3318      	adds	r3, #24
 800a208:	4619      	mov	r1, r3
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f7fe fd95 	bl	8008d3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a210:	2101      	movs	r1, #1
 800a212:	6838      	ldr	r0, [r7, #0]
 800a214:	f000 fa7c 	bl	800a710 <prvAddCurrentTaskToDelayedList>
}
 800a218:	bf00      	nop
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}
 800a220:	20001050 	.word	0x20001050

0800a224 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a224:	b580      	push	{r7, lr}
 800a226:	b086      	sub	sp, #24
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10a      	bne.n	800a24c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a23a:	f383 8811 	msr	BASEPRI, r3
 800a23e:	f3bf 8f6f 	isb	sy
 800a242:	f3bf 8f4f 	dsb	sy
 800a246:	617b      	str	r3, [r7, #20]
}
 800a248:	bf00      	nop
 800a24a:	e7fe      	b.n	800a24a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a24c:	4b0a      	ldr	r3, [pc, #40]	; (800a278 <vTaskPlaceOnEventListRestricted+0x54>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	3318      	adds	r3, #24
 800a252:	4619      	mov	r1, r3
 800a254:	68f8      	ldr	r0, [r7, #12]
 800a256:	f7fe fd4c 	bl	8008cf2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d002      	beq.n	800a266 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a260:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a264:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a266:	6879      	ldr	r1, [r7, #4]
 800a268:	68b8      	ldr	r0, [r7, #8]
 800a26a:	f000 fa51 	bl	800a710 <prvAddCurrentTaskToDelayedList>
	}
 800a26e:	bf00      	nop
 800a270:	3718      	adds	r7, #24
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	20001050 	.word	0x20001050

0800a27c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b086      	sub	sp, #24
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d10a      	bne.n	800a2a8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a296:	f383 8811 	msr	BASEPRI, r3
 800a29a:	f3bf 8f6f 	isb	sy
 800a29e:	f3bf 8f4f 	dsb	sy
 800a2a2:	60fb      	str	r3, [r7, #12]
}
 800a2a4:	bf00      	nop
 800a2a6:	e7fe      	b.n	800a2a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	3318      	adds	r3, #24
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f7fe fd7d 	bl	8008dac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2b2:	4b1e      	ldr	r3, [pc, #120]	; (800a32c <xTaskRemoveFromEventList+0xb0>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d11d      	bne.n	800a2f6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	3304      	adds	r3, #4
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f7fe fd74 	bl	8008dac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2c8:	4b19      	ldr	r3, [pc, #100]	; (800a330 <xTaskRemoveFromEventList+0xb4>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	429a      	cmp	r2, r3
 800a2ce:	d903      	bls.n	800a2d8 <xTaskRemoveFromEventList+0x5c>
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d4:	4a16      	ldr	r2, [pc, #88]	; (800a330 <xTaskRemoveFromEventList+0xb4>)
 800a2d6:	6013      	str	r3, [r2, #0]
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2dc:	4613      	mov	r3, r2
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	4413      	add	r3, r2
 800a2e2:	009b      	lsls	r3, r3, #2
 800a2e4:	4a13      	ldr	r2, [pc, #76]	; (800a334 <xTaskRemoveFromEventList+0xb8>)
 800a2e6:	441a      	add	r2, r3
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	3304      	adds	r3, #4
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	4610      	mov	r0, r2
 800a2f0:	f7fe fcff 	bl	8008cf2 <vListInsertEnd>
 800a2f4:	e005      	b.n	800a302 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	3318      	adds	r3, #24
 800a2fa:	4619      	mov	r1, r3
 800a2fc:	480e      	ldr	r0, [pc, #56]	; (800a338 <xTaskRemoveFromEventList+0xbc>)
 800a2fe:	f7fe fcf8 	bl	8008cf2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a306:	4b0d      	ldr	r3, [pc, #52]	; (800a33c <xTaskRemoveFromEventList+0xc0>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d905      	bls.n	800a31c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a310:	2301      	movs	r3, #1
 800a312:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a314:	4b0a      	ldr	r3, [pc, #40]	; (800a340 <xTaskRemoveFromEventList+0xc4>)
 800a316:	2201      	movs	r2, #1
 800a318:	601a      	str	r2, [r3, #0]
 800a31a:	e001      	b.n	800a320 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a31c:	2300      	movs	r3, #0
 800a31e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a320:	697b      	ldr	r3, [r7, #20]
}
 800a322:	4618      	mov	r0, r3
 800a324:	3718      	adds	r7, #24
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	2000154c 	.word	0x2000154c
 800a330:	2000152c 	.word	0x2000152c
 800a334:	20001054 	.word	0x20001054
 800a338:	200014e4 	.word	0x200014e4
 800a33c:	20001050 	.word	0x20001050
 800a340:	20001538 	.word	0x20001538

0800a344 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a34c:	4b06      	ldr	r3, [pc, #24]	; (800a368 <vTaskInternalSetTimeOutState+0x24>)
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a354:	4b05      	ldr	r3, [pc, #20]	; (800a36c <vTaskInternalSetTimeOutState+0x28>)
 800a356:	681a      	ldr	r2, [r3, #0]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	605a      	str	r2, [r3, #4]
}
 800a35c:	bf00      	nop
 800a35e:	370c      	adds	r7, #12
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr
 800a368:	2000153c 	.word	0x2000153c
 800a36c:	20001528 	.word	0x20001528

0800a370 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b088      	sub	sp, #32
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d10a      	bne.n	800a396 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	613b      	str	r3, [r7, #16]
}
 800a392:	bf00      	nop
 800a394:	e7fe      	b.n	800a394 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10a      	bne.n	800a3b2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a0:	f383 8811 	msr	BASEPRI, r3
 800a3a4:	f3bf 8f6f 	isb	sy
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	60fb      	str	r3, [r7, #12]
}
 800a3ae:	bf00      	nop
 800a3b0:	e7fe      	b.n	800a3b0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a3b2:	f000 fe7f 	bl	800b0b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a3b6:	4b1d      	ldr	r3, [pc, #116]	; (800a42c <xTaskCheckForTimeOut+0xbc>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	69ba      	ldr	r2, [r7, #24]
 800a3c2:	1ad3      	subs	r3, r2, r3
 800a3c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3ce:	d102      	bne.n	800a3d6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	61fb      	str	r3, [r7, #28]
 800a3d4:	e023      	b.n	800a41e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681a      	ldr	r2, [r3, #0]
 800a3da:	4b15      	ldr	r3, [pc, #84]	; (800a430 <xTaskCheckForTimeOut+0xc0>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d007      	beq.n	800a3f2 <xTaskCheckForTimeOut+0x82>
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	69ba      	ldr	r2, [r7, #24]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d302      	bcc.n	800a3f2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	61fb      	str	r3, [r7, #28]
 800a3f0:	e015      	b.n	800a41e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	697a      	ldr	r2, [r7, #20]
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	d20b      	bcs.n	800a414 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	681a      	ldr	r2, [r3, #0]
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	1ad2      	subs	r2, r2, r3
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f7ff ff9b 	bl	800a344 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a40e:	2300      	movs	r3, #0
 800a410:	61fb      	str	r3, [r7, #28]
 800a412:	e004      	b.n	800a41e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	2200      	movs	r2, #0
 800a418:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a41a:	2301      	movs	r3, #1
 800a41c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a41e:	f000 fe79 	bl	800b114 <vPortExitCritical>

	return xReturn;
 800a422:	69fb      	ldr	r3, [r7, #28]
}
 800a424:	4618      	mov	r0, r3
 800a426:	3720      	adds	r7, #32
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}
 800a42c:	20001528 	.word	0x20001528
 800a430:	2000153c 	.word	0x2000153c

0800a434 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a434:	b480      	push	{r7}
 800a436:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a438:	4b03      	ldr	r3, [pc, #12]	; (800a448 <vTaskMissedYield+0x14>)
 800a43a:	2201      	movs	r2, #1
 800a43c:	601a      	str	r2, [r3, #0]
}
 800a43e:	bf00      	nop
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr
 800a448:	20001538 	.word	0x20001538

0800a44c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a454:	f000 f852 	bl	800a4fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a458:	4b06      	ldr	r3, [pc, #24]	; (800a474 <prvIdleTask+0x28>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d9f9      	bls.n	800a454 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a460:	4b05      	ldr	r3, [pc, #20]	; (800a478 <prvIdleTask+0x2c>)
 800a462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a466:	601a      	str	r2, [r3, #0]
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a470:	e7f0      	b.n	800a454 <prvIdleTask+0x8>
 800a472:	bf00      	nop
 800a474:	20001054 	.word	0x20001054
 800a478:	e000ed04 	.word	0xe000ed04

0800a47c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a482:	2300      	movs	r3, #0
 800a484:	607b      	str	r3, [r7, #4]
 800a486:	e00c      	b.n	800a4a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	4613      	mov	r3, r2
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	4413      	add	r3, r2
 800a490:	009b      	lsls	r3, r3, #2
 800a492:	4a12      	ldr	r2, [pc, #72]	; (800a4dc <prvInitialiseTaskLists+0x60>)
 800a494:	4413      	add	r3, r2
 800a496:	4618      	mov	r0, r3
 800a498:	f7fe fbfe 	bl	8008c98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	607b      	str	r3, [r7, #4]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2b37      	cmp	r3, #55	; 0x37
 800a4a6:	d9ef      	bls.n	800a488 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a4a8:	480d      	ldr	r0, [pc, #52]	; (800a4e0 <prvInitialiseTaskLists+0x64>)
 800a4aa:	f7fe fbf5 	bl	8008c98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a4ae:	480d      	ldr	r0, [pc, #52]	; (800a4e4 <prvInitialiseTaskLists+0x68>)
 800a4b0:	f7fe fbf2 	bl	8008c98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a4b4:	480c      	ldr	r0, [pc, #48]	; (800a4e8 <prvInitialiseTaskLists+0x6c>)
 800a4b6:	f7fe fbef 	bl	8008c98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a4ba:	480c      	ldr	r0, [pc, #48]	; (800a4ec <prvInitialiseTaskLists+0x70>)
 800a4bc:	f7fe fbec 	bl	8008c98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a4c0:	480b      	ldr	r0, [pc, #44]	; (800a4f0 <prvInitialiseTaskLists+0x74>)
 800a4c2:	f7fe fbe9 	bl	8008c98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a4c6:	4b0b      	ldr	r3, [pc, #44]	; (800a4f4 <prvInitialiseTaskLists+0x78>)
 800a4c8:	4a05      	ldr	r2, [pc, #20]	; (800a4e0 <prvInitialiseTaskLists+0x64>)
 800a4ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a4cc:	4b0a      	ldr	r3, [pc, #40]	; (800a4f8 <prvInitialiseTaskLists+0x7c>)
 800a4ce:	4a05      	ldr	r2, [pc, #20]	; (800a4e4 <prvInitialiseTaskLists+0x68>)
 800a4d0:	601a      	str	r2, [r3, #0]
}
 800a4d2:	bf00      	nop
 800a4d4:	3708      	adds	r7, #8
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	20001054 	.word	0x20001054
 800a4e0:	200014b4 	.word	0x200014b4
 800a4e4:	200014c8 	.word	0x200014c8
 800a4e8:	200014e4 	.word	0x200014e4
 800a4ec:	200014f8 	.word	0x200014f8
 800a4f0:	20001510 	.word	0x20001510
 800a4f4:	200014dc 	.word	0x200014dc
 800a4f8:	200014e0 	.word	0x200014e0

0800a4fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b082      	sub	sp, #8
 800a500:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a502:	e019      	b.n	800a538 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a504:	f000 fdd6 	bl	800b0b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a508:	4b10      	ldr	r3, [pc, #64]	; (800a54c <prvCheckTasksWaitingTermination+0x50>)
 800a50a:	68db      	ldr	r3, [r3, #12]
 800a50c:	68db      	ldr	r3, [r3, #12]
 800a50e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	3304      	adds	r3, #4
 800a514:	4618      	mov	r0, r3
 800a516:	f7fe fc49 	bl	8008dac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a51a:	4b0d      	ldr	r3, [pc, #52]	; (800a550 <prvCheckTasksWaitingTermination+0x54>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	3b01      	subs	r3, #1
 800a520:	4a0b      	ldr	r2, [pc, #44]	; (800a550 <prvCheckTasksWaitingTermination+0x54>)
 800a522:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a524:	4b0b      	ldr	r3, [pc, #44]	; (800a554 <prvCheckTasksWaitingTermination+0x58>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	3b01      	subs	r3, #1
 800a52a:	4a0a      	ldr	r2, [pc, #40]	; (800a554 <prvCheckTasksWaitingTermination+0x58>)
 800a52c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a52e:	f000 fdf1 	bl	800b114 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 f810 	bl	800a558 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a538:	4b06      	ldr	r3, [pc, #24]	; (800a554 <prvCheckTasksWaitingTermination+0x58>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d1e1      	bne.n	800a504 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a540:	bf00      	nop
 800a542:	bf00      	nop
 800a544:	3708      	adds	r7, #8
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	200014f8 	.word	0x200014f8
 800a550:	20001524 	.word	0x20001524
 800a554:	2000150c 	.word	0x2000150c

0800a558 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a566:	2b00      	cmp	r3, #0
 800a568:	d108      	bne.n	800a57c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a56e:	4618      	mov	r0, r3
 800a570:	f000 ff8e 	bl	800b490 <vPortFree>
				vPortFree( pxTCB );
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 ff8b 	bl	800b490 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a57a:	e018      	b.n	800a5ae <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a582:	2b01      	cmp	r3, #1
 800a584:	d103      	bne.n	800a58e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f000 ff82 	bl	800b490 <vPortFree>
	}
 800a58c:	e00f      	b.n	800a5ae <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a594:	2b02      	cmp	r3, #2
 800a596:	d00a      	beq.n	800a5ae <prvDeleteTCB+0x56>
	__asm volatile
 800a598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a59c:	f383 8811 	msr	BASEPRI, r3
 800a5a0:	f3bf 8f6f 	isb	sy
 800a5a4:	f3bf 8f4f 	dsb	sy
 800a5a8:	60fb      	str	r3, [r7, #12]
}
 800a5aa:	bf00      	nop
 800a5ac:	e7fe      	b.n	800a5ac <prvDeleteTCB+0x54>
	}
 800a5ae:	bf00      	nop
 800a5b0:	3710      	adds	r7, #16
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}
	...

0800a5b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b083      	sub	sp, #12
 800a5bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5be:	4b0c      	ldr	r3, [pc, #48]	; (800a5f0 <prvResetNextTaskUnblockTime+0x38>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d104      	bne.n	800a5d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a5c8:	4b0a      	ldr	r3, [pc, #40]	; (800a5f4 <prvResetNextTaskUnblockTime+0x3c>)
 800a5ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a5ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a5d0:	e008      	b.n	800a5e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5d2:	4b07      	ldr	r3, [pc, #28]	; (800a5f0 <prvResetNextTaskUnblockTime+0x38>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	68db      	ldr	r3, [r3, #12]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	4a04      	ldr	r2, [pc, #16]	; (800a5f4 <prvResetNextTaskUnblockTime+0x3c>)
 800a5e2:	6013      	str	r3, [r2, #0]
}
 800a5e4:	bf00      	nop
 800a5e6:	370c      	adds	r7, #12
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ee:	4770      	bx	lr
 800a5f0:	200014dc 	.word	0x200014dc
 800a5f4:	20001544 	.word	0x20001544

0800a5f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a5fe:	4b0b      	ldr	r3, [pc, #44]	; (800a62c <xTaskGetSchedulerState+0x34>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d102      	bne.n	800a60c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a606:	2301      	movs	r3, #1
 800a608:	607b      	str	r3, [r7, #4]
 800a60a:	e008      	b.n	800a61e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a60c:	4b08      	ldr	r3, [pc, #32]	; (800a630 <xTaskGetSchedulerState+0x38>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d102      	bne.n	800a61a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a614:	2302      	movs	r3, #2
 800a616:	607b      	str	r3, [r7, #4]
 800a618:	e001      	b.n	800a61e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a61a:	2300      	movs	r3, #0
 800a61c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a61e:	687b      	ldr	r3, [r7, #4]
	}
 800a620:	4618      	mov	r0, r3
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr
 800a62c:	20001530 	.word	0x20001530
 800a630:	2000154c 	.word	0x2000154c

0800a634 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a634:	b580      	push	{r7, lr}
 800a636:	b086      	sub	sp, #24
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a640:	2300      	movs	r3, #0
 800a642:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d056      	beq.n	800a6f8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a64a:	4b2e      	ldr	r3, [pc, #184]	; (800a704 <xTaskPriorityDisinherit+0xd0>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	693a      	ldr	r2, [r7, #16]
 800a650:	429a      	cmp	r2, r3
 800a652:	d00a      	beq.n	800a66a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a654:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a658:	f383 8811 	msr	BASEPRI, r3
 800a65c:	f3bf 8f6f 	isb	sy
 800a660:	f3bf 8f4f 	dsb	sy
 800a664:	60fb      	str	r3, [r7, #12]
}
 800a666:	bf00      	nop
 800a668:	e7fe      	b.n	800a668 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d10a      	bne.n	800a688 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a676:	f383 8811 	msr	BASEPRI, r3
 800a67a:	f3bf 8f6f 	isb	sy
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	60bb      	str	r3, [r7, #8]
}
 800a684:	bf00      	nop
 800a686:	e7fe      	b.n	800a686 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a68c:	1e5a      	subs	r2, r3, #1
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d02c      	beq.n	800a6f8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d128      	bne.n	800a6f8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	3304      	adds	r3, #4
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f7fe fb7e 	bl	8008dac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6c8:	4b0f      	ldr	r3, [pc, #60]	; (800a708 <xTaskPriorityDisinherit+0xd4>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d903      	bls.n	800a6d8 <xTaskPriorityDisinherit+0xa4>
 800a6d0:	693b      	ldr	r3, [r7, #16]
 800a6d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6d4:	4a0c      	ldr	r2, [pc, #48]	; (800a708 <xTaskPriorityDisinherit+0xd4>)
 800a6d6:	6013      	str	r3, [r2, #0]
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6dc:	4613      	mov	r3, r2
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	4413      	add	r3, r2
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	4a09      	ldr	r2, [pc, #36]	; (800a70c <xTaskPriorityDisinherit+0xd8>)
 800a6e6:	441a      	add	r2, r3
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	3304      	adds	r3, #4
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	4610      	mov	r0, r2
 800a6f0:	f7fe faff 	bl	8008cf2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a6f8:	697b      	ldr	r3, [r7, #20]
	}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3718      	adds	r7, #24
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	20001050 	.word	0x20001050
 800a708:	2000152c 	.word	0x2000152c
 800a70c:	20001054 	.word	0x20001054

0800a710 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a71a:	4b21      	ldr	r3, [pc, #132]	; (800a7a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a720:	4b20      	ldr	r3, [pc, #128]	; (800a7a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	3304      	adds	r3, #4
 800a726:	4618      	mov	r0, r3
 800a728:	f7fe fb40 	bl	8008dac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a732:	d10a      	bne.n	800a74a <prvAddCurrentTaskToDelayedList+0x3a>
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d007      	beq.n	800a74a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a73a:	4b1a      	ldr	r3, [pc, #104]	; (800a7a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	3304      	adds	r3, #4
 800a740:	4619      	mov	r1, r3
 800a742:	4819      	ldr	r0, [pc, #100]	; (800a7a8 <prvAddCurrentTaskToDelayedList+0x98>)
 800a744:	f7fe fad5 	bl	8008cf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a748:	e026      	b.n	800a798 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a74a:	68fa      	ldr	r2, [r7, #12]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	4413      	add	r3, r2
 800a750:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a752:	4b14      	ldr	r3, [pc, #80]	; (800a7a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	429a      	cmp	r2, r3
 800a760:	d209      	bcs.n	800a776 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a762:	4b12      	ldr	r3, [pc, #72]	; (800a7ac <prvAddCurrentTaskToDelayedList+0x9c>)
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	4b0f      	ldr	r3, [pc, #60]	; (800a7a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	3304      	adds	r3, #4
 800a76c:	4619      	mov	r1, r3
 800a76e:	4610      	mov	r0, r2
 800a770:	f7fe fae3 	bl	8008d3a <vListInsert>
}
 800a774:	e010      	b.n	800a798 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a776:	4b0e      	ldr	r3, [pc, #56]	; (800a7b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	4b0a      	ldr	r3, [pc, #40]	; (800a7a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	3304      	adds	r3, #4
 800a780:	4619      	mov	r1, r3
 800a782:	4610      	mov	r0, r2
 800a784:	f7fe fad9 	bl	8008d3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a788:	4b0a      	ldr	r3, [pc, #40]	; (800a7b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	68ba      	ldr	r2, [r7, #8]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d202      	bcs.n	800a798 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a792:	4a08      	ldr	r2, [pc, #32]	; (800a7b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	6013      	str	r3, [r2, #0]
}
 800a798:	bf00      	nop
 800a79a:	3710      	adds	r7, #16
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}
 800a7a0:	20001528 	.word	0x20001528
 800a7a4:	20001050 	.word	0x20001050
 800a7a8:	20001510 	.word	0x20001510
 800a7ac:	200014e0 	.word	0x200014e0
 800a7b0:	200014dc 	.word	0x200014dc
 800a7b4:	20001544 	.word	0x20001544

0800a7b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b08a      	sub	sp, #40	; 0x28
 800a7bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a7c2:	f000 fb07 	bl	800add4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a7c6:	4b1c      	ldr	r3, [pc, #112]	; (800a838 <xTimerCreateTimerTask+0x80>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d021      	beq.n	800a812 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a7d6:	1d3a      	adds	r2, r7, #4
 800a7d8:	f107 0108 	add.w	r1, r7, #8
 800a7dc:	f107 030c 	add.w	r3, r7, #12
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f7fe fa3f 	bl	8008c64 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a7e6:	6879      	ldr	r1, [r7, #4]
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	68fa      	ldr	r2, [r7, #12]
 800a7ec:	9202      	str	r2, [sp, #8]
 800a7ee:	9301      	str	r3, [sp, #4]
 800a7f0:	2302      	movs	r3, #2
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	460a      	mov	r2, r1
 800a7f8:	4910      	ldr	r1, [pc, #64]	; (800a83c <xTimerCreateTimerTask+0x84>)
 800a7fa:	4811      	ldr	r0, [pc, #68]	; (800a840 <xTimerCreateTimerTask+0x88>)
 800a7fc:	f7ff f8de 	bl	80099bc <xTaskCreateStatic>
 800a800:	4603      	mov	r3, r0
 800a802:	4a10      	ldr	r2, [pc, #64]	; (800a844 <xTimerCreateTimerTask+0x8c>)
 800a804:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a806:	4b0f      	ldr	r3, [pc, #60]	; (800a844 <xTimerCreateTimerTask+0x8c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d001      	beq.n	800a812 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a80e:	2301      	movs	r3, #1
 800a810:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d10a      	bne.n	800a82e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a81c:	f383 8811 	msr	BASEPRI, r3
 800a820:	f3bf 8f6f 	isb	sy
 800a824:	f3bf 8f4f 	dsb	sy
 800a828:	613b      	str	r3, [r7, #16]
}
 800a82a:	bf00      	nop
 800a82c:	e7fe      	b.n	800a82c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a82e:	697b      	ldr	r3, [r7, #20]
}
 800a830:	4618      	mov	r0, r3
 800a832:	3718      	adds	r7, #24
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}
 800a838:	20001580 	.word	0x20001580
 800a83c:	0800f570 	.word	0x0800f570
 800a840:	0800a97d 	.word	0x0800a97d
 800a844:	20001584 	.word	0x20001584

0800a848 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b08a      	sub	sp, #40	; 0x28
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	60f8      	str	r0, [r7, #12]
 800a850:	60b9      	str	r1, [r7, #8]
 800a852:	607a      	str	r2, [r7, #4]
 800a854:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a856:	2300      	movs	r3, #0
 800a858:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d10a      	bne.n	800a876 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a864:	f383 8811 	msr	BASEPRI, r3
 800a868:	f3bf 8f6f 	isb	sy
 800a86c:	f3bf 8f4f 	dsb	sy
 800a870:	623b      	str	r3, [r7, #32]
}
 800a872:	bf00      	nop
 800a874:	e7fe      	b.n	800a874 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a876:	4b1a      	ldr	r3, [pc, #104]	; (800a8e0 <xTimerGenericCommand+0x98>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d02a      	beq.n	800a8d4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	2b05      	cmp	r3, #5
 800a88e:	dc18      	bgt.n	800a8c2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a890:	f7ff feb2 	bl	800a5f8 <xTaskGetSchedulerState>
 800a894:	4603      	mov	r3, r0
 800a896:	2b02      	cmp	r3, #2
 800a898:	d109      	bne.n	800a8ae <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a89a:	4b11      	ldr	r3, [pc, #68]	; (800a8e0 <xTimerGenericCommand+0x98>)
 800a89c:	6818      	ldr	r0, [r3, #0]
 800a89e:	f107 0110 	add.w	r1, r7, #16
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8a6:	f7fe fc53 	bl	8009150 <xQueueGenericSend>
 800a8aa:	6278      	str	r0, [r7, #36]	; 0x24
 800a8ac:	e012      	b.n	800a8d4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a8ae:	4b0c      	ldr	r3, [pc, #48]	; (800a8e0 <xTimerGenericCommand+0x98>)
 800a8b0:	6818      	ldr	r0, [r3, #0]
 800a8b2:	f107 0110 	add.w	r1, r7, #16
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f7fe fc49 	bl	8009150 <xQueueGenericSend>
 800a8be:	6278      	str	r0, [r7, #36]	; 0x24
 800a8c0:	e008      	b.n	800a8d4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a8c2:	4b07      	ldr	r3, [pc, #28]	; (800a8e0 <xTimerGenericCommand+0x98>)
 800a8c4:	6818      	ldr	r0, [r3, #0]
 800a8c6:	f107 0110 	add.w	r1, r7, #16
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	683a      	ldr	r2, [r7, #0]
 800a8ce:	f7fe fd3d 	bl	800934c <xQueueGenericSendFromISR>
 800a8d2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3728      	adds	r7, #40	; 0x28
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	20001580 	.word	0x20001580

0800a8e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b088      	sub	sp, #32
 800a8e8:	af02      	add	r7, sp, #8
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8ee:	4b22      	ldr	r3, [pc, #136]	; (800a978 <prvProcessExpiredTimer+0x94>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	68db      	ldr	r3, [r3, #12]
 800a8f4:	68db      	ldr	r3, [r3, #12]
 800a8f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	3304      	adds	r3, #4
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f7fe fa55 	bl	8008dac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a908:	f003 0304 	and.w	r3, r3, #4
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d022      	beq.n	800a956 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	699a      	ldr	r2, [r3, #24]
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	18d1      	adds	r1, r2, r3
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	683a      	ldr	r2, [r7, #0]
 800a91c:	6978      	ldr	r0, [r7, #20]
 800a91e:	f000 f8d1 	bl	800aac4 <prvInsertTimerInActiveList>
 800a922:	4603      	mov	r3, r0
 800a924:	2b00      	cmp	r3, #0
 800a926:	d01f      	beq.n	800a968 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a928:	2300      	movs	r3, #0
 800a92a:	9300      	str	r3, [sp, #0]
 800a92c:	2300      	movs	r3, #0
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	2100      	movs	r1, #0
 800a932:	6978      	ldr	r0, [r7, #20]
 800a934:	f7ff ff88 	bl	800a848 <xTimerGenericCommand>
 800a938:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d113      	bne.n	800a968 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a944:	f383 8811 	msr	BASEPRI, r3
 800a948:	f3bf 8f6f 	isb	sy
 800a94c:	f3bf 8f4f 	dsb	sy
 800a950:	60fb      	str	r3, [r7, #12]
}
 800a952:	bf00      	nop
 800a954:	e7fe      	b.n	800a954 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a95c:	f023 0301 	bic.w	r3, r3, #1
 800a960:	b2da      	uxtb	r2, r3
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	6a1b      	ldr	r3, [r3, #32]
 800a96c:	6978      	ldr	r0, [r7, #20]
 800a96e:	4798      	blx	r3
}
 800a970:	bf00      	nop
 800a972:	3718      	adds	r7, #24
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}
 800a978:	20001578 	.word	0x20001578

0800a97c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a984:	f107 0308 	add.w	r3, r7, #8
 800a988:	4618      	mov	r0, r3
 800a98a:	f000 f857 	bl	800aa3c <prvGetNextExpireTime>
 800a98e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	4619      	mov	r1, r3
 800a994:	68f8      	ldr	r0, [r7, #12]
 800a996:	f000 f803 	bl	800a9a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a99a:	f000 f8d5 	bl	800ab48 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a99e:	e7f1      	b.n	800a984 <prvTimerTask+0x8>

0800a9a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b084      	sub	sp, #16
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a9aa:	f7ff fa43 	bl	8009e34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a9ae:	f107 0308 	add.w	r3, r7, #8
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f000 f866 	bl	800aa84 <prvSampleTimeNow>
 800a9b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d130      	bne.n	800aa22 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d10a      	bne.n	800a9dc <prvProcessTimerOrBlockTask+0x3c>
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	429a      	cmp	r2, r3
 800a9cc:	d806      	bhi.n	800a9dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a9ce:	f7ff fa3f 	bl	8009e50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a9d2:	68f9      	ldr	r1, [r7, #12]
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f7ff ff85 	bl	800a8e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a9da:	e024      	b.n	800aa26 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d008      	beq.n	800a9f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a9e2:	4b13      	ldr	r3, [pc, #76]	; (800aa30 <prvProcessTimerOrBlockTask+0x90>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d101      	bne.n	800a9f0 <prvProcessTimerOrBlockTask+0x50>
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e000      	b.n	800a9f2 <prvProcessTimerOrBlockTask+0x52>
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a9f4:	4b0f      	ldr	r3, [pc, #60]	; (800aa34 <prvProcessTimerOrBlockTask+0x94>)
 800a9f6:	6818      	ldr	r0, [r3, #0]
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	1ad3      	subs	r3, r2, r3
 800a9fe:	683a      	ldr	r2, [r7, #0]
 800aa00:	4619      	mov	r1, r3
 800aa02:	f7fe ffa7 	bl	8009954 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aa06:	f7ff fa23 	bl	8009e50 <xTaskResumeAll>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d10a      	bne.n	800aa26 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aa10:	4b09      	ldr	r3, [pc, #36]	; (800aa38 <prvProcessTimerOrBlockTask+0x98>)
 800aa12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa16:	601a      	str	r2, [r3, #0]
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	f3bf 8f6f 	isb	sy
}
 800aa20:	e001      	b.n	800aa26 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aa22:	f7ff fa15 	bl	8009e50 <xTaskResumeAll>
}
 800aa26:	bf00      	nop
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}
 800aa2e:	bf00      	nop
 800aa30:	2000157c 	.word	0x2000157c
 800aa34:	20001580 	.word	0x20001580
 800aa38:	e000ed04 	.word	0xe000ed04

0800aa3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b085      	sub	sp, #20
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aa44:	4b0e      	ldr	r3, [pc, #56]	; (800aa80 <prvGetNextExpireTime+0x44>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d101      	bne.n	800aa52 <prvGetNextExpireTime+0x16>
 800aa4e:	2201      	movs	r2, #1
 800aa50:	e000      	b.n	800aa54 <prvGetNextExpireTime+0x18>
 800aa52:	2200      	movs	r2, #0
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d105      	bne.n	800aa6c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa60:	4b07      	ldr	r3, [pc, #28]	; (800aa80 <prvGetNextExpireTime+0x44>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	68db      	ldr	r3, [r3, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	60fb      	str	r3, [r7, #12]
 800aa6a:	e001      	b.n	800aa70 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aa70:	68fb      	ldr	r3, [r7, #12]
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3714      	adds	r7, #20
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr
 800aa7e:	bf00      	nop
 800aa80:	20001578 	.word	0x20001578

0800aa84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aa8c:	f7ff fa7e 	bl	8009f8c <xTaskGetTickCount>
 800aa90:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aa92:	4b0b      	ldr	r3, [pc, #44]	; (800aac0 <prvSampleTimeNow+0x3c>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	68fa      	ldr	r2, [r7, #12]
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d205      	bcs.n	800aaa8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aa9c:	f000 f936 	bl	800ad0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	601a      	str	r2, [r3, #0]
 800aaa6:	e002      	b.n	800aaae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aaae:	4a04      	ldr	r2, [pc, #16]	; (800aac0 <prvSampleTimeNow+0x3c>)
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800aab4:	68fb      	ldr	r3, [r7, #12]
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3710      	adds	r7, #16
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop
 800aac0:	20001588 	.word	0x20001588

0800aac4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b086      	sub	sp, #24
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	60f8      	str	r0, [r7, #12]
 800aacc:	60b9      	str	r1, [r7, #8]
 800aace:	607a      	str	r2, [r7, #4]
 800aad0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aad2:	2300      	movs	r3, #0
 800aad4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	68ba      	ldr	r2, [r7, #8]
 800aada:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aae2:	68ba      	ldr	r2, [r7, #8]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d812      	bhi.n	800ab10 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	1ad2      	subs	r2, r2, r3
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	699b      	ldr	r3, [r3, #24]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d302      	bcc.n	800aafe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aaf8:	2301      	movs	r3, #1
 800aafa:	617b      	str	r3, [r7, #20]
 800aafc:	e01b      	b.n	800ab36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aafe:	4b10      	ldr	r3, [pc, #64]	; (800ab40 <prvInsertTimerInActiveList+0x7c>)
 800ab00:	681a      	ldr	r2, [r3, #0]
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	3304      	adds	r3, #4
 800ab06:	4619      	mov	r1, r3
 800ab08:	4610      	mov	r0, r2
 800ab0a:	f7fe f916 	bl	8008d3a <vListInsert>
 800ab0e:	e012      	b.n	800ab36 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	429a      	cmp	r2, r3
 800ab16:	d206      	bcs.n	800ab26 <prvInsertTimerInActiveList+0x62>
 800ab18:	68ba      	ldr	r2, [r7, #8]
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d302      	bcc.n	800ab26 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ab20:	2301      	movs	r3, #1
 800ab22:	617b      	str	r3, [r7, #20]
 800ab24:	e007      	b.n	800ab36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab26:	4b07      	ldr	r3, [pc, #28]	; (800ab44 <prvInsertTimerInActiveList+0x80>)
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	3304      	adds	r3, #4
 800ab2e:	4619      	mov	r1, r3
 800ab30:	4610      	mov	r0, r2
 800ab32:	f7fe f902 	bl	8008d3a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ab36:	697b      	ldr	r3, [r7, #20]
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3718      	adds	r7, #24
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}
 800ab40:	2000157c 	.word	0x2000157c
 800ab44:	20001578 	.word	0x20001578

0800ab48 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b08e      	sub	sp, #56	; 0x38
 800ab4c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ab4e:	e0ca      	b.n	800ace6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	da18      	bge.n	800ab88 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ab56:	1d3b      	adds	r3, r7, #4
 800ab58:	3304      	adds	r3, #4
 800ab5a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ab5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d10a      	bne.n	800ab78 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ab62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab66:	f383 8811 	msr	BASEPRI, r3
 800ab6a:	f3bf 8f6f 	isb	sy
 800ab6e:	f3bf 8f4f 	dsb	sy
 800ab72:	61fb      	str	r3, [r7, #28]
}
 800ab74:	bf00      	nop
 800ab76:	e7fe      	b.n	800ab76 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ab78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab7e:	6850      	ldr	r0, [r2, #4]
 800ab80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab82:	6892      	ldr	r2, [r2, #8]
 800ab84:	4611      	mov	r1, r2
 800ab86:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	f2c0 80ab 	blt.w	800ace6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ab94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab96:	695b      	ldr	r3, [r3, #20]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d004      	beq.n	800aba6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab9e:	3304      	adds	r3, #4
 800aba0:	4618      	mov	r0, r3
 800aba2:	f7fe f903 	bl	8008dac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aba6:	463b      	mov	r3, r7
 800aba8:	4618      	mov	r0, r3
 800abaa:	f7ff ff6b 	bl	800aa84 <prvSampleTimeNow>
 800abae:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2b09      	cmp	r3, #9
 800abb4:	f200 8096 	bhi.w	800ace4 <prvProcessReceivedCommands+0x19c>
 800abb8:	a201      	add	r2, pc, #4	; (adr r2, 800abc0 <prvProcessReceivedCommands+0x78>)
 800abba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abbe:	bf00      	nop
 800abc0:	0800abe9 	.word	0x0800abe9
 800abc4:	0800abe9 	.word	0x0800abe9
 800abc8:	0800abe9 	.word	0x0800abe9
 800abcc:	0800ac5d 	.word	0x0800ac5d
 800abd0:	0800ac71 	.word	0x0800ac71
 800abd4:	0800acbb 	.word	0x0800acbb
 800abd8:	0800abe9 	.word	0x0800abe9
 800abdc:	0800abe9 	.word	0x0800abe9
 800abe0:	0800ac5d 	.word	0x0800ac5d
 800abe4:	0800ac71 	.word	0x0800ac71
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800abe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800abee:	f043 0301 	orr.w	r3, r3, #1
 800abf2:	b2da      	uxtb	r2, r3
 800abf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800abfa:	68ba      	ldr	r2, [r7, #8]
 800abfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abfe:	699b      	ldr	r3, [r3, #24]
 800ac00:	18d1      	adds	r1, r2, r3
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac08:	f7ff ff5c 	bl	800aac4 <prvInsertTimerInActiveList>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d069      	beq.n	800ace6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac14:	6a1b      	ldr	r3, [r3, #32]
 800ac16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac20:	f003 0304 	and.w	r3, r3, #4
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d05e      	beq.n	800ace6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ac28:	68ba      	ldr	r2, [r7, #8]
 800ac2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	441a      	add	r2, r3
 800ac30:	2300      	movs	r3, #0
 800ac32:	9300      	str	r3, [sp, #0]
 800ac34:	2300      	movs	r3, #0
 800ac36:	2100      	movs	r1, #0
 800ac38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac3a:	f7ff fe05 	bl	800a848 <xTimerGenericCommand>
 800ac3e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ac40:	6a3b      	ldr	r3, [r7, #32]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d14f      	bne.n	800ace6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ac46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac4a:	f383 8811 	msr	BASEPRI, r3
 800ac4e:	f3bf 8f6f 	isb	sy
 800ac52:	f3bf 8f4f 	dsb	sy
 800ac56:	61bb      	str	r3, [r7, #24]
}
 800ac58:	bf00      	nop
 800ac5a:	e7fe      	b.n	800ac5a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac62:	f023 0301 	bic.w	r3, r3, #1
 800ac66:	b2da      	uxtb	r2, r3
 800ac68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ac6e:	e03a      	b.n	800ace6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ac70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac76:	f043 0301 	orr.w	r3, r3, #1
 800ac7a:	b2da      	uxtb	r2, r3
 800ac7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ac82:	68ba      	ldr	r2, [r7, #8]
 800ac84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac86:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ac88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac8a:	699b      	ldr	r3, [r3, #24]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d10a      	bne.n	800aca6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ac90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac94:	f383 8811 	msr	BASEPRI, r3
 800ac98:	f3bf 8f6f 	isb	sy
 800ac9c:	f3bf 8f4f 	dsb	sy
 800aca0:	617b      	str	r3, [r7, #20]
}
 800aca2:	bf00      	nop
 800aca4:	e7fe      	b.n	800aca4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca8:	699a      	ldr	r2, [r3, #24]
 800acaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acac:	18d1      	adds	r1, r2, r3
 800acae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acb4:	f7ff ff06 	bl	800aac4 <prvInsertTimerInActiveList>
					break;
 800acb8:	e015      	b.n	800ace6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800acba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800acc0:	f003 0302 	and.w	r3, r3, #2
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d103      	bne.n	800acd0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800acc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acca:	f000 fbe1 	bl	800b490 <vPortFree>
 800acce:	e00a      	b.n	800ace6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800acd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800acd6:	f023 0301 	bic.w	r3, r3, #1
 800acda:	b2da      	uxtb	r2, r3
 800acdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ace2:	e000      	b.n	800ace6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800ace4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ace6:	4b08      	ldr	r3, [pc, #32]	; (800ad08 <prvProcessReceivedCommands+0x1c0>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	1d39      	adds	r1, r7, #4
 800acec:	2200      	movs	r2, #0
 800acee:	4618      	mov	r0, r3
 800acf0:	f7fe fbc8 	bl	8009484 <xQueueReceive>
 800acf4:	4603      	mov	r3, r0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	f47f af2a 	bne.w	800ab50 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800acfc:	bf00      	nop
 800acfe:	bf00      	nop
 800ad00:	3730      	adds	r7, #48	; 0x30
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	20001580 	.word	0x20001580

0800ad0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b088      	sub	sp, #32
 800ad10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad12:	e048      	b.n	800ada6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad14:	4b2d      	ldr	r3, [pc, #180]	; (800adcc <prvSwitchTimerLists+0xc0>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	68db      	ldr	r3, [r3, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad1e:	4b2b      	ldr	r3, [pc, #172]	; (800adcc <prvSwitchTimerLists+0xc0>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	68db      	ldr	r3, [r3, #12]
 800ad24:	68db      	ldr	r3, [r3, #12]
 800ad26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	3304      	adds	r3, #4
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f7fe f83d 	bl	8008dac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	6a1b      	ldr	r3, [r3, #32]
 800ad36:	68f8      	ldr	r0, [r7, #12]
 800ad38:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad40:	f003 0304 	and.w	r3, r3, #4
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d02e      	beq.n	800ada6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	699b      	ldr	r3, [r3, #24]
 800ad4c:	693a      	ldr	r2, [r7, #16]
 800ad4e:	4413      	add	r3, r2
 800ad50:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ad52:	68ba      	ldr	r2, [r7, #8]
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d90e      	bls.n	800ad78 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	68ba      	ldr	r2, [r7, #8]
 800ad5e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	68fa      	ldr	r2, [r7, #12]
 800ad64:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad66:	4b19      	ldr	r3, [pc, #100]	; (800adcc <prvSwitchTimerLists+0xc0>)
 800ad68:	681a      	ldr	r2, [r3, #0]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	3304      	adds	r3, #4
 800ad6e:	4619      	mov	r1, r3
 800ad70:	4610      	mov	r0, r2
 800ad72:	f7fd ffe2 	bl	8008d3a <vListInsert>
 800ad76:	e016      	b.n	800ada6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad78:	2300      	movs	r3, #0
 800ad7a:	9300      	str	r3, [sp, #0]
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	693a      	ldr	r2, [r7, #16]
 800ad80:	2100      	movs	r1, #0
 800ad82:	68f8      	ldr	r0, [r7, #12]
 800ad84:	f7ff fd60 	bl	800a848 <xTimerGenericCommand>
 800ad88:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d10a      	bne.n	800ada6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ad90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad94:	f383 8811 	msr	BASEPRI, r3
 800ad98:	f3bf 8f6f 	isb	sy
 800ad9c:	f3bf 8f4f 	dsb	sy
 800ada0:	603b      	str	r3, [r7, #0]
}
 800ada2:	bf00      	nop
 800ada4:	e7fe      	b.n	800ada4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ada6:	4b09      	ldr	r3, [pc, #36]	; (800adcc <prvSwitchTimerLists+0xc0>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d1b1      	bne.n	800ad14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800adb0:	4b06      	ldr	r3, [pc, #24]	; (800adcc <prvSwitchTimerLists+0xc0>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800adb6:	4b06      	ldr	r3, [pc, #24]	; (800add0 <prvSwitchTimerLists+0xc4>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	4a04      	ldr	r2, [pc, #16]	; (800adcc <prvSwitchTimerLists+0xc0>)
 800adbc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800adbe:	4a04      	ldr	r2, [pc, #16]	; (800add0 <prvSwitchTimerLists+0xc4>)
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	6013      	str	r3, [r2, #0]
}
 800adc4:	bf00      	nop
 800adc6:	3718      	adds	r7, #24
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}
 800adcc:	20001578 	.word	0x20001578
 800add0:	2000157c 	.word	0x2000157c

0800add4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800adda:	f000 f96b 	bl	800b0b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800adde:	4b15      	ldr	r3, [pc, #84]	; (800ae34 <prvCheckForValidListAndQueue+0x60>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d120      	bne.n	800ae28 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ade6:	4814      	ldr	r0, [pc, #80]	; (800ae38 <prvCheckForValidListAndQueue+0x64>)
 800ade8:	f7fd ff56 	bl	8008c98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800adec:	4813      	ldr	r0, [pc, #76]	; (800ae3c <prvCheckForValidListAndQueue+0x68>)
 800adee:	f7fd ff53 	bl	8008c98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800adf2:	4b13      	ldr	r3, [pc, #76]	; (800ae40 <prvCheckForValidListAndQueue+0x6c>)
 800adf4:	4a10      	ldr	r2, [pc, #64]	; (800ae38 <prvCheckForValidListAndQueue+0x64>)
 800adf6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800adf8:	4b12      	ldr	r3, [pc, #72]	; (800ae44 <prvCheckForValidListAndQueue+0x70>)
 800adfa:	4a10      	ldr	r2, [pc, #64]	; (800ae3c <prvCheckForValidListAndQueue+0x68>)
 800adfc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800adfe:	2300      	movs	r3, #0
 800ae00:	9300      	str	r3, [sp, #0]
 800ae02:	4b11      	ldr	r3, [pc, #68]	; (800ae48 <prvCheckForValidListAndQueue+0x74>)
 800ae04:	4a11      	ldr	r2, [pc, #68]	; (800ae4c <prvCheckForValidListAndQueue+0x78>)
 800ae06:	2110      	movs	r1, #16
 800ae08:	200a      	movs	r0, #10
 800ae0a:	f7fe f861 	bl	8008ed0 <xQueueGenericCreateStatic>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	4a08      	ldr	r2, [pc, #32]	; (800ae34 <prvCheckForValidListAndQueue+0x60>)
 800ae12:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ae14:	4b07      	ldr	r3, [pc, #28]	; (800ae34 <prvCheckForValidListAndQueue+0x60>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d005      	beq.n	800ae28 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ae1c:	4b05      	ldr	r3, [pc, #20]	; (800ae34 <prvCheckForValidListAndQueue+0x60>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	490b      	ldr	r1, [pc, #44]	; (800ae50 <prvCheckForValidListAndQueue+0x7c>)
 800ae22:	4618      	mov	r0, r3
 800ae24:	f7fe fd42 	bl	80098ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae28:	f000 f974 	bl	800b114 <vPortExitCritical>
}
 800ae2c:	bf00      	nop
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
 800ae32:	bf00      	nop
 800ae34:	20001580 	.word	0x20001580
 800ae38:	20001550 	.word	0x20001550
 800ae3c:	20001564 	.word	0x20001564
 800ae40:	20001578 	.word	0x20001578
 800ae44:	2000157c 	.word	0x2000157c
 800ae48:	2000162c 	.word	0x2000162c
 800ae4c:	2000158c 	.word	0x2000158c
 800ae50:	0800f578 	.word	0x0800f578

0800ae54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ae54:	b480      	push	{r7}
 800ae56:	b085      	sub	sp, #20
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	60f8      	str	r0, [r7, #12]
 800ae5c:	60b9      	str	r1, [r7, #8]
 800ae5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	3b04      	subs	r3, #4
 800ae64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ae6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	3b04      	subs	r3, #4
 800ae72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	f023 0201 	bic.w	r2, r3, #1
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	3b04      	subs	r3, #4
 800ae82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ae84:	4a0c      	ldr	r2, [pc, #48]	; (800aeb8 <pxPortInitialiseStack+0x64>)
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	3b14      	subs	r3, #20
 800ae8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	3b04      	subs	r3, #4
 800ae9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f06f 0202 	mvn.w	r2, #2
 800aea2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	3b20      	subs	r3, #32
 800aea8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3714      	adds	r7, #20
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr
 800aeb8:	0800aebd 	.word	0x0800aebd

0800aebc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aebc:	b480      	push	{r7}
 800aebe:	b085      	sub	sp, #20
 800aec0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aec2:	2300      	movs	r3, #0
 800aec4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aec6:	4b12      	ldr	r3, [pc, #72]	; (800af10 <prvTaskExitError+0x54>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aece:	d00a      	beq.n	800aee6 <prvTaskExitError+0x2a>
	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aed4:	f383 8811 	msr	BASEPRI, r3
 800aed8:	f3bf 8f6f 	isb	sy
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	60fb      	str	r3, [r7, #12]
}
 800aee2:	bf00      	nop
 800aee4:	e7fe      	b.n	800aee4 <prvTaskExitError+0x28>
	__asm volatile
 800aee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeea:	f383 8811 	msr	BASEPRI, r3
 800aeee:	f3bf 8f6f 	isb	sy
 800aef2:	f3bf 8f4f 	dsb	sy
 800aef6:	60bb      	str	r3, [r7, #8]
}
 800aef8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aefa:	bf00      	nop
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d0fc      	beq.n	800aefc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800af02:	bf00      	nop
 800af04:	bf00      	nop
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr
 800af10:	20000010 	.word	0x20000010
	...

0800af20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af20:	4b07      	ldr	r3, [pc, #28]	; (800af40 <pxCurrentTCBConst2>)
 800af22:	6819      	ldr	r1, [r3, #0]
 800af24:	6808      	ldr	r0, [r1, #0]
 800af26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af2a:	f380 8809 	msr	PSP, r0
 800af2e:	f3bf 8f6f 	isb	sy
 800af32:	f04f 0000 	mov.w	r0, #0
 800af36:	f380 8811 	msr	BASEPRI, r0
 800af3a:	4770      	bx	lr
 800af3c:	f3af 8000 	nop.w

0800af40 <pxCurrentTCBConst2>:
 800af40:	20001050 	.word	0x20001050
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800af44:	bf00      	nop
 800af46:	bf00      	nop

0800af48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800af48:	4808      	ldr	r0, [pc, #32]	; (800af6c <prvPortStartFirstTask+0x24>)
 800af4a:	6800      	ldr	r0, [r0, #0]
 800af4c:	6800      	ldr	r0, [r0, #0]
 800af4e:	f380 8808 	msr	MSP, r0
 800af52:	f04f 0000 	mov.w	r0, #0
 800af56:	f380 8814 	msr	CONTROL, r0
 800af5a:	b662      	cpsie	i
 800af5c:	b661      	cpsie	f
 800af5e:	f3bf 8f4f 	dsb	sy
 800af62:	f3bf 8f6f 	isb	sy
 800af66:	df00      	svc	0
 800af68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800af6a:	bf00      	nop
 800af6c:	e000ed08 	.word	0xe000ed08

0800af70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b086      	sub	sp, #24
 800af74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800af76:	4b46      	ldr	r3, [pc, #280]	; (800b090 <xPortStartScheduler+0x120>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4a46      	ldr	r2, [pc, #280]	; (800b094 <xPortStartScheduler+0x124>)
 800af7c:	4293      	cmp	r3, r2
 800af7e:	d10a      	bne.n	800af96 <xPortStartScheduler+0x26>
	__asm volatile
 800af80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af84:	f383 8811 	msr	BASEPRI, r3
 800af88:	f3bf 8f6f 	isb	sy
 800af8c:	f3bf 8f4f 	dsb	sy
 800af90:	613b      	str	r3, [r7, #16]
}
 800af92:	bf00      	nop
 800af94:	e7fe      	b.n	800af94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800af96:	4b3e      	ldr	r3, [pc, #248]	; (800b090 <xPortStartScheduler+0x120>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4a3f      	ldr	r2, [pc, #252]	; (800b098 <xPortStartScheduler+0x128>)
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d10a      	bne.n	800afb6 <xPortStartScheduler+0x46>
	__asm volatile
 800afa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afa4:	f383 8811 	msr	BASEPRI, r3
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	f3bf 8f4f 	dsb	sy
 800afb0:	60fb      	str	r3, [r7, #12]
}
 800afb2:	bf00      	nop
 800afb4:	e7fe      	b.n	800afb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800afb6:	4b39      	ldr	r3, [pc, #228]	; (800b09c <xPortStartScheduler+0x12c>)
 800afb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	781b      	ldrb	r3, [r3, #0]
 800afbe:	b2db      	uxtb	r3, r3
 800afc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	22ff      	movs	r2, #255	; 0xff
 800afc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800afd0:	78fb      	ldrb	r3, [r7, #3]
 800afd2:	b2db      	uxtb	r3, r3
 800afd4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800afd8:	b2da      	uxtb	r2, r3
 800afda:	4b31      	ldr	r3, [pc, #196]	; (800b0a0 <xPortStartScheduler+0x130>)
 800afdc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800afde:	4b31      	ldr	r3, [pc, #196]	; (800b0a4 <xPortStartScheduler+0x134>)
 800afe0:	2207      	movs	r2, #7
 800afe2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800afe4:	e009      	b.n	800affa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800afe6:	4b2f      	ldr	r3, [pc, #188]	; (800b0a4 <xPortStartScheduler+0x134>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	3b01      	subs	r3, #1
 800afec:	4a2d      	ldr	r2, [pc, #180]	; (800b0a4 <xPortStartScheduler+0x134>)
 800afee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aff0:	78fb      	ldrb	r3, [r7, #3]
 800aff2:	b2db      	uxtb	r3, r3
 800aff4:	005b      	lsls	r3, r3, #1
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800affa:	78fb      	ldrb	r3, [r7, #3]
 800affc:	b2db      	uxtb	r3, r3
 800affe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b002:	2b80      	cmp	r3, #128	; 0x80
 800b004:	d0ef      	beq.n	800afe6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b006:	4b27      	ldr	r3, [pc, #156]	; (800b0a4 <xPortStartScheduler+0x134>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f1c3 0307 	rsb	r3, r3, #7
 800b00e:	2b04      	cmp	r3, #4
 800b010:	d00a      	beq.n	800b028 <xPortStartScheduler+0xb8>
	__asm volatile
 800b012:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b016:	f383 8811 	msr	BASEPRI, r3
 800b01a:	f3bf 8f6f 	isb	sy
 800b01e:	f3bf 8f4f 	dsb	sy
 800b022:	60bb      	str	r3, [r7, #8]
}
 800b024:	bf00      	nop
 800b026:	e7fe      	b.n	800b026 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b028:	4b1e      	ldr	r3, [pc, #120]	; (800b0a4 <xPortStartScheduler+0x134>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	021b      	lsls	r3, r3, #8
 800b02e:	4a1d      	ldr	r2, [pc, #116]	; (800b0a4 <xPortStartScheduler+0x134>)
 800b030:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b032:	4b1c      	ldr	r3, [pc, #112]	; (800b0a4 <xPortStartScheduler+0x134>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b03a:	4a1a      	ldr	r2, [pc, #104]	; (800b0a4 <xPortStartScheduler+0x134>)
 800b03c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	b2da      	uxtb	r2, r3
 800b042:	697b      	ldr	r3, [r7, #20]
 800b044:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b046:	4b18      	ldr	r3, [pc, #96]	; (800b0a8 <xPortStartScheduler+0x138>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4a17      	ldr	r2, [pc, #92]	; (800b0a8 <xPortStartScheduler+0x138>)
 800b04c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b050:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b052:	4b15      	ldr	r3, [pc, #84]	; (800b0a8 <xPortStartScheduler+0x138>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	4a14      	ldr	r2, [pc, #80]	; (800b0a8 <xPortStartScheduler+0x138>)
 800b058:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b05c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b05e:	f000 f8dd 	bl	800b21c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b062:	4b12      	ldr	r3, [pc, #72]	; (800b0ac <xPortStartScheduler+0x13c>)
 800b064:	2200      	movs	r2, #0
 800b066:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b068:	f000 f8fc 	bl	800b264 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b06c:	4b10      	ldr	r3, [pc, #64]	; (800b0b0 <xPortStartScheduler+0x140>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	4a0f      	ldr	r2, [pc, #60]	; (800b0b0 <xPortStartScheduler+0x140>)
 800b072:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b076:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b078:	f7ff ff66 	bl	800af48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b07c:	f7ff f850 	bl	800a120 <vTaskSwitchContext>
	prvTaskExitError();
 800b080:	f7ff ff1c 	bl	800aebc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b084:	2300      	movs	r3, #0
}
 800b086:	4618      	mov	r0, r3
 800b088:	3718      	adds	r7, #24
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	bf00      	nop
 800b090:	e000ed00 	.word	0xe000ed00
 800b094:	410fc271 	.word	0x410fc271
 800b098:	410fc270 	.word	0x410fc270
 800b09c:	e000e400 	.word	0xe000e400
 800b0a0:	2000167c 	.word	0x2000167c
 800b0a4:	20001680 	.word	0x20001680
 800b0a8:	e000ed20 	.word	0xe000ed20
 800b0ac:	20000010 	.word	0x20000010
 800b0b0:	e000ef34 	.word	0xe000ef34

0800b0b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
	__asm volatile
 800b0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0be:	f383 8811 	msr	BASEPRI, r3
 800b0c2:	f3bf 8f6f 	isb	sy
 800b0c6:	f3bf 8f4f 	dsb	sy
 800b0ca:	607b      	str	r3, [r7, #4]
}
 800b0cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b0ce:	4b0f      	ldr	r3, [pc, #60]	; (800b10c <vPortEnterCritical+0x58>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	3301      	adds	r3, #1
 800b0d4:	4a0d      	ldr	r2, [pc, #52]	; (800b10c <vPortEnterCritical+0x58>)
 800b0d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b0d8:	4b0c      	ldr	r3, [pc, #48]	; (800b10c <vPortEnterCritical+0x58>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2b01      	cmp	r3, #1
 800b0de:	d10f      	bne.n	800b100 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b0e0:	4b0b      	ldr	r3, [pc, #44]	; (800b110 <vPortEnterCritical+0x5c>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	b2db      	uxtb	r3, r3
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d00a      	beq.n	800b100 <vPortEnterCritical+0x4c>
	__asm volatile
 800b0ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0ee:	f383 8811 	msr	BASEPRI, r3
 800b0f2:	f3bf 8f6f 	isb	sy
 800b0f6:	f3bf 8f4f 	dsb	sy
 800b0fa:	603b      	str	r3, [r7, #0]
}
 800b0fc:	bf00      	nop
 800b0fe:	e7fe      	b.n	800b0fe <vPortEnterCritical+0x4a>
	}
}
 800b100:	bf00      	nop
 800b102:	370c      	adds	r7, #12
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr
 800b10c:	20000010 	.word	0x20000010
 800b110:	e000ed04 	.word	0xe000ed04

0800b114 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b114:	b480      	push	{r7}
 800b116:	b083      	sub	sp, #12
 800b118:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b11a:	4b12      	ldr	r3, [pc, #72]	; (800b164 <vPortExitCritical+0x50>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d10a      	bne.n	800b138 <vPortExitCritical+0x24>
	__asm volatile
 800b122:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b126:	f383 8811 	msr	BASEPRI, r3
 800b12a:	f3bf 8f6f 	isb	sy
 800b12e:	f3bf 8f4f 	dsb	sy
 800b132:	607b      	str	r3, [r7, #4]
}
 800b134:	bf00      	nop
 800b136:	e7fe      	b.n	800b136 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b138:	4b0a      	ldr	r3, [pc, #40]	; (800b164 <vPortExitCritical+0x50>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	3b01      	subs	r3, #1
 800b13e:	4a09      	ldr	r2, [pc, #36]	; (800b164 <vPortExitCritical+0x50>)
 800b140:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b142:	4b08      	ldr	r3, [pc, #32]	; (800b164 <vPortExitCritical+0x50>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d105      	bne.n	800b156 <vPortExitCritical+0x42>
 800b14a:	2300      	movs	r3, #0
 800b14c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	f383 8811 	msr	BASEPRI, r3
}
 800b154:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b156:	bf00      	nop
 800b158:	370c      	adds	r7, #12
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr
 800b162:	bf00      	nop
 800b164:	20000010 	.word	0x20000010
	...

0800b170 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b170:	f3ef 8009 	mrs	r0, PSP
 800b174:	f3bf 8f6f 	isb	sy
 800b178:	4b15      	ldr	r3, [pc, #84]	; (800b1d0 <pxCurrentTCBConst>)
 800b17a:	681a      	ldr	r2, [r3, #0]
 800b17c:	f01e 0f10 	tst.w	lr, #16
 800b180:	bf08      	it	eq
 800b182:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b186:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18a:	6010      	str	r0, [r2, #0]
 800b18c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b190:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b194:	f380 8811 	msr	BASEPRI, r0
 800b198:	f3bf 8f4f 	dsb	sy
 800b19c:	f3bf 8f6f 	isb	sy
 800b1a0:	f7fe ffbe 	bl	800a120 <vTaskSwitchContext>
 800b1a4:	f04f 0000 	mov.w	r0, #0
 800b1a8:	f380 8811 	msr	BASEPRI, r0
 800b1ac:	bc09      	pop	{r0, r3}
 800b1ae:	6819      	ldr	r1, [r3, #0]
 800b1b0:	6808      	ldr	r0, [r1, #0]
 800b1b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1b6:	f01e 0f10 	tst.w	lr, #16
 800b1ba:	bf08      	it	eq
 800b1bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b1c0:	f380 8809 	msr	PSP, r0
 800b1c4:	f3bf 8f6f 	isb	sy
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop
 800b1cc:	f3af 8000 	nop.w

0800b1d0 <pxCurrentTCBConst>:
 800b1d0:	20001050 	.word	0x20001050
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b1d4:	bf00      	nop
 800b1d6:	bf00      	nop

0800b1d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b082      	sub	sp, #8
 800b1dc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e2:	f383 8811 	msr	BASEPRI, r3
 800b1e6:	f3bf 8f6f 	isb	sy
 800b1ea:	f3bf 8f4f 	dsb	sy
 800b1ee:	607b      	str	r3, [r7, #4]
}
 800b1f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b1f2:	f7fe fedb 	bl	8009fac <xTaskIncrementTick>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d003      	beq.n	800b204 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b1fc:	4b06      	ldr	r3, [pc, #24]	; (800b218 <xPortSysTickHandler+0x40>)
 800b1fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b202:	601a      	str	r2, [r3, #0]
 800b204:	2300      	movs	r3, #0
 800b206:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	f383 8811 	msr	BASEPRI, r3
}
 800b20e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b210:	bf00      	nop
 800b212:	3708      	adds	r7, #8
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}
 800b218:	e000ed04 	.word	0xe000ed04

0800b21c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b21c:	b480      	push	{r7}
 800b21e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b220:	4b0b      	ldr	r3, [pc, #44]	; (800b250 <vPortSetupTimerInterrupt+0x34>)
 800b222:	2200      	movs	r2, #0
 800b224:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b226:	4b0b      	ldr	r3, [pc, #44]	; (800b254 <vPortSetupTimerInterrupt+0x38>)
 800b228:	2200      	movs	r2, #0
 800b22a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b22c:	4b0a      	ldr	r3, [pc, #40]	; (800b258 <vPortSetupTimerInterrupt+0x3c>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a0a      	ldr	r2, [pc, #40]	; (800b25c <vPortSetupTimerInterrupt+0x40>)
 800b232:	fba2 2303 	umull	r2, r3, r2, r3
 800b236:	099b      	lsrs	r3, r3, #6
 800b238:	4a09      	ldr	r2, [pc, #36]	; (800b260 <vPortSetupTimerInterrupt+0x44>)
 800b23a:	3b01      	subs	r3, #1
 800b23c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b23e:	4b04      	ldr	r3, [pc, #16]	; (800b250 <vPortSetupTimerInterrupt+0x34>)
 800b240:	2207      	movs	r2, #7
 800b242:	601a      	str	r2, [r3, #0]
}
 800b244:	bf00      	nop
 800b246:	46bd      	mov	sp, r7
 800b248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24c:	4770      	bx	lr
 800b24e:	bf00      	nop
 800b250:	e000e010 	.word	0xe000e010
 800b254:	e000e018 	.word	0xe000e018
 800b258:	20000004 	.word	0x20000004
 800b25c:	10624dd3 	.word	0x10624dd3
 800b260:	e000e014 	.word	0xe000e014

0800b264 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b264:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b274 <vPortEnableVFP+0x10>
 800b268:	6801      	ldr	r1, [r0, #0]
 800b26a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b26e:	6001      	str	r1, [r0, #0]
 800b270:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b272:	bf00      	nop
 800b274:	e000ed88 	.word	0xe000ed88

0800b278 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b278:	b480      	push	{r7}
 800b27a:	b085      	sub	sp, #20
 800b27c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b27e:	f3ef 8305 	mrs	r3, IPSR
 800b282:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2b0f      	cmp	r3, #15
 800b288:	d914      	bls.n	800b2b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b28a:	4a17      	ldr	r2, [pc, #92]	; (800b2e8 <vPortValidateInterruptPriority+0x70>)
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	4413      	add	r3, r2
 800b290:	781b      	ldrb	r3, [r3, #0]
 800b292:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b294:	4b15      	ldr	r3, [pc, #84]	; (800b2ec <vPortValidateInterruptPriority+0x74>)
 800b296:	781b      	ldrb	r3, [r3, #0]
 800b298:	7afa      	ldrb	r2, [r7, #11]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d20a      	bcs.n	800b2b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b29e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2a2:	f383 8811 	msr	BASEPRI, r3
 800b2a6:	f3bf 8f6f 	isb	sy
 800b2aa:	f3bf 8f4f 	dsb	sy
 800b2ae:	607b      	str	r3, [r7, #4]
}
 800b2b0:	bf00      	nop
 800b2b2:	e7fe      	b.n	800b2b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b2b4:	4b0e      	ldr	r3, [pc, #56]	; (800b2f0 <vPortValidateInterruptPriority+0x78>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b2bc:	4b0d      	ldr	r3, [pc, #52]	; (800b2f4 <vPortValidateInterruptPriority+0x7c>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	d90a      	bls.n	800b2da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c8:	f383 8811 	msr	BASEPRI, r3
 800b2cc:	f3bf 8f6f 	isb	sy
 800b2d0:	f3bf 8f4f 	dsb	sy
 800b2d4:	603b      	str	r3, [r7, #0]
}
 800b2d6:	bf00      	nop
 800b2d8:	e7fe      	b.n	800b2d8 <vPortValidateInterruptPriority+0x60>
	}
 800b2da:	bf00      	nop
 800b2dc:	3714      	adds	r7, #20
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e4:	4770      	bx	lr
 800b2e6:	bf00      	nop
 800b2e8:	e000e3f0 	.word	0xe000e3f0
 800b2ec:	2000167c 	.word	0x2000167c
 800b2f0:	e000ed0c 	.word	0xe000ed0c
 800b2f4:	20001680 	.word	0x20001680

0800b2f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b08a      	sub	sp, #40	; 0x28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b300:	2300      	movs	r3, #0
 800b302:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b304:	f7fe fd96 	bl	8009e34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b308:	4b5b      	ldr	r3, [pc, #364]	; (800b478 <pvPortMalloc+0x180>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d101      	bne.n	800b314 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b310:	f000 f920 	bl	800b554 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b314:	4b59      	ldr	r3, [pc, #356]	; (800b47c <pvPortMalloc+0x184>)
 800b316:	681a      	ldr	r2, [r3, #0]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	4013      	ands	r3, r2
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	f040 8093 	bne.w	800b448 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d01d      	beq.n	800b364 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b328:	2208      	movs	r2, #8
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	4413      	add	r3, r2
 800b32e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f003 0307 	and.w	r3, r3, #7
 800b336:	2b00      	cmp	r3, #0
 800b338:	d014      	beq.n	800b364 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f023 0307 	bic.w	r3, r3, #7
 800b340:	3308      	adds	r3, #8
 800b342:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f003 0307 	and.w	r3, r3, #7
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d00a      	beq.n	800b364 <pvPortMalloc+0x6c>
	__asm volatile
 800b34e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b352:	f383 8811 	msr	BASEPRI, r3
 800b356:	f3bf 8f6f 	isb	sy
 800b35a:	f3bf 8f4f 	dsb	sy
 800b35e:	617b      	str	r3, [r7, #20]
}
 800b360:	bf00      	nop
 800b362:	e7fe      	b.n	800b362 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d06e      	beq.n	800b448 <pvPortMalloc+0x150>
 800b36a:	4b45      	ldr	r3, [pc, #276]	; (800b480 <pvPortMalloc+0x188>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	429a      	cmp	r2, r3
 800b372:	d869      	bhi.n	800b448 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b374:	4b43      	ldr	r3, [pc, #268]	; (800b484 <pvPortMalloc+0x18c>)
 800b376:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b378:	4b42      	ldr	r3, [pc, #264]	; (800b484 <pvPortMalloc+0x18c>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b37e:	e004      	b.n	800b38a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b382:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b38a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	429a      	cmp	r2, r3
 800b392:	d903      	bls.n	800b39c <pvPortMalloc+0xa4>
 800b394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d1f1      	bne.n	800b380 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b39c:	4b36      	ldr	r3, [pc, #216]	; (800b478 <pvPortMalloc+0x180>)
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d050      	beq.n	800b448 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b3a6:	6a3b      	ldr	r3, [r7, #32]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	2208      	movs	r2, #8
 800b3ac:	4413      	add	r3, r2
 800b3ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b2:	681a      	ldr	r2, [r3, #0]
 800b3b4:	6a3b      	ldr	r3, [r7, #32]
 800b3b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ba:	685a      	ldr	r2, [r3, #4]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	1ad2      	subs	r2, r2, r3
 800b3c0:	2308      	movs	r3, #8
 800b3c2:	005b      	lsls	r3, r3, #1
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d91f      	bls.n	800b408 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b3c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	f003 0307 	and.w	r3, r3, #7
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d00a      	beq.n	800b3f0 <pvPortMalloc+0xf8>
	__asm volatile
 800b3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3de:	f383 8811 	msr	BASEPRI, r3
 800b3e2:	f3bf 8f6f 	isb	sy
 800b3e6:	f3bf 8f4f 	dsb	sy
 800b3ea:	613b      	str	r3, [r7, #16]
}
 800b3ec:	bf00      	nop
 800b3ee:	e7fe      	b.n	800b3ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3f2:	685a      	ldr	r2, [r3, #4]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	1ad2      	subs	r2, r2, r3
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b3fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b402:	69b8      	ldr	r0, [r7, #24]
 800b404:	f000 f908 	bl	800b618 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b408:	4b1d      	ldr	r3, [pc, #116]	; (800b480 <pvPortMalloc+0x188>)
 800b40a:	681a      	ldr	r2, [r3, #0]
 800b40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b40e:	685b      	ldr	r3, [r3, #4]
 800b410:	1ad3      	subs	r3, r2, r3
 800b412:	4a1b      	ldr	r2, [pc, #108]	; (800b480 <pvPortMalloc+0x188>)
 800b414:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b416:	4b1a      	ldr	r3, [pc, #104]	; (800b480 <pvPortMalloc+0x188>)
 800b418:	681a      	ldr	r2, [r3, #0]
 800b41a:	4b1b      	ldr	r3, [pc, #108]	; (800b488 <pvPortMalloc+0x190>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	429a      	cmp	r2, r3
 800b420:	d203      	bcs.n	800b42a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b422:	4b17      	ldr	r3, [pc, #92]	; (800b480 <pvPortMalloc+0x188>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	4a18      	ldr	r2, [pc, #96]	; (800b488 <pvPortMalloc+0x190>)
 800b428:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42c:	685a      	ldr	r2, [r3, #4]
 800b42e:	4b13      	ldr	r3, [pc, #76]	; (800b47c <pvPortMalloc+0x184>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	431a      	orrs	r2, r3
 800b434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b436:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b43a:	2200      	movs	r2, #0
 800b43c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b43e:	4b13      	ldr	r3, [pc, #76]	; (800b48c <pvPortMalloc+0x194>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	3301      	adds	r3, #1
 800b444:	4a11      	ldr	r2, [pc, #68]	; (800b48c <pvPortMalloc+0x194>)
 800b446:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b448:	f7fe fd02 	bl	8009e50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b44c:	69fb      	ldr	r3, [r7, #28]
 800b44e:	f003 0307 	and.w	r3, r3, #7
 800b452:	2b00      	cmp	r3, #0
 800b454:	d00a      	beq.n	800b46c <pvPortMalloc+0x174>
	__asm volatile
 800b456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b45a:	f383 8811 	msr	BASEPRI, r3
 800b45e:	f3bf 8f6f 	isb	sy
 800b462:	f3bf 8f4f 	dsb	sy
 800b466:	60fb      	str	r3, [r7, #12]
}
 800b468:	bf00      	nop
 800b46a:	e7fe      	b.n	800b46a <pvPortMalloc+0x172>
	return pvReturn;
 800b46c:	69fb      	ldr	r3, [r7, #28]
}
 800b46e:	4618      	mov	r0, r3
 800b470:	3728      	adds	r7, #40	; 0x28
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}
 800b476:	bf00      	nop
 800b478:	2000528c 	.word	0x2000528c
 800b47c:	200052a0 	.word	0x200052a0
 800b480:	20005290 	.word	0x20005290
 800b484:	20005284 	.word	0x20005284
 800b488:	20005294 	.word	0x20005294
 800b48c:	20005298 	.word	0x20005298

0800b490 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b086      	sub	sp, #24
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d04d      	beq.n	800b53e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b4a2:	2308      	movs	r3, #8
 800b4a4:	425b      	negs	r3, r3
 800b4a6:	697a      	ldr	r2, [r7, #20]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	685a      	ldr	r2, [r3, #4]
 800b4b4:	4b24      	ldr	r3, [pc, #144]	; (800b548 <vPortFree+0xb8>)
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d10a      	bne.n	800b4d4 <vPortFree+0x44>
	__asm volatile
 800b4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c2:	f383 8811 	msr	BASEPRI, r3
 800b4c6:	f3bf 8f6f 	isb	sy
 800b4ca:	f3bf 8f4f 	dsb	sy
 800b4ce:	60fb      	str	r3, [r7, #12]
}
 800b4d0:	bf00      	nop
 800b4d2:	e7fe      	b.n	800b4d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d00a      	beq.n	800b4f2 <vPortFree+0x62>
	__asm volatile
 800b4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e0:	f383 8811 	msr	BASEPRI, r3
 800b4e4:	f3bf 8f6f 	isb	sy
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	60bb      	str	r3, [r7, #8]
}
 800b4ee:	bf00      	nop
 800b4f0:	e7fe      	b.n	800b4f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	685a      	ldr	r2, [r3, #4]
 800b4f6:	4b14      	ldr	r3, [pc, #80]	; (800b548 <vPortFree+0xb8>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	4013      	ands	r3, r2
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d01e      	beq.n	800b53e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d11a      	bne.n	800b53e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b508:	693b      	ldr	r3, [r7, #16]
 800b50a:	685a      	ldr	r2, [r3, #4]
 800b50c:	4b0e      	ldr	r3, [pc, #56]	; (800b548 <vPortFree+0xb8>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	43db      	mvns	r3, r3
 800b512:	401a      	ands	r2, r3
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b518:	f7fe fc8c 	bl	8009e34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	685a      	ldr	r2, [r3, #4]
 800b520:	4b0a      	ldr	r3, [pc, #40]	; (800b54c <vPortFree+0xbc>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4413      	add	r3, r2
 800b526:	4a09      	ldr	r2, [pc, #36]	; (800b54c <vPortFree+0xbc>)
 800b528:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b52a:	6938      	ldr	r0, [r7, #16]
 800b52c:	f000 f874 	bl	800b618 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b530:	4b07      	ldr	r3, [pc, #28]	; (800b550 <vPortFree+0xc0>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	3301      	adds	r3, #1
 800b536:	4a06      	ldr	r2, [pc, #24]	; (800b550 <vPortFree+0xc0>)
 800b538:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b53a:	f7fe fc89 	bl	8009e50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b53e:	bf00      	nop
 800b540:	3718      	adds	r7, #24
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}
 800b546:	bf00      	nop
 800b548:	200052a0 	.word	0x200052a0
 800b54c:	20005290 	.word	0x20005290
 800b550:	2000529c 	.word	0x2000529c

0800b554 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b554:	b480      	push	{r7}
 800b556:	b085      	sub	sp, #20
 800b558:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b55a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b55e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b560:	4b27      	ldr	r3, [pc, #156]	; (800b600 <prvHeapInit+0xac>)
 800b562:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	f003 0307 	and.w	r3, r3, #7
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d00c      	beq.n	800b588 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	3307      	adds	r3, #7
 800b572:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f023 0307 	bic.w	r3, r3, #7
 800b57a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b57c:	68ba      	ldr	r2, [r7, #8]
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	1ad3      	subs	r3, r2, r3
 800b582:	4a1f      	ldr	r2, [pc, #124]	; (800b600 <prvHeapInit+0xac>)
 800b584:	4413      	add	r3, r2
 800b586:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b58c:	4a1d      	ldr	r2, [pc, #116]	; (800b604 <prvHeapInit+0xb0>)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b592:	4b1c      	ldr	r3, [pc, #112]	; (800b604 <prvHeapInit+0xb0>)
 800b594:	2200      	movs	r2, #0
 800b596:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	68ba      	ldr	r2, [r7, #8]
 800b59c:	4413      	add	r3, r2
 800b59e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b5a0:	2208      	movs	r2, #8
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	1a9b      	subs	r3, r3, r2
 800b5a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f023 0307 	bic.w	r3, r3, #7
 800b5ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	4a15      	ldr	r2, [pc, #84]	; (800b608 <prvHeapInit+0xb4>)
 800b5b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b5b6:	4b14      	ldr	r3, [pc, #80]	; (800b608 <prvHeapInit+0xb4>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b5be:	4b12      	ldr	r3, [pc, #72]	; (800b608 <prvHeapInit+0xb4>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	68fa      	ldr	r2, [r7, #12]
 800b5ce:	1ad2      	subs	r2, r2, r3
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b5d4:	4b0c      	ldr	r3, [pc, #48]	; (800b608 <prvHeapInit+0xb4>)
 800b5d6:	681a      	ldr	r2, [r3, #0]
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	4a0a      	ldr	r2, [pc, #40]	; (800b60c <prvHeapInit+0xb8>)
 800b5e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	685b      	ldr	r3, [r3, #4]
 800b5e8:	4a09      	ldr	r2, [pc, #36]	; (800b610 <prvHeapInit+0xbc>)
 800b5ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b5ec:	4b09      	ldr	r3, [pc, #36]	; (800b614 <prvHeapInit+0xc0>)
 800b5ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b5f2:	601a      	str	r2, [r3, #0]
}
 800b5f4:	bf00      	nop
 800b5f6:	3714      	adds	r7, #20
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr
 800b600:	20001684 	.word	0x20001684
 800b604:	20005284 	.word	0x20005284
 800b608:	2000528c 	.word	0x2000528c
 800b60c:	20005294 	.word	0x20005294
 800b610:	20005290 	.word	0x20005290
 800b614:	200052a0 	.word	0x200052a0

0800b618 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b618:	b480      	push	{r7}
 800b61a:	b085      	sub	sp, #20
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b620:	4b28      	ldr	r3, [pc, #160]	; (800b6c4 <prvInsertBlockIntoFreeList+0xac>)
 800b622:	60fb      	str	r3, [r7, #12]
 800b624:	e002      	b.n	800b62c <prvInsertBlockIntoFreeList+0x14>
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	60fb      	str	r3, [r7, #12]
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	687a      	ldr	r2, [r7, #4]
 800b632:	429a      	cmp	r2, r3
 800b634:	d8f7      	bhi.n	800b626 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	685b      	ldr	r3, [r3, #4]
 800b63e:	68ba      	ldr	r2, [r7, #8]
 800b640:	4413      	add	r3, r2
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	429a      	cmp	r2, r3
 800b646:	d108      	bne.n	800b65a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	685a      	ldr	r2, [r3, #4]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	441a      	add	r2, r3
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	68ba      	ldr	r2, [r7, #8]
 800b664:	441a      	add	r2, r3
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d118      	bne.n	800b6a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	681a      	ldr	r2, [r3, #0]
 800b672:	4b15      	ldr	r3, [pc, #84]	; (800b6c8 <prvInsertBlockIntoFreeList+0xb0>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	429a      	cmp	r2, r3
 800b678:	d00d      	beq.n	800b696 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	685a      	ldr	r2, [r3, #4]
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	441a      	add	r2, r3
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	681a      	ldr	r2, [r3, #0]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	601a      	str	r2, [r3, #0]
 800b694:	e008      	b.n	800b6a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b696:	4b0c      	ldr	r3, [pc, #48]	; (800b6c8 <prvInsertBlockIntoFreeList+0xb0>)
 800b698:	681a      	ldr	r2, [r3, #0]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	601a      	str	r2, [r3, #0]
 800b69e:	e003      	b.n	800b6a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681a      	ldr	r2, [r3, #0]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b6a8:	68fa      	ldr	r2, [r7, #12]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	d002      	beq.n	800b6b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	687a      	ldr	r2, [r7, #4]
 800b6b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6b6:	bf00      	nop
 800b6b8:	3714      	adds	r7, #20
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c0:	4770      	bx	lr
 800b6c2:	bf00      	nop
 800b6c4:	20005284 	.word	0x20005284
 800b6c8:	2000528c 	.word	0x2000528c

0800b6cc <__cvt>:
 800b6cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d0:	ec55 4b10 	vmov	r4, r5, d0
 800b6d4:	2d00      	cmp	r5, #0
 800b6d6:	460e      	mov	r6, r1
 800b6d8:	4619      	mov	r1, r3
 800b6da:	462b      	mov	r3, r5
 800b6dc:	bfbb      	ittet	lt
 800b6de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b6e2:	461d      	movlt	r5, r3
 800b6e4:	2300      	movge	r3, #0
 800b6e6:	232d      	movlt	r3, #45	; 0x2d
 800b6e8:	700b      	strb	r3, [r1, #0]
 800b6ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b6f0:	4691      	mov	r9, r2
 800b6f2:	f023 0820 	bic.w	r8, r3, #32
 800b6f6:	bfbc      	itt	lt
 800b6f8:	4622      	movlt	r2, r4
 800b6fa:	4614      	movlt	r4, r2
 800b6fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b700:	d005      	beq.n	800b70e <__cvt+0x42>
 800b702:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b706:	d100      	bne.n	800b70a <__cvt+0x3e>
 800b708:	3601      	adds	r6, #1
 800b70a:	2102      	movs	r1, #2
 800b70c:	e000      	b.n	800b710 <__cvt+0x44>
 800b70e:	2103      	movs	r1, #3
 800b710:	ab03      	add	r3, sp, #12
 800b712:	9301      	str	r3, [sp, #4]
 800b714:	ab02      	add	r3, sp, #8
 800b716:	9300      	str	r3, [sp, #0]
 800b718:	ec45 4b10 	vmov	d0, r4, r5
 800b71c:	4653      	mov	r3, sl
 800b71e:	4632      	mov	r2, r6
 800b720:	f000 fdee 	bl	800c300 <_dtoa_r>
 800b724:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b728:	4607      	mov	r7, r0
 800b72a:	d102      	bne.n	800b732 <__cvt+0x66>
 800b72c:	f019 0f01 	tst.w	r9, #1
 800b730:	d022      	beq.n	800b778 <__cvt+0xac>
 800b732:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b736:	eb07 0906 	add.w	r9, r7, r6
 800b73a:	d110      	bne.n	800b75e <__cvt+0x92>
 800b73c:	783b      	ldrb	r3, [r7, #0]
 800b73e:	2b30      	cmp	r3, #48	; 0x30
 800b740:	d10a      	bne.n	800b758 <__cvt+0x8c>
 800b742:	2200      	movs	r2, #0
 800b744:	2300      	movs	r3, #0
 800b746:	4620      	mov	r0, r4
 800b748:	4629      	mov	r1, r5
 800b74a:	f7f5 f9bd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b74e:	b918      	cbnz	r0, 800b758 <__cvt+0x8c>
 800b750:	f1c6 0601 	rsb	r6, r6, #1
 800b754:	f8ca 6000 	str.w	r6, [sl]
 800b758:	f8da 3000 	ldr.w	r3, [sl]
 800b75c:	4499      	add	r9, r3
 800b75e:	2200      	movs	r2, #0
 800b760:	2300      	movs	r3, #0
 800b762:	4620      	mov	r0, r4
 800b764:	4629      	mov	r1, r5
 800b766:	f7f5 f9af 	bl	8000ac8 <__aeabi_dcmpeq>
 800b76a:	b108      	cbz	r0, 800b770 <__cvt+0xa4>
 800b76c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b770:	2230      	movs	r2, #48	; 0x30
 800b772:	9b03      	ldr	r3, [sp, #12]
 800b774:	454b      	cmp	r3, r9
 800b776:	d307      	bcc.n	800b788 <__cvt+0xbc>
 800b778:	9b03      	ldr	r3, [sp, #12]
 800b77a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b77c:	1bdb      	subs	r3, r3, r7
 800b77e:	4638      	mov	r0, r7
 800b780:	6013      	str	r3, [r2, #0]
 800b782:	b004      	add	sp, #16
 800b784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b788:	1c59      	adds	r1, r3, #1
 800b78a:	9103      	str	r1, [sp, #12]
 800b78c:	701a      	strb	r2, [r3, #0]
 800b78e:	e7f0      	b.n	800b772 <__cvt+0xa6>

0800b790 <__exponent>:
 800b790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b792:	4603      	mov	r3, r0
 800b794:	2900      	cmp	r1, #0
 800b796:	bfb8      	it	lt
 800b798:	4249      	neglt	r1, r1
 800b79a:	f803 2b02 	strb.w	r2, [r3], #2
 800b79e:	bfb4      	ite	lt
 800b7a0:	222d      	movlt	r2, #45	; 0x2d
 800b7a2:	222b      	movge	r2, #43	; 0x2b
 800b7a4:	2909      	cmp	r1, #9
 800b7a6:	7042      	strb	r2, [r0, #1]
 800b7a8:	dd2a      	ble.n	800b800 <__exponent+0x70>
 800b7aa:	f10d 0207 	add.w	r2, sp, #7
 800b7ae:	4617      	mov	r7, r2
 800b7b0:	260a      	movs	r6, #10
 800b7b2:	4694      	mov	ip, r2
 800b7b4:	fb91 f5f6 	sdiv	r5, r1, r6
 800b7b8:	fb06 1415 	mls	r4, r6, r5, r1
 800b7bc:	3430      	adds	r4, #48	; 0x30
 800b7be:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b7c2:	460c      	mov	r4, r1
 800b7c4:	2c63      	cmp	r4, #99	; 0x63
 800b7c6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800b7ca:	4629      	mov	r1, r5
 800b7cc:	dcf1      	bgt.n	800b7b2 <__exponent+0x22>
 800b7ce:	3130      	adds	r1, #48	; 0x30
 800b7d0:	f1ac 0402 	sub.w	r4, ip, #2
 800b7d4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b7d8:	1c41      	adds	r1, r0, #1
 800b7da:	4622      	mov	r2, r4
 800b7dc:	42ba      	cmp	r2, r7
 800b7de:	d30a      	bcc.n	800b7f6 <__exponent+0x66>
 800b7e0:	f10d 0209 	add.w	r2, sp, #9
 800b7e4:	eba2 020c 	sub.w	r2, r2, ip
 800b7e8:	42bc      	cmp	r4, r7
 800b7ea:	bf88      	it	hi
 800b7ec:	2200      	movhi	r2, #0
 800b7ee:	4413      	add	r3, r2
 800b7f0:	1a18      	subs	r0, r3, r0
 800b7f2:	b003      	add	sp, #12
 800b7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7f6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b7fa:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b7fe:	e7ed      	b.n	800b7dc <__exponent+0x4c>
 800b800:	2330      	movs	r3, #48	; 0x30
 800b802:	3130      	adds	r1, #48	; 0x30
 800b804:	7083      	strb	r3, [r0, #2]
 800b806:	70c1      	strb	r1, [r0, #3]
 800b808:	1d03      	adds	r3, r0, #4
 800b80a:	e7f1      	b.n	800b7f0 <__exponent+0x60>

0800b80c <_printf_float>:
 800b80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b810:	ed2d 8b02 	vpush	{d8}
 800b814:	b08d      	sub	sp, #52	; 0x34
 800b816:	460c      	mov	r4, r1
 800b818:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b81c:	4616      	mov	r6, r2
 800b81e:	461f      	mov	r7, r3
 800b820:	4605      	mov	r5, r0
 800b822:	f000 fca3 	bl	800c16c <_localeconv_r>
 800b826:	f8d0 a000 	ldr.w	sl, [r0]
 800b82a:	4650      	mov	r0, sl
 800b82c:	f7f4 fd20 	bl	8000270 <strlen>
 800b830:	2300      	movs	r3, #0
 800b832:	930a      	str	r3, [sp, #40]	; 0x28
 800b834:	6823      	ldr	r3, [r4, #0]
 800b836:	9305      	str	r3, [sp, #20]
 800b838:	f8d8 3000 	ldr.w	r3, [r8]
 800b83c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b840:	3307      	adds	r3, #7
 800b842:	f023 0307 	bic.w	r3, r3, #7
 800b846:	f103 0208 	add.w	r2, r3, #8
 800b84a:	f8c8 2000 	str.w	r2, [r8]
 800b84e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b852:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b856:	9307      	str	r3, [sp, #28]
 800b858:	f8cd 8018 	str.w	r8, [sp, #24]
 800b85c:	ee08 0a10 	vmov	s16, r0
 800b860:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b864:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b868:	4b9e      	ldr	r3, [pc, #632]	; (800bae4 <_printf_float+0x2d8>)
 800b86a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b86e:	f7f5 f95d 	bl	8000b2c <__aeabi_dcmpun>
 800b872:	bb88      	cbnz	r0, 800b8d8 <_printf_float+0xcc>
 800b874:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b878:	4b9a      	ldr	r3, [pc, #616]	; (800bae4 <_printf_float+0x2d8>)
 800b87a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b87e:	f7f5 f937 	bl	8000af0 <__aeabi_dcmple>
 800b882:	bb48      	cbnz	r0, 800b8d8 <_printf_float+0xcc>
 800b884:	2200      	movs	r2, #0
 800b886:	2300      	movs	r3, #0
 800b888:	4640      	mov	r0, r8
 800b88a:	4649      	mov	r1, r9
 800b88c:	f7f5 f926 	bl	8000adc <__aeabi_dcmplt>
 800b890:	b110      	cbz	r0, 800b898 <_printf_float+0x8c>
 800b892:	232d      	movs	r3, #45	; 0x2d
 800b894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b898:	4a93      	ldr	r2, [pc, #588]	; (800bae8 <_printf_float+0x2dc>)
 800b89a:	4b94      	ldr	r3, [pc, #592]	; (800baec <_printf_float+0x2e0>)
 800b89c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b8a0:	bf94      	ite	ls
 800b8a2:	4690      	movls	r8, r2
 800b8a4:	4698      	movhi	r8, r3
 800b8a6:	2303      	movs	r3, #3
 800b8a8:	6123      	str	r3, [r4, #16]
 800b8aa:	9b05      	ldr	r3, [sp, #20]
 800b8ac:	f023 0304 	bic.w	r3, r3, #4
 800b8b0:	6023      	str	r3, [r4, #0]
 800b8b2:	f04f 0900 	mov.w	r9, #0
 800b8b6:	9700      	str	r7, [sp, #0]
 800b8b8:	4633      	mov	r3, r6
 800b8ba:	aa0b      	add	r2, sp, #44	; 0x2c
 800b8bc:	4621      	mov	r1, r4
 800b8be:	4628      	mov	r0, r5
 800b8c0:	f000 f9da 	bl	800bc78 <_printf_common>
 800b8c4:	3001      	adds	r0, #1
 800b8c6:	f040 8090 	bne.w	800b9ea <_printf_float+0x1de>
 800b8ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8ce:	b00d      	add	sp, #52	; 0x34
 800b8d0:	ecbd 8b02 	vpop	{d8}
 800b8d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8d8:	4642      	mov	r2, r8
 800b8da:	464b      	mov	r3, r9
 800b8dc:	4640      	mov	r0, r8
 800b8de:	4649      	mov	r1, r9
 800b8e0:	f7f5 f924 	bl	8000b2c <__aeabi_dcmpun>
 800b8e4:	b140      	cbz	r0, 800b8f8 <_printf_float+0xec>
 800b8e6:	464b      	mov	r3, r9
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	bfbc      	itt	lt
 800b8ec:	232d      	movlt	r3, #45	; 0x2d
 800b8ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b8f2:	4a7f      	ldr	r2, [pc, #508]	; (800baf0 <_printf_float+0x2e4>)
 800b8f4:	4b7f      	ldr	r3, [pc, #508]	; (800baf4 <_printf_float+0x2e8>)
 800b8f6:	e7d1      	b.n	800b89c <_printf_float+0x90>
 800b8f8:	6863      	ldr	r3, [r4, #4]
 800b8fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b8fe:	9206      	str	r2, [sp, #24]
 800b900:	1c5a      	adds	r2, r3, #1
 800b902:	d13f      	bne.n	800b984 <_printf_float+0x178>
 800b904:	2306      	movs	r3, #6
 800b906:	6063      	str	r3, [r4, #4]
 800b908:	9b05      	ldr	r3, [sp, #20]
 800b90a:	6861      	ldr	r1, [r4, #4]
 800b90c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b910:	2300      	movs	r3, #0
 800b912:	9303      	str	r3, [sp, #12]
 800b914:	ab0a      	add	r3, sp, #40	; 0x28
 800b916:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b91a:	ab09      	add	r3, sp, #36	; 0x24
 800b91c:	ec49 8b10 	vmov	d0, r8, r9
 800b920:	9300      	str	r3, [sp, #0]
 800b922:	6022      	str	r2, [r4, #0]
 800b924:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b928:	4628      	mov	r0, r5
 800b92a:	f7ff fecf 	bl	800b6cc <__cvt>
 800b92e:	9b06      	ldr	r3, [sp, #24]
 800b930:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b932:	2b47      	cmp	r3, #71	; 0x47
 800b934:	4680      	mov	r8, r0
 800b936:	d108      	bne.n	800b94a <_printf_float+0x13e>
 800b938:	1cc8      	adds	r0, r1, #3
 800b93a:	db02      	blt.n	800b942 <_printf_float+0x136>
 800b93c:	6863      	ldr	r3, [r4, #4]
 800b93e:	4299      	cmp	r1, r3
 800b940:	dd41      	ble.n	800b9c6 <_printf_float+0x1ba>
 800b942:	f1ab 0302 	sub.w	r3, fp, #2
 800b946:	fa5f fb83 	uxtb.w	fp, r3
 800b94a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b94e:	d820      	bhi.n	800b992 <_printf_float+0x186>
 800b950:	3901      	subs	r1, #1
 800b952:	465a      	mov	r2, fp
 800b954:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b958:	9109      	str	r1, [sp, #36]	; 0x24
 800b95a:	f7ff ff19 	bl	800b790 <__exponent>
 800b95e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b960:	1813      	adds	r3, r2, r0
 800b962:	2a01      	cmp	r2, #1
 800b964:	4681      	mov	r9, r0
 800b966:	6123      	str	r3, [r4, #16]
 800b968:	dc02      	bgt.n	800b970 <_printf_float+0x164>
 800b96a:	6822      	ldr	r2, [r4, #0]
 800b96c:	07d2      	lsls	r2, r2, #31
 800b96e:	d501      	bpl.n	800b974 <_printf_float+0x168>
 800b970:	3301      	adds	r3, #1
 800b972:	6123      	str	r3, [r4, #16]
 800b974:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d09c      	beq.n	800b8b6 <_printf_float+0xaa>
 800b97c:	232d      	movs	r3, #45	; 0x2d
 800b97e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b982:	e798      	b.n	800b8b6 <_printf_float+0xaa>
 800b984:	9a06      	ldr	r2, [sp, #24]
 800b986:	2a47      	cmp	r2, #71	; 0x47
 800b988:	d1be      	bne.n	800b908 <_printf_float+0xfc>
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d1bc      	bne.n	800b908 <_printf_float+0xfc>
 800b98e:	2301      	movs	r3, #1
 800b990:	e7b9      	b.n	800b906 <_printf_float+0xfa>
 800b992:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b996:	d118      	bne.n	800b9ca <_printf_float+0x1be>
 800b998:	2900      	cmp	r1, #0
 800b99a:	6863      	ldr	r3, [r4, #4]
 800b99c:	dd0b      	ble.n	800b9b6 <_printf_float+0x1aa>
 800b99e:	6121      	str	r1, [r4, #16]
 800b9a0:	b913      	cbnz	r3, 800b9a8 <_printf_float+0x19c>
 800b9a2:	6822      	ldr	r2, [r4, #0]
 800b9a4:	07d0      	lsls	r0, r2, #31
 800b9a6:	d502      	bpl.n	800b9ae <_printf_float+0x1a2>
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	440b      	add	r3, r1
 800b9ac:	6123      	str	r3, [r4, #16]
 800b9ae:	65a1      	str	r1, [r4, #88]	; 0x58
 800b9b0:	f04f 0900 	mov.w	r9, #0
 800b9b4:	e7de      	b.n	800b974 <_printf_float+0x168>
 800b9b6:	b913      	cbnz	r3, 800b9be <_printf_float+0x1b2>
 800b9b8:	6822      	ldr	r2, [r4, #0]
 800b9ba:	07d2      	lsls	r2, r2, #31
 800b9bc:	d501      	bpl.n	800b9c2 <_printf_float+0x1b6>
 800b9be:	3302      	adds	r3, #2
 800b9c0:	e7f4      	b.n	800b9ac <_printf_float+0x1a0>
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	e7f2      	b.n	800b9ac <_printf_float+0x1a0>
 800b9c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b9ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9cc:	4299      	cmp	r1, r3
 800b9ce:	db05      	blt.n	800b9dc <_printf_float+0x1d0>
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	6121      	str	r1, [r4, #16]
 800b9d4:	07d8      	lsls	r0, r3, #31
 800b9d6:	d5ea      	bpl.n	800b9ae <_printf_float+0x1a2>
 800b9d8:	1c4b      	adds	r3, r1, #1
 800b9da:	e7e7      	b.n	800b9ac <_printf_float+0x1a0>
 800b9dc:	2900      	cmp	r1, #0
 800b9de:	bfd4      	ite	le
 800b9e0:	f1c1 0202 	rsble	r2, r1, #2
 800b9e4:	2201      	movgt	r2, #1
 800b9e6:	4413      	add	r3, r2
 800b9e8:	e7e0      	b.n	800b9ac <_printf_float+0x1a0>
 800b9ea:	6823      	ldr	r3, [r4, #0]
 800b9ec:	055a      	lsls	r2, r3, #21
 800b9ee:	d407      	bmi.n	800ba00 <_printf_float+0x1f4>
 800b9f0:	6923      	ldr	r3, [r4, #16]
 800b9f2:	4642      	mov	r2, r8
 800b9f4:	4631      	mov	r1, r6
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	47b8      	blx	r7
 800b9fa:	3001      	adds	r0, #1
 800b9fc:	d12c      	bne.n	800ba58 <_printf_float+0x24c>
 800b9fe:	e764      	b.n	800b8ca <_printf_float+0xbe>
 800ba00:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ba04:	f240 80e0 	bls.w	800bbc8 <_printf_float+0x3bc>
 800ba08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	2300      	movs	r3, #0
 800ba10:	f7f5 f85a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba14:	2800      	cmp	r0, #0
 800ba16:	d034      	beq.n	800ba82 <_printf_float+0x276>
 800ba18:	4a37      	ldr	r2, [pc, #220]	; (800baf8 <_printf_float+0x2ec>)
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	4631      	mov	r1, r6
 800ba1e:	4628      	mov	r0, r5
 800ba20:	47b8      	blx	r7
 800ba22:	3001      	adds	r0, #1
 800ba24:	f43f af51 	beq.w	800b8ca <_printf_float+0xbe>
 800ba28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	db02      	blt.n	800ba36 <_printf_float+0x22a>
 800ba30:	6823      	ldr	r3, [r4, #0]
 800ba32:	07d8      	lsls	r0, r3, #31
 800ba34:	d510      	bpl.n	800ba58 <_printf_float+0x24c>
 800ba36:	ee18 3a10 	vmov	r3, s16
 800ba3a:	4652      	mov	r2, sl
 800ba3c:	4631      	mov	r1, r6
 800ba3e:	4628      	mov	r0, r5
 800ba40:	47b8      	blx	r7
 800ba42:	3001      	adds	r0, #1
 800ba44:	f43f af41 	beq.w	800b8ca <_printf_float+0xbe>
 800ba48:	f04f 0800 	mov.w	r8, #0
 800ba4c:	f104 091a 	add.w	r9, r4, #26
 800ba50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba52:	3b01      	subs	r3, #1
 800ba54:	4543      	cmp	r3, r8
 800ba56:	dc09      	bgt.n	800ba6c <_printf_float+0x260>
 800ba58:	6823      	ldr	r3, [r4, #0]
 800ba5a:	079b      	lsls	r3, r3, #30
 800ba5c:	f100 8107 	bmi.w	800bc6e <_printf_float+0x462>
 800ba60:	68e0      	ldr	r0, [r4, #12]
 800ba62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba64:	4298      	cmp	r0, r3
 800ba66:	bfb8      	it	lt
 800ba68:	4618      	movlt	r0, r3
 800ba6a:	e730      	b.n	800b8ce <_printf_float+0xc2>
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	464a      	mov	r2, r9
 800ba70:	4631      	mov	r1, r6
 800ba72:	4628      	mov	r0, r5
 800ba74:	47b8      	blx	r7
 800ba76:	3001      	adds	r0, #1
 800ba78:	f43f af27 	beq.w	800b8ca <_printf_float+0xbe>
 800ba7c:	f108 0801 	add.w	r8, r8, #1
 800ba80:	e7e6      	b.n	800ba50 <_printf_float+0x244>
 800ba82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	dc39      	bgt.n	800bafc <_printf_float+0x2f0>
 800ba88:	4a1b      	ldr	r2, [pc, #108]	; (800baf8 <_printf_float+0x2ec>)
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	4631      	mov	r1, r6
 800ba8e:	4628      	mov	r0, r5
 800ba90:	47b8      	blx	r7
 800ba92:	3001      	adds	r0, #1
 800ba94:	f43f af19 	beq.w	800b8ca <_printf_float+0xbe>
 800ba98:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ba9c:	4313      	orrs	r3, r2
 800ba9e:	d102      	bne.n	800baa6 <_printf_float+0x29a>
 800baa0:	6823      	ldr	r3, [r4, #0]
 800baa2:	07d9      	lsls	r1, r3, #31
 800baa4:	d5d8      	bpl.n	800ba58 <_printf_float+0x24c>
 800baa6:	ee18 3a10 	vmov	r3, s16
 800baaa:	4652      	mov	r2, sl
 800baac:	4631      	mov	r1, r6
 800baae:	4628      	mov	r0, r5
 800bab0:	47b8      	blx	r7
 800bab2:	3001      	adds	r0, #1
 800bab4:	f43f af09 	beq.w	800b8ca <_printf_float+0xbe>
 800bab8:	f04f 0900 	mov.w	r9, #0
 800babc:	f104 0a1a 	add.w	sl, r4, #26
 800bac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bac2:	425b      	negs	r3, r3
 800bac4:	454b      	cmp	r3, r9
 800bac6:	dc01      	bgt.n	800bacc <_printf_float+0x2c0>
 800bac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800baca:	e792      	b.n	800b9f2 <_printf_float+0x1e6>
 800bacc:	2301      	movs	r3, #1
 800bace:	4652      	mov	r2, sl
 800bad0:	4631      	mov	r1, r6
 800bad2:	4628      	mov	r0, r5
 800bad4:	47b8      	blx	r7
 800bad6:	3001      	adds	r0, #1
 800bad8:	f43f aef7 	beq.w	800b8ca <_printf_float+0xbe>
 800badc:	f109 0901 	add.w	r9, r9, #1
 800bae0:	e7ee      	b.n	800bac0 <_printf_float+0x2b4>
 800bae2:	bf00      	nop
 800bae4:	7fefffff 	.word	0x7fefffff
 800bae8:	0801009c 	.word	0x0801009c
 800baec:	080100a0 	.word	0x080100a0
 800baf0:	080100a4 	.word	0x080100a4
 800baf4:	080100a8 	.word	0x080100a8
 800baf8:	080100ac 	.word	0x080100ac
 800bafc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bafe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bb00:	429a      	cmp	r2, r3
 800bb02:	bfa8      	it	ge
 800bb04:	461a      	movge	r2, r3
 800bb06:	2a00      	cmp	r2, #0
 800bb08:	4691      	mov	r9, r2
 800bb0a:	dc37      	bgt.n	800bb7c <_printf_float+0x370>
 800bb0c:	f04f 0b00 	mov.w	fp, #0
 800bb10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb14:	f104 021a 	add.w	r2, r4, #26
 800bb18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bb1a:	9305      	str	r3, [sp, #20]
 800bb1c:	eba3 0309 	sub.w	r3, r3, r9
 800bb20:	455b      	cmp	r3, fp
 800bb22:	dc33      	bgt.n	800bb8c <_printf_float+0x380>
 800bb24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	db3b      	blt.n	800bba4 <_printf_float+0x398>
 800bb2c:	6823      	ldr	r3, [r4, #0]
 800bb2e:	07da      	lsls	r2, r3, #31
 800bb30:	d438      	bmi.n	800bba4 <_printf_float+0x398>
 800bb32:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bb36:	eba2 0903 	sub.w	r9, r2, r3
 800bb3a:	9b05      	ldr	r3, [sp, #20]
 800bb3c:	1ad2      	subs	r2, r2, r3
 800bb3e:	4591      	cmp	r9, r2
 800bb40:	bfa8      	it	ge
 800bb42:	4691      	movge	r9, r2
 800bb44:	f1b9 0f00 	cmp.w	r9, #0
 800bb48:	dc35      	bgt.n	800bbb6 <_printf_float+0x3aa>
 800bb4a:	f04f 0800 	mov.w	r8, #0
 800bb4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb52:	f104 0a1a 	add.w	sl, r4, #26
 800bb56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb5a:	1a9b      	subs	r3, r3, r2
 800bb5c:	eba3 0309 	sub.w	r3, r3, r9
 800bb60:	4543      	cmp	r3, r8
 800bb62:	f77f af79 	ble.w	800ba58 <_printf_float+0x24c>
 800bb66:	2301      	movs	r3, #1
 800bb68:	4652      	mov	r2, sl
 800bb6a:	4631      	mov	r1, r6
 800bb6c:	4628      	mov	r0, r5
 800bb6e:	47b8      	blx	r7
 800bb70:	3001      	adds	r0, #1
 800bb72:	f43f aeaa 	beq.w	800b8ca <_printf_float+0xbe>
 800bb76:	f108 0801 	add.w	r8, r8, #1
 800bb7a:	e7ec      	b.n	800bb56 <_printf_float+0x34a>
 800bb7c:	4613      	mov	r3, r2
 800bb7e:	4631      	mov	r1, r6
 800bb80:	4642      	mov	r2, r8
 800bb82:	4628      	mov	r0, r5
 800bb84:	47b8      	blx	r7
 800bb86:	3001      	adds	r0, #1
 800bb88:	d1c0      	bne.n	800bb0c <_printf_float+0x300>
 800bb8a:	e69e      	b.n	800b8ca <_printf_float+0xbe>
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	4631      	mov	r1, r6
 800bb90:	4628      	mov	r0, r5
 800bb92:	9205      	str	r2, [sp, #20]
 800bb94:	47b8      	blx	r7
 800bb96:	3001      	adds	r0, #1
 800bb98:	f43f ae97 	beq.w	800b8ca <_printf_float+0xbe>
 800bb9c:	9a05      	ldr	r2, [sp, #20]
 800bb9e:	f10b 0b01 	add.w	fp, fp, #1
 800bba2:	e7b9      	b.n	800bb18 <_printf_float+0x30c>
 800bba4:	ee18 3a10 	vmov	r3, s16
 800bba8:	4652      	mov	r2, sl
 800bbaa:	4631      	mov	r1, r6
 800bbac:	4628      	mov	r0, r5
 800bbae:	47b8      	blx	r7
 800bbb0:	3001      	adds	r0, #1
 800bbb2:	d1be      	bne.n	800bb32 <_printf_float+0x326>
 800bbb4:	e689      	b.n	800b8ca <_printf_float+0xbe>
 800bbb6:	9a05      	ldr	r2, [sp, #20]
 800bbb8:	464b      	mov	r3, r9
 800bbba:	4442      	add	r2, r8
 800bbbc:	4631      	mov	r1, r6
 800bbbe:	4628      	mov	r0, r5
 800bbc0:	47b8      	blx	r7
 800bbc2:	3001      	adds	r0, #1
 800bbc4:	d1c1      	bne.n	800bb4a <_printf_float+0x33e>
 800bbc6:	e680      	b.n	800b8ca <_printf_float+0xbe>
 800bbc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bbca:	2a01      	cmp	r2, #1
 800bbcc:	dc01      	bgt.n	800bbd2 <_printf_float+0x3c6>
 800bbce:	07db      	lsls	r3, r3, #31
 800bbd0:	d53a      	bpl.n	800bc48 <_printf_float+0x43c>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	4642      	mov	r2, r8
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4628      	mov	r0, r5
 800bbda:	47b8      	blx	r7
 800bbdc:	3001      	adds	r0, #1
 800bbde:	f43f ae74 	beq.w	800b8ca <_printf_float+0xbe>
 800bbe2:	ee18 3a10 	vmov	r3, s16
 800bbe6:	4652      	mov	r2, sl
 800bbe8:	4631      	mov	r1, r6
 800bbea:	4628      	mov	r0, r5
 800bbec:	47b8      	blx	r7
 800bbee:	3001      	adds	r0, #1
 800bbf0:	f43f ae6b 	beq.w	800b8ca <_printf_float+0xbe>
 800bbf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800bc00:	f7f4 ff62 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc04:	b9d8      	cbnz	r0, 800bc3e <_printf_float+0x432>
 800bc06:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800bc0a:	f108 0201 	add.w	r2, r8, #1
 800bc0e:	4631      	mov	r1, r6
 800bc10:	4628      	mov	r0, r5
 800bc12:	47b8      	blx	r7
 800bc14:	3001      	adds	r0, #1
 800bc16:	d10e      	bne.n	800bc36 <_printf_float+0x42a>
 800bc18:	e657      	b.n	800b8ca <_printf_float+0xbe>
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	4652      	mov	r2, sl
 800bc1e:	4631      	mov	r1, r6
 800bc20:	4628      	mov	r0, r5
 800bc22:	47b8      	blx	r7
 800bc24:	3001      	adds	r0, #1
 800bc26:	f43f ae50 	beq.w	800b8ca <_printf_float+0xbe>
 800bc2a:	f108 0801 	add.w	r8, r8, #1
 800bc2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc30:	3b01      	subs	r3, #1
 800bc32:	4543      	cmp	r3, r8
 800bc34:	dcf1      	bgt.n	800bc1a <_printf_float+0x40e>
 800bc36:	464b      	mov	r3, r9
 800bc38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bc3c:	e6da      	b.n	800b9f4 <_printf_float+0x1e8>
 800bc3e:	f04f 0800 	mov.w	r8, #0
 800bc42:	f104 0a1a 	add.w	sl, r4, #26
 800bc46:	e7f2      	b.n	800bc2e <_printf_float+0x422>
 800bc48:	2301      	movs	r3, #1
 800bc4a:	4642      	mov	r2, r8
 800bc4c:	e7df      	b.n	800bc0e <_printf_float+0x402>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	464a      	mov	r2, r9
 800bc52:	4631      	mov	r1, r6
 800bc54:	4628      	mov	r0, r5
 800bc56:	47b8      	blx	r7
 800bc58:	3001      	adds	r0, #1
 800bc5a:	f43f ae36 	beq.w	800b8ca <_printf_float+0xbe>
 800bc5e:	f108 0801 	add.w	r8, r8, #1
 800bc62:	68e3      	ldr	r3, [r4, #12]
 800bc64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bc66:	1a5b      	subs	r3, r3, r1
 800bc68:	4543      	cmp	r3, r8
 800bc6a:	dcf0      	bgt.n	800bc4e <_printf_float+0x442>
 800bc6c:	e6f8      	b.n	800ba60 <_printf_float+0x254>
 800bc6e:	f04f 0800 	mov.w	r8, #0
 800bc72:	f104 0919 	add.w	r9, r4, #25
 800bc76:	e7f4      	b.n	800bc62 <_printf_float+0x456>

0800bc78 <_printf_common>:
 800bc78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc7c:	4616      	mov	r6, r2
 800bc7e:	4699      	mov	r9, r3
 800bc80:	688a      	ldr	r2, [r1, #8]
 800bc82:	690b      	ldr	r3, [r1, #16]
 800bc84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	bfb8      	it	lt
 800bc8c:	4613      	movlt	r3, r2
 800bc8e:	6033      	str	r3, [r6, #0]
 800bc90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bc94:	4607      	mov	r7, r0
 800bc96:	460c      	mov	r4, r1
 800bc98:	b10a      	cbz	r2, 800bc9e <_printf_common+0x26>
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	6033      	str	r3, [r6, #0]
 800bc9e:	6823      	ldr	r3, [r4, #0]
 800bca0:	0699      	lsls	r1, r3, #26
 800bca2:	bf42      	ittt	mi
 800bca4:	6833      	ldrmi	r3, [r6, #0]
 800bca6:	3302      	addmi	r3, #2
 800bca8:	6033      	strmi	r3, [r6, #0]
 800bcaa:	6825      	ldr	r5, [r4, #0]
 800bcac:	f015 0506 	ands.w	r5, r5, #6
 800bcb0:	d106      	bne.n	800bcc0 <_printf_common+0x48>
 800bcb2:	f104 0a19 	add.w	sl, r4, #25
 800bcb6:	68e3      	ldr	r3, [r4, #12]
 800bcb8:	6832      	ldr	r2, [r6, #0]
 800bcba:	1a9b      	subs	r3, r3, r2
 800bcbc:	42ab      	cmp	r3, r5
 800bcbe:	dc26      	bgt.n	800bd0e <_printf_common+0x96>
 800bcc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bcc4:	1e13      	subs	r3, r2, #0
 800bcc6:	6822      	ldr	r2, [r4, #0]
 800bcc8:	bf18      	it	ne
 800bcca:	2301      	movne	r3, #1
 800bccc:	0692      	lsls	r2, r2, #26
 800bcce:	d42b      	bmi.n	800bd28 <_printf_common+0xb0>
 800bcd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bcd4:	4649      	mov	r1, r9
 800bcd6:	4638      	mov	r0, r7
 800bcd8:	47c0      	blx	r8
 800bcda:	3001      	adds	r0, #1
 800bcdc:	d01e      	beq.n	800bd1c <_printf_common+0xa4>
 800bcde:	6823      	ldr	r3, [r4, #0]
 800bce0:	6922      	ldr	r2, [r4, #16]
 800bce2:	f003 0306 	and.w	r3, r3, #6
 800bce6:	2b04      	cmp	r3, #4
 800bce8:	bf02      	ittt	eq
 800bcea:	68e5      	ldreq	r5, [r4, #12]
 800bcec:	6833      	ldreq	r3, [r6, #0]
 800bcee:	1aed      	subeq	r5, r5, r3
 800bcf0:	68a3      	ldr	r3, [r4, #8]
 800bcf2:	bf0c      	ite	eq
 800bcf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bcf8:	2500      	movne	r5, #0
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	bfc4      	itt	gt
 800bcfe:	1a9b      	subgt	r3, r3, r2
 800bd00:	18ed      	addgt	r5, r5, r3
 800bd02:	2600      	movs	r6, #0
 800bd04:	341a      	adds	r4, #26
 800bd06:	42b5      	cmp	r5, r6
 800bd08:	d11a      	bne.n	800bd40 <_printf_common+0xc8>
 800bd0a:	2000      	movs	r0, #0
 800bd0c:	e008      	b.n	800bd20 <_printf_common+0xa8>
 800bd0e:	2301      	movs	r3, #1
 800bd10:	4652      	mov	r2, sl
 800bd12:	4649      	mov	r1, r9
 800bd14:	4638      	mov	r0, r7
 800bd16:	47c0      	blx	r8
 800bd18:	3001      	adds	r0, #1
 800bd1a:	d103      	bne.n	800bd24 <_printf_common+0xac>
 800bd1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd24:	3501      	adds	r5, #1
 800bd26:	e7c6      	b.n	800bcb6 <_printf_common+0x3e>
 800bd28:	18e1      	adds	r1, r4, r3
 800bd2a:	1c5a      	adds	r2, r3, #1
 800bd2c:	2030      	movs	r0, #48	; 0x30
 800bd2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd32:	4422      	add	r2, r4
 800bd34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd3c:	3302      	adds	r3, #2
 800bd3e:	e7c7      	b.n	800bcd0 <_printf_common+0x58>
 800bd40:	2301      	movs	r3, #1
 800bd42:	4622      	mov	r2, r4
 800bd44:	4649      	mov	r1, r9
 800bd46:	4638      	mov	r0, r7
 800bd48:	47c0      	blx	r8
 800bd4a:	3001      	adds	r0, #1
 800bd4c:	d0e6      	beq.n	800bd1c <_printf_common+0xa4>
 800bd4e:	3601      	adds	r6, #1
 800bd50:	e7d9      	b.n	800bd06 <_printf_common+0x8e>
	...

0800bd54 <_printf_i>:
 800bd54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd58:	7e0f      	ldrb	r7, [r1, #24]
 800bd5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bd5c:	2f78      	cmp	r7, #120	; 0x78
 800bd5e:	4691      	mov	r9, r2
 800bd60:	4680      	mov	r8, r0
 800bd62:	460c      	mov	r4, r1
 800bd64:	469a      	mov	sl, r3
 800bd66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bd6a:	d807      	bhi.n	800bd7c <_printf_i+0x28>
 800bd6c:	2f62      	cmp	r7, #98	; 0x62
 800bd6e:	d80a      	bhi.n	800bd86 <_printf_i+0x32>
 800bd70:	2f00      	cmp	r7, #0
 800bd72:	f000 80d4 	beq.w	800bf1e <_printf_i+0x1ca>
 800bd76:	2f58      	cmp	r7, #88	; 0x58
 800bd78:	f000 80c0 	beq.w	800befc <_printf_i+0x1a8>
 800bd7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bd84:	e03a      	b.n	800bdfc <_printf_i+0xa8>
 800bd86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bd8a:	2b15      	cmp	r3, #21
 800bd8c:	d8f6      	bhi.n	800bd7c <_printf_i+0x28>
 800bd8e:	a101      	add	r1, pc, #4	; (adr r1, 800bd94 <_printf_i+0x40>)
 800bd90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd94:	0800bded 	.word	0x0800bded
 800bd98:	0800be01 	.word	0x0800be01
 800bd9c:	0800bd7d 	.word	0x0800bd7d
 800bda0:	0800bd7d 	.word	0x0800bd7d
 800bda4:	0800bd7d 	.word	0x0800bd7d
 800bda8:	0800bd7d 	.word	0x0800bd7d
 800bdac:	0800be01 	.word	0x0800be01
 800bdb0:	0800bd7d 	.word	0x0800bd7d
 800bdb4:	0800bd7d 	.word	0x0800bd7d
 800bdb8:	0800bd7d 	.word	0x0800bd7d
 800bdbc:	0800bd7d 	.word	0x0800bd7d
 800bdc0:	0800bf05 	.word	0x0800bf05
 800bdc4:	0800be2d 	.word	0x0800be2d
 800bdc8:	0800bebf 	.word	0x0800bebf
 800bdcc:	0800bd7d 	.word	0x0800bd7d
 800bdd0:	0800bd7d 	.word	0x0800bd7d
 800bdd4:	0800bf27 	.word	0x0800bf27
 800bdd8:	0800bd7d 	.word	0x0800bd7d
 800bddc:	0800be2d 	.word	0x0800be2d
 800bde0:	0800bd7d 	.word	0x0800bd7d
 800bde4:	0800bd7d 	.word	0x0800bd7d
 800bde8:	0800bec7 	.word	0x0800bec7
 800bdec:	682b      	ldr	r3, [r5, #0]
 800bdee:	1d1a      	adds	r2, r3, #4
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	602a      	str	r2, [r5, #0]
 800bdf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bdf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	e09f      	b.n	800bf40 <_printf_i+0x1ec>
 800be00:	6820      	ldr	r0, [r4, #0]
 800be02:	682b      	ldr	r3, [r5, #0]
 800be04:	0607      	lsls	r7, r0, #24
 800be06:	f103 0104 	add.w	r1, r3, #4
 800be0a:	6029      	str	r1, [r5, #0]
 800be0c:	d501      	bpl.n	800be12 <_printf_i+0xbe>
 800be0e:	681e      	ldr	r6, [r3, #0]
 800be10:	e003      	b.n	800be1a <_printf_i+0xc6>
 800be12:	0646      	lsls	r6, r0, #25
 800be14:	d5fb      	bpl.n	800be0e <_printf_i+0xba>
 800be16:	f9b3 6000 	ldrsh.w	r6, [r3]
 800be1a:	2e00      	cmp	r6, #0
 800be1c:	da03      	bge.n	800be26 <_printf_i+0xd2>
 800be1e:	232d      	movs	r3, #45	; 0x2d
 800be20:	4276      	negs	r6, r6
 800be22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be26:	485a      	ldr	r0, [pc, #360]	; (800bf90 <_printf_i+0x23c>)
 800be28:	230a      	movs	r3, #10
 800be2a:	e012      	b.n	800be52 <_printf_i+0xfe>
 800be2c:	682b      	ldr	r3, [r5, #0]
 800be2e:	6820      	ldr	r0, [r4, #0]
 800be30:	1d19      	adds	r1, r3, #4
 800be32:	6029      	str	r1, [r5, #0]
 800be34:	0605      	lsls	r5, r0, #24
 800be36:	d501      	bpl.n	800be3c <_printf_i+0xe8>
 800be38:	681e      	ldr	r6, [r3, #0]
 800be3a:	e002      	b.n	800be42 <_printf_i+0xee>
 800be3c:	0641      	lsls	r1, r0, #25
 800be3e:	d5fb      	bpl.n	800be38 <_printf_i+0xe4>
 800be40:	881e      	ldrh	r6, [r3, #0]
 800be42:	4853      	ldr	r0, [pc, #332]	; (800bf90 <_printf_i+0x23c>)
 800be44:	2f6f      	cmp	r7, #111	; 0x6f
 800be46:	bf0c      	ite	eq
 800be48:	2308      	moveq	r3, #8
 800be4a:	230a      	movne	r3, #10
 800be4c:	2100      	movs	r1, #0
 800be4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be52:	6865      	ldr	r5, [r4, #4]
 800be54:	60a5      	str	r5, [r4, #8]
 800be56:	2d00      	cmp	r5, #0
 800be58:	bfa2      	ittt	ge
 800be5a:	6821      	ldrge	r1, [r4, #0]
 800be5c:	f021 0104 	bicge.w	r1, r1, #4
 800be60:	6021      	strge	r1, [r4, #0]
 800be62:	b90e      	cbnz	r6, 800be68 <_printf_i+0x114>
 800be64:	2d00      	cmp	r5, #0
 800be66:	d04b      	beq.n	800bf00 <_printf_i+0x1ac>
 800be68:	4615      	mov	r5, r2
 800be6a:	fbb6 f1f3 	udiv	r1, r6, r3
 800be6e:	fb03 6711 	mls	r7, r3, r1, r6
 800be72:	5dc7      	ldrb	r7, [r0, r7]
 800be74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800be78:	4637      	mov	r7, r6
 800be7a:	42bb      	cmp	r3, r7
 800be7c:	460e      	mov	r6, r1
 800be7e:	d9f4      	bls.n	800be6a <_printf_i+0x116>
 800be80:	2b08      	cmp	r3, #8
 800be82:	d10b      	bne.n	800be9c <_printf_i+0x148>
 800be84:	6823      	ldr	r3, [r4, #0]
 800be86:	07de      	lsls	r6, r3, #31
 800be88:	d508      	bpl.n	800be9c <_printf_i+0x148>
 800be8a:	6923      	ldr	r3, [r4, #16]
 800be8c:	6861      	ldr	r1, [r4, #4]
 800be8e:	4299      	cmp	r1, r3
 800be90:	bfde      	ittt	le
 800be92:	2330      	movle	r3, #48	; 0x30
 800be94:	f805 3c01 	strble.w	r3, [r5, #-1]
 800be98:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800be9c:	1b52      	subs	r2, r2, r5
 800be9e:	6122      	str	r2, [r4, #16]
 800bea0:	f8cd a000 	str.w	sl, [sp]
 800bea4:	464b      	mov	r3, r9
 800bea6:	aa03      	add	r2, sp, #12
 800bea8:	4621      	mov	r1, r4
 800beaa:	4640      	mov	r0, r8
 800beac:	f7ff fee4 	bl	800bc78 <_printf_common>
 800beb0:	3001      	adds	r0, #1
 800beb2:	d14a      	bne.n	800bf4a <_printf_i+0x1f6>
 800beb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800beb8:	b004      	add	sp, #16
 800beba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bebe:	6823      	ldr	r3, [r4, #0]
 800bec0:	f043 0320 	orr.w	r3, r3, #32
 800bec4:	6023      	str	r3, [r4, #0]
 800bec6:	4833      	ldr	r0, [pc, #204]	; (800bf94 <_printf_i+0x240>)
 800bec8:	2778      	movs	r7, #120	; 0x78
 800beca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bece:	6823      	ldr	r3, [r4, #0]
 800bed0:	6829      	ldr	r1, [r5, #0]
 800bed2:	061f      	lsls	r7, r3, #24
 800bed4:	f851 6b04 	ldr.w	r6, [r1], #4
 800bed8:	d402      	bmi.n	800bee0 <_printf_i+0x18c>
 800beda:	065f      	lsls	r7, r3, #25
 800bedc:	bf48      	it	mi
 800bede:	b2b6      	uxthmi	r6, r6
 800bee0:	07df      	lsls	r7, r3, #31
 800bee2:	bf48      	it	mi
 800bee4:	f043 0320 	orrmi.w	r3, r3, #32
 800bee8:	6029      	str	r1, [r5, #0]
 800beea:	bf48      	it	mi
 800beec:	6023      	strmi	r3, [r4, #0]
 800beee:	b91e      	cbnz	r6, 800bef8 <_printf_i+0x1a4>
 800bef0:	6823      	ldr	r3, [r4, #0]
 800bef2:	f023 0320 	bic.w	r3, r3, #32
 800bef6:	6023      	str	r3, [r4, #0]
 800bef8:	2310      	movs	r3, #16
 800befa:	e7a7      	b.n	800be4c <_printf_i+0xf8>
 800befc:	4824      	ldr	r0, [pc, #144]	; (800bf90 <_printf_i+0x23c>)
 800befe:	e7e4      	b.n	800beca <_printf_i+0x176>
 800bf00:	4615      	mov	r5, r2
 800bf02:	e7bd      	b.n	800be80 <_printf_i+0x12c>
 800bf04:	682b      	ldr	r3, [r5, #0]
 800bf06:	6826      	ldr	r6, [r4, #0]
 800bf08:	6961      	ldr	r1, [r4, #20]
 800bf0a:	1d18      	adds	r0, r3, #4
 800bf0c:	6028      	str	r0, [r5, #0]
 800bf0e:	0635      	lsls	r5, r6, #24
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	d501      	bpl.n	800bf18 <_printf_i+0x1c4>
 800bf14:	6019      	str	r1, [r3, #0]
 800bf16:	e002      	b.n	800bf1e <_printf_i+0x1ca>
 800bf18:	0670      	lsls	r0, r6, #25
 800bf1a:	d5fb      	bpl.n	800bf14 <_printf_i+0x1c0>
 800bf1c:	8019      	strh	r1, [r3, #0]
 800bf1e:	2300      	movs	r3, #0
 800bf20:	6123      	str	r3, [r4, #16]
 800bf22:	4615      	mov	r5, r2
 800bf24:	e7bc      	b.n	800bea0 <_printf_i+0x14c>
 800bf26:	682b      	ldr	r3, [r5, #0]
 800bf28:	1d1a      	adds	r2, r3, #4
 800bf2a:	602a      	str	r2, [r5, #0]
 800bf2c:	681d      	ldr	r5, [r3, #0]
 800bf2e:	6862      	ldr	r2, [r4, #4]
 800bf30:	2100      	movs	r1, #0
 800bf32:	4628      	mov	r0, r5
 800bf34:	f7f4 f94c 	bl	80001d0 <memchr>
 800bf38:	b108      	cbz	r0, 800bf3e <_printf_i+0x1ea>
 800bf3a:	1b40      	subs	r0, r0, r5
 800bf3c:	6060      	str	r0, [r4, #4]
 800bf3e:	6863      	ldr	r3, [r4, #4]
 800bf40:	6123      	str	r3, [r4, #16]
 800bf42:	2300      	movs	r3, #0
 800bf44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf48:	e7aa      	b.n	800bea0 <_printf_i+0x14c>
 800bf4a:	6923      	ldr	r3, [r4, #16]
 800bf4c:	462a      	mov	r2, r5
 800bf4e:	4649      	mov	r1, r9
 800bf50:	4640      	mov	r0, r8
 800bf52:	47d0      	blx	sl
 800bf54:	3001      	adds	r0, #1
 800bf56:	d0ad      	beq.n	800beb4 <_printf_i+0x160>
 800bf58:	6823      	ldr	r3, [r4, #0]
 800bf5a:	079b      	lsls	r3, r3, #30
 800bf5c:	d413      	bmi.n	800bf86 <_printf_i+0x232>
 800bf5e:	68e0      	ldr	r0, [r4, #12]
 800bf60:	9b03      	ldr	r3, [sp, #12]
 800bf62:	4298      	cmp	r0, r3
 800bf64:	bfb8      	it	lt
 800bf66:	4618      	movlt	r0, r3
 800bf68:	e7a6      	b.n	800beb8 <_printf_i+0x164>
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	4632      	mov	r2, r6
 800bf6e:	4649      	mov	r1, r9
 800bf70:	4640      	mov	r0, r8
 800bf72:	47d0      	blx	sl
 800bf74:	3001      	adds	r0, #1
 800bf76:	d09d      	beq.n	800beb4 <_printf_i+0x160>
 800bf78:	3501      	adds	r5, #1
 800bf7a:	68e3      	ldr	r3, [r4, #12]
 800bf7c:	9903      	ldr	r1, [sp, #12]
 800bf7e:	1a5b      	subs	r3, r3, r1
 800bf80:	42ab      	cmp	r3, r5
 800bf82:	dcf2      	bgt.n	800bf6a <_printf_i+0x216>
 800bf84:	e7eb      	b.n	800bf5e <_printf_i+0x20a>
 800bf86:	2500      	movs	r5, #0
 800bf88:	f104 0619 	add.w	r6, r4, #25
 800bf8c:	e7f5      	b.n	800bf7a <_printf_i+0x226>
 800bf8e:	bf00      	nop
 800bf90:	080100ae 	.word	0x080100ae
 800bf94:	080100bf 	.word	0x080100bf

0800bf98 <siprintf>:
 800bf98:	b40e      	push	{r1, r2, r3}
 800bf9a:	b500      	push	{lr}
 800bf9c:	b09c      	sub	sp, #112	; 0x70
 800bf9e:	ab1d      	add	r3, sp, #116	; 0x74
 800bfa0:	9002      	str	r0, [sp, #8]
 800bfa2:	9006      	str	r0, [sp, #24]
 800bfa4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bfa8:	4809      	ldr	r0, [pc, #36]	; (800bfd0 <siprintf+0x38>)
 800bfaa:	9107      	str	r1, [sp, #28]
 800bfac:	9104      	str	r1, [sp, #16]
 800bfae:	4909      	ldr	r1, [pc, #36]	; (800bfd4 <siprintf+0x3c>)
 800bfb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfb4:	9105      	str	r1, [sp, #20]
 800bfb6:	6800      	ldr	r0, [r0, #0]
 800bfb8:	9301      	str	r3, [sp, #4]
 800bfba:	a902      	add	r1, sp, #8
 800bfbc:	f000 ffec 	bl	800cf98 <_svfiprintf_r>
 800bfc0:	9b02      	ldr	r3, [sp, #8]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	701a      	strb	r2, [r3, #0]
 800bfc6:	b01c      	add	sp, #112	; 0x70
 800bfc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfcc:	b003      	add	sp, #12
 800bfce:	4770      	bx	lr
 800bfd0:	2000006c 	.word	0x2000006c
 800bfd4:	ffff0208 	.word	0xffff0208

0800bfd8 <std>:
 800bfd8:	2300      	movs	r3, #0
 800bfda:	b510      	push	{r4, lr}
 800bfdc:	4604      	mov	r4, r0
 800bfde:	e9c0 3300 	strd	r3, r3, [r0]
 800bfe2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bfe6:	6083      	str	r3, [r0, #8]
 800bfe8:	8181      	strh	r1, [r0, #12]
 800bfea:	6643      	str	r3, [r0, #100]	; 0x64
 800bfec:	81c2      	strh	r2, [r0, #14]
 800bfee:	6183      	str	r3, [r0, #24]
 800bff0:	4619      	mov	r1, r3
 800bff2:	2208      	movs	r2, #8
 800bff4:	305c      	adds	r0, #92	; 0x5c
 800bff6:	f000 f8b1 	bl	800c15c <memset>
 800bffa:	4b0d      	ldr	r3, [pc, #52]	; (800c030 <std+0x58>)
 800bffc:	6263      	str	r3, [r4, #36]	; 0x24
 800bffe:	4b0d      	ldr	r3, [pc, #52]	; (800c034 <std+0x5c>)
 800c000:	62a3      	str	r3, [r4, #40]	; 0x28
 800c002:	4b0d      	ldr	r3, [pc, #52]	; (800c038 <std+0x60>)
 800c004:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c006:	4b0d      	ldr	r3, [pc, #52]	; (800c03c <std+0x64>)
 800c008:	6323      	str	r3, [r4, #48]	; 0x30
 800c00a:	4b0d      	ldr	r3, [pc, #52]	; (800c040 <std+0x68>)
 800c00c:	6224      	str	r4, [r4, #32]
 800c00e:	429c      	cmp	r4, r3
 800c010:	d006      	beq.n	800c020 <std+0x48>
 800c012:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c016:	4294      	cmp	r4, r2
 800c018:	d002      	beq.n	800c020 <std+0x48>
 800c01a:	33d0      	adds	r3, #208	; 0xd0
 800c01c:	429c      	cmp	r4, r3
 800c01e:	d105      	bne.n	800c02c <std+0x54>
 800c020:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c028:	f000 b8ce 	b.w	800c1c8 <__retarget_lock_init_recursive>
 800c02c:	bd10      	pop	{r4, pc}
 800c02e:	bf00      	nop
 800c030:	0800db51 	.word	0x0800db51
 800c034:	0800db73 	.word	0x0800db73
 800c038:	0800dbab 	.word	0x0800dbab
 800c03c:	0800dbcf 	.word	0x0800dbcf
 800c040:	200052a4 	.word	0x200052a4

0800c044 <stdio_exit_handler>:
 800c044:	4a02      	ldr	r2, [pc, #8]	; (800c050 <stdio_exit_handler+0xc>)
 800c046:	4903      	ldr	r1, [pc, #12]	; (800c054 <stdio_exit_handler+0x10>)
 800c048:	4803      	ldr	r0, [pc, #12]	; (800c058 <stdio_exit_handler+0x14>)
 800c04a:	f000 b869 	b.w	800c120 <_fwalk_sglue>
 800c04e:	bf00      	nop
 800c050:	20000014 	.word	0x20000014
 800c054:	0800d3f1 	.word	0x0800d3f1
 800c058:	20000020 	.word	0x20000020

0800c05c <cleanup_stdio>:
 800c05c:	6841      	ldr	r1, [r0, #4]
 800c05e:	4b0c      	ldr	r3, [pc, #48]	; (800c090 <cleanup_stdio+0x34>)
 800c060:	4299      	cmp	r1, r3
 800c062:	b510      	push	{r4, lr}
 800c064:	4604      	mov	r4, r0
 800c066:	d001      	beq.n	800c06c <cleanup_stdio+0x10>
 800c068:	f001 f9c2 	bl	800d3f0 <_fflush_r>
 800c06c:	68a1      	ldr	r1, [r4, #8]
 800c06e:	4b09      	ldr	r3, [pc, #36]	; (800c094 <cleanup_stdio+0x38>)
 800c070:	4299      	cmp	r1, r3
 800c072:	d002      	beq.n	800c07a <cleanup_stdio+0x1e>
 800c074:	4620      	mov	r0, r4
 800c076:	f001 f9bb 	bl	800d3f0 <_fflush_r>
 800c07a:	68e1      	ldr	r1, [r4, #12]
 800c07c:	4b06      	ldr	r3, [pc, #24]	; (800c098 <cleanup_stdio+0x3c>)
 800c07e:	4299      	cmp	r1, r3
 800c080:	d004      	beq.n	800c08c <cleanup_stdio+0x30>
 800c082:	4620      	mov	r0, r4
 800c084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c088:	f001 b9b2 	b.w	800d3f0 <_fflush_r>
 800c08c:	bd10      	pop	{r4, pc}
 800c08e:	bf00      	nop
 800c090:	200052a4 	.word	0x200052a4
 800c094:	2000530c 	.word	0x2000530c
 800c098:	20005374 	.word	0x20005374

0800c09c <global_stdio_init.part.0>:
 800c09c:	b510      	push	{r4, lr}
 800c09e:	4b0b      	ldr	r3, [pc, #44]	; (800c0cc <global_stdio_init.part.0+0x30>)
 800c0a0:	4c0b      	ldr	r4, [pc, #44]	; (800c0d0 <global_stdio_init.part.0+0x34>)
 800c0a2:	4a0c      	ldr	r2, [pc, #48]	; (800c0d4 <global_stdio_init.part.0+0x38>)
 800c0a4:	601a      	str	r2, [r3, #0]
 800c0a6:	4620      	mov	r0, r4
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	2104      	movs	r1, #4
 800c0ac:	f7ff ff94 	bl	800bfd8 <std>
 800c0b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c0b4:	2201      	movs	r2, #1
 800c0b6:	2109      	movs	r1, #9
 800c0b8:	f7ff ff8e 	bl	800bfd8 <std>
 800c0bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c0c0:	2202      	movs	r2, #2
 800c0c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0c6:	2112      	movs	r1, #18
 800c0c8:	f7ff bf86 	b.w	800bfd8 <std>
 800c0cc:	200053dc 	.word	0x200053dc
 800c0d0:	200052a4 	.word	0x200052a4
 800c0d4:	0800c045 	.word	0x0800c045

0800c0d8 <__sfp_lock_acquire>:
 800c0d8:	4801      	ldr	r0, [pc, #4]	; (800c0e0 <__sfp_lock_acquire+0x8>)
 800c0da:	f000 b876 	b.w	800c1ca <__retarget_lock_acquire_recursive>
 800c0de:	bf00      	nop
 800c0e0:	200053e1 	.word	0x200053e1

0800c0e4 <__sfp_lock_release>:
 800c0e4:	4801      	ldr	r0, [pc, #4]	; (800c0ec <__sfp_lock_release+0x8>)
 800c0e6:	f000 b871 	b.w	800c1cc <__retarget_lock_release_recursive>
 800c0ea:	bf00      	nop
 800c0ec:	200053e1 	.word	0x200053e1

0800c0f0 <__sinit>:
 800c0f0:	b510      	push	{r4, lr}
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	f7ff fff0 	bl	800c0d8 <__sfp_lock_acquire>
 800c0f8:	6a23      	ldr	r3, [r4, #32]
 800c0fa:	b11b      	cbz	r3, 800c104 <__sinit+0x14>
 800c0fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c100:	f7ff bff0 	b.w	800c0e4 <__sfp_lock_release>
 800c104:	4b04      	ldr	r3, [pc, #16]	; (800c118 <__sinit+0x28>)
 800c106:	6223      	str	r3, [r4, #32]
 800c108:	4b04      	ldr	r3, [pc, #16]	; (800c11c <__sinit+0x2c>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d1f5      	bne.n	800c0fc <__sinit+0xc>
 800c110:	f7ff ffc4 	bl	800c09c <global_stdio_init.part.0>
 800c114:	e7f2      	b.n	800c0fc <__sinit+0xc>
 800c116:	bf00      	nop
 800c118:	0800c05d 	.word	0x0800c05d
 800c11c:	200053dc 	.word	0x200053dc

0800c120 <_fwalk_sglue>:
 800c120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c124:	4607      	mov	r7, r0
 800c126:	4688      	mov	r8, r1
 800c128:	4614      	mov	r4, r2
 800c12a:	2600      	movs	r6, #0
 800c12c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c130:	f1b9 0901 	subs.w	r9, r9, #1
 800c134:	d505      	bpl.n	800c142 <_fwalk_sglue+0x22>
 800c136:	6824      	ldr	r4, [r4, #0]
 800c138:	2c00      	cmp	r4, #0
 800c13a:	d1f7      	bne.n	800c12c <_fwalk_sglue+0xc>
 800c13c:	4630      	mov	r0, r6
 800c13e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c142:	89ab      	ldrh	r3, [r5, #12]
 800c144:	2b01      	cmp	r3, #1
 800c146:	d907      	bls.n	800c158 <_fwalk_sglue+0x38>
 800c148:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c14c:	3301      	adds	r3, #1
 800c14e:	d003      	beq.n	800c158 <_fwalk_sglue+0x38>
 800c150:	4629      	mov	r1, r5
 800c152:	4638      	mov	r0, r7
 800c154:	47c0      	blx	r8
 800c156:	4306      	orrs	r6, r0
 800c158:	3568      	adds	r5, #104	; 0x68
 800c15a:	e7e9      	b.n	800c130 <_fwalk_sglue+0x10>

0800c15c <memset>:
 800c15c:	4402      	add	r2, r0
 800c15e:	4603      	mov	r3, r0
 800c160:	4293      	cmp	r3, r2
 800c162:	d100      	bne.n	800c166 <memset+0xa>
 800c164:	4770      	bx	lr
 800c166:	f803 1b01 	strb.w	r1, [r3], #1
 800c16a:	e7f9      	b.n	800c160 <memset+0x4>

0800c16c <_localeconv_r>:
 800c16c:	4800      	ldr	r0, [pc, #0]	; (800c170 <_localeconv_r+0x4>)
 800c16e:	4770      	bx	lr
 800c170:	20000160 	.word	0x20000160

0800c174 <__errno>:
 800c174:	4b01      	ldr	r3, [pc, #4]	; (800c17c <__errno+0x8>)
 800c176:	6818      	ldr	r0, [r3, #0]
 800c178:	4770      	bx	lr
 800c17a:	bf00      	nop
 800c17c:	2000006c 	.word	0x2000006c

0800c180 <__libc_init_array>:
 800c180:	b570      	push	{r4, r5, r6, lr}
 800c182:	4d0d      	ldr	r5, [pc, #52]	; (800c1b8 <__libc_init_array+0x38>)
 800c184:	4c0d      	ldr	r4, [pc, #52]	; (800c1bc <__libc_init_array+0x3c>)
 800c186:	1b64      	subs	r4, r4, r5
 800c188:	10a4      	asrs	r4, r4, #2
 800c18a:	2600      	movs	r6, #0
 800c18c:	42a6      	cmp	r6, r4
 800c18e:	d109      	bne.n	800c1a4 <__libc_init_array+0x24>
 800c190:	4d0b      	ldr	r5, [pc, #44]	; (800c1c0 <__libc_init_array+0x40>)
 800c192:	4c0c      	ldr	r4, [pc, #48]	; (800c1c4 <__libc_init_array+0x44>)
 800c194:	f003 f9b4 	bl	800f500 <_init>
 800c198:	1b64      	subs	r4, r4, r5
 800c19a:	10a4      	asrs	r4, r4, #2
 800c19c:	2600      	movs	r6, #0
 800c19e:	42a6      	cmp	r6, r4
 800c1a0:	d105      	bne.n	800c1ae <__libc_init_array+0x2e>
 800c1a2:	bd70      	pop	{r4, r5, r6, pc}
 800c1a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1a8:	4798      	blx	r3
 800c1aa:	3601      	adds	r6, #1
 800c1ac:	e7ee      	b.n	800c18c <__libc_init_array+0xc>
 800c1ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1b2:	4798      	blx	r3
 800c1b4:	3601      	adds	r6, #1
 800c1b6:	e7f2      	b.n	800c19e <__libc_init_array+0x1e>
 800c1b8:	080105f0 	.word	0x080105f0
 800c1bc:	080105f0 	.word	0x080105f0
 800c1c0:	080105f0 	.word	0x080105f0
 800c1c4:	080105f4 	.word	0x080105f4

0800c1c8 <__retarget_lock_init_recursive>:
 800c1c8:	4770      	bx	lr

0800c1ca <__retarget_lock_acquire_recursive>:
 800c1ca:	4770      	bx	lr

0800c1cc <__retarget_lock_release_recursive>:
 800c1cc:	4770      	bx	lr

0800c1ce <memcpy>:
 800c1ce:	440a      	add	r2, r1
 800c1d0:	4291      	cmp	r1, r2
 800c1d2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c1d6:	d100      	bne.n	800c1da <memcpy+0xc>
 800c1d8:	4770      	bx	lr
 800c1da:	b510      	push	{r4, lr}
 800c1dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1e4:	4291      	cmp	r1, r2
 800c1e6:	d1f9      	bne.n	800c1dc <memcpy+0xe>
 800c1e8:	bd10      	pop	{r4, pc}

0800c1ea <quorem>:
 800c1ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ee:	6903      	ldr	r3, [r0, #16]
 800c1f0:	690c      	ldr	r4, [r1, #16]
 800c1f2:	42a3      	cmp	r3, r4
 800c1f4:	4607      	mov	r7, r0
 800c1f6:	db7e      	blt.n	800c2f6 <quorem+0x10c>
 800c1f8:	3c01      	subs	r4, #1
 800c1fa:	f101 0814 	add.w	r8, r1, #20
 800c1fe:	f100 0514 	add.w	r5, r0, #20
 800c202:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c206:	9301      	str	r3, [sp, #4]
 800c208:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c20c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c210:	3301      	adds	r3, #1
 800c212:	429a      	cmp	r2, r3
 800c214:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c218:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c21c:	fbb2 f6f3 	udiv	r6, r2, r3
 800c220:	d331      	bcc.n	800c286 <quorem+0x9c>
 800c222:	f04f 0e00 	mov.w	lr, #0
 800c226:	4640      	mov	r0, r8
 800c228:	46ac      	mov	ip, r5
 800c22a:	46f2      	mov	sl, lr
 800c22c:	f850 2b04 	ldr.w	r2, [r0], #4
 800c230:	b293      	uxth	r3, r2
 800c232:	fb06 e303 	mla	r3, r6, r3, lr
 800c236:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c23a:	0c1a      	lsrs	r2, r3, #16
 800c23c:	b29b      	uxth	r3, r3
 800c23e:	ebaa 0303 	sub.w	r3, sl, r3
 800c242:	f8dc a000 	ldr.w	sl, [ip]
 800c246:	fa13 f38a 	uxtah	r3, r3, sl
 800c24a:	fb06 220e 	mla	r2, r6, lr, r2
 800c24e:	9300      	str	r3, [sp, #0]
 800c250:	9b00      	ldr	r3, [sp, #0]
 800c252:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c256:	b292      	uxth	r2, r2
 800c258:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c25c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c260:	f8bd 3000 	ldrh.w	r3, [sp]
 800c264:	4581      	cmp	r9, r0
 800c266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c26a:	f84c 3b04 	str.w	r3, [ip], #4
 800c26e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c272:	d2db      	bcs.n	800c22c <quorem+0x42>
 800c274:	f855 300b 	ldr.w	r3, [r5, fp]
 800c278:	b92b      	cbnz	r3, 800c286 <quorem+0x9c>
 800c27a:	9b01      	ldr	r3, [sp, #4]
 800c27c:	3b04      	subs	r3, #4
 800c27e:	429d      	cmp	r5, r3
 800c280:	461a      	mov	r2, r3
 800c282:	d32c      	bcc.n	800c2de <quorem+0xf4>
 800c284:	613c      	str	r4, [r7, #16]
 800c286:	4638      	mov	r0, r7
 800c288:	f001 fb62 	bl	800d950 <__mcmp>
 800c28c:	2800      	cmp	r0, #0
 800c28e:	db22      	blt.n	800c2d6 <quorem+0xec>
 800c290:	3601      	adds	r6, #1
 800c292:	4629      	mov	r1, r5
 800c294:	2000      	movs	r0, #0
 800c296:	f858 2b04 	ldr.w	r2, [r8], #4
 800c29a:	f8d1 c000 	ldr.w	ip, [r1]
 800c29e:	b293      	uxth	r3, r2
 800c2a0:	1ac3      	subs	r3, r0, r3
 800c2a2:	0c12      	lsrs	r2, r2, #16
 800c2a4:	fa13 f38c 	uxtah	r3, r3, ip
 800c2a8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c2ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c2b0:	b29b      	uxth	r3, r3
 800c2b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2b6:	45c1      	cmp	r9, r8
 800c2b8:	f841 3b04 	str.w	r3, [r1], #4
 800c2bc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c2c0:	d2e9      	bcs.n	800c296 <quorem+0xac>
 800c2c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c2c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c2ca:	b922      	cbnz	r2, 800c2d6 <quorem+0xec>
 800c2cc:	3b04      	subs	r3, #4
 800c2ce:	429d      	cmp	r5, r3
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	d30a      	bcc.n	800c2ea <quorem+0x100>
 800c2d4:	613c      	str	r4, [r7, #16]
 800c2d6:	4630      	mov	r0, r6
 800c2d8:	b003      	add	sp, #12
 800c2da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2de:	6812      	ldr	r2, [r2, #0]
 800c2e0:	3b04      	subs	r3, #4
 800c2e2:	2a00      	cmp	r2, #0
 800c2e4:	d1ce      	bne.n	800c284 <quorem+0x9a>
 800c2e6:	3c01      	subs	r4, #1
 800c2e8:	e7c9      	b.n	800c27e <quorem+0x94>
 800c2ea:	6812      	ldr	r2, [r2, #0]
 800c2ec:	3b04      	subs	r3, #4
 800c2ee:	2a00      	cmp	r2, #0
 800c2f0:	d1f0      	bne.n	800c2d4 <quorem+0xea>
 800c2f2:	3c01      	subs	r4, #1
 800c2f4:	e7eb      	b.n	800c2ce <quorem+0xe4>
 800c2f6:	2000      	movs	r0, #0
 800c2f8:	e7ee      	b.n	800c2d8 <quorem+0xee>
 800c2fa:	0000      	movs	r0, r0
 800c2fc:	0000      	movs	r0, r0
	...

0800c300 <_dtoa_r>:
 800c300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c304:	ed2d 8b04 	vpush	{d8-d9}
 800c308:	69c5      	ldr	r5, [r0, #28]
 800c30a:	b093      	sub	sp, #76	; 0x4c
 800c30c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c310:	ec57 6b10 	vmov	r6, r7, d0
 800c314:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c318:	9107      	str	r1, [sp, #28]
 800c31a:	4604      	mov	r4, r0
 800c31c:	920a      	str	r2, [sp, #40]	; 0x28
 800c31e:	930d      	str	r3, [sp, #52]	; 0x34
 800c320:	b975      	cbnz	r5, 800c340 <_dtoa_r+0x40>
 800c322:	2010      	movs	r0, #16
 800c324:	f000 ff36 	bl	800d194 <malloc>
 800c328:	4602      	mov	r2, r0
 800c32a:	61e0      	str	r0, [r4, #28]
 800c32c:	b920      	cbnz	r0, 800c338 <_dtoa_r+0x38>
 800c32e:	4bae      	ldr	r3, [pc, #696]	; (800c5e8 <_dtoa_r+0x2e8>)
 800c330:	21ef      	movs	r1, #239	; 0xef
 800c332:	48ae      	ldr	r0, [pc, #696]	; (800c5ec <_dtoa_r+0x2ec>)
 800c334:	f001 fcee 	bl	800dd14 <__assert_func>
 800c338:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c33c:	6005      	str	r5, [r0, #0]
 800c33e:	60c5      	str	r5, [r0, #12]
 800c340:	69e3      	ldr	r3, [r4, #28]
 800c342:	6819      	ldr	r1, [r3, #0]
 800c344:	b151      	cbz	r1, 800c35c <_dtoa_r+0x5c>
 800c346:	685a      	ldr	r2, [r3, #4]
 800c348:	604a      	str	r2, [r1, #4]
 800c34a:	2301      	movs	r3, #1
 800c34c:	4093      	lsls	r3, r2
 800c34e:	608b      	str	r3, [r1, #8]
 800c350:	4620      	mov	r0, r4
 800c352:	f001 f8c1 	bl	800d4d8 <_Bfree>
 800c356:	69e3      	ldr	r3, [r4, #28]
 800c358:	2200      	movs	r2, #0
 800c35a:	601a      	str	r2, [r3, #0]
 800c35c:	1e3b      	subs	r3, r7, #0
 800c35e:	bfbb      	ittet	lt
 800c360:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c364:	9303      	strlt	r3, [sp, #12]
 800c366:	2300      	movge	r3, #0
 800c368:	2201      	movlt	r2, #1
 800c36a:	bfac      	ite	ge
 800c36c:	f8c8 3000 	strge.w	r3, [r8]
 800c370:	f8c8 2000 	strlt.w	r2, [r8]
 800c374:	4b9e      	ldr	r3, [pc, #632]	; (800c5f0 <_dtoa_r+0x2f0>)
 800c376:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c37a:	ea33 0308 	bics.w	r3, r3, r8
 800c37e:	d11b      	bne.n	800c3b8 <_dtoa_r+0xb8>
 800c380:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c382:	f242 730f 	movw	r3, #9999	; 0x270f
 800c386:	6013      	str	r3, [r2, #0]
 800c388:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c38c:	4333      	orrs	r3, r6
 800c38e:	f000 8593 	beq.w	800ceb8 <_dtoa_r+0xbb8>
 800c392:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c394:	b963      	cbnz	r3, 800c3b0 <_dtoa_r+0xb0>
 800c396:	4b97      	ldr	r3, [pc, #604]	; (800c5f4 <_dtoa_r+0x2f4>)
 800c398:	e027      	b.n	800c3ea <_dtoa_r+0xea>
 800c39a:	4b97      	ldr	r3, [pc, #604]	; (800c5f8 <_dtoa_r+0x2f8>)
 800c39c:	9300      	str	r3, [sp, #0]
 800c39e:	3308      	adds	r3, #8
 800c3a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c3a2:	6013      	str	r3, [r2, #0]
 800c3a4:	9800      	ldr	r0, [sp, #0]
 800c3a6:	b013      	add	sp, #76	; 0x4c
 800c3a8:	ecbd 8b04 	vpop	{d8-d9}
 800c3ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3b0:	4b90      	ldr	r3, [pc, #576]	; (800c5f4 <_dtoa_r+0x2f4>)
 800c3b2:	9300      	str	r3, [sp, #0]
 800c3b4:	3303      	adds	r3, #3
 800c3b6:	e7f3      	b.n	800c3a0 <_dtoa_r+0xa0>
 800c3b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	ec51 0b17 	vmov	r0, r1, d7
 800c3c2:	eeb0 8a47 	vmov.f32	s16, s14
 800c3c6:	eef0 8a67 	vmov.f32	s17, s15
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	f7f4 fb7c 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3d0:	4681      	mov	r9, r0
 800c3d2:	b160      	cbz	r0, 800c3ee <_dtoa_r+0xee>
 800c3d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	6013      	str	r3, [r2, #0]
 800c3da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	f000 8568 	beq.w	800ceb2 <_dtoa_r+0xbb2>
 800c3e2:	4b86      	ldr	r3, [pc, #536]	; (800c5fc <_dtoa_r+0x2fc>)
 800c3e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c3e6:	6013      	str	r3, [r2, #0]
 800c3e8:	3b01      	subs	r3, #1
 800c3ea:	9300      	str	r3, [sp, #0]
 800c3ec:	e7da      	b.n	800c3a4 <_dtoa_r+0xa4>
 800c3ee:	aa10      	add	r2, sp, #64	; 0x40
 800c3f0:	a911      	add	r1, sp, #68	; 0x44
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	eeb0 0a48 	vmov.f32	s0, s16
 800c3f8:	eef0 0a68 	vmov.f32	s1, s17
 800c3fc:	f001 fb4e 	bl	800da9c <__d2b>
 800c400:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c404:	4682      	mov	sl, r0
 800c406:	2d00      	cmp	r5, #0
 800c408:	d07f      	beq.n	800c50a <_dtoa_r+0x20a>
 800c40a:	ee18 3a90 	vmov	r3, s17
 800c40e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c412:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c416:	ec51 0b18 	vmov	r0, r1, d8
 800c41a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c41e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c422:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c426:	4619      	mov	r1, r3
 800c428:	2200      	movs	r2, #0
 800c42a:	4b75      	ldr	r3, [pc, #468]	; (800c600 <_dtoa_r+0x300>)
 800c42c:	f7f3 ff2c 	bl	8000288 <__aeabi_dsub>
 800c430:	a367      	add	r3, pc, #412	; (adr r3, 800c5d0 <_dtoa_r+0x2d0>)
 800c432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c436:	f7f4 f8df 	bl	80005f8 <__aeabi_dmul>
 800c43a:	a367      	add	r3, pc, #412	; (adr r3, 800c5d8 <_dtoa_r+0x2d8>)
 800c43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c440:	f7f3 ff24 	bl	800028c <__adddf3>
 800c444:	4606      	mov	r6, r0
 800c446:	4628      	mov	r0, r5
 800c448:	460f      	mov	r7, r1
 800c44a:	f7f4 f86b 	bl	8000524 <__aeabi_i2d>
 800c44e:	a364      	add	r3, pc, #400	; (adr r3, 800c5e0 <_dtoa_r+0x2e0>)
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	f7f4 f8d0 	bl	80005f8 <__aeabi_dmul>
 800c458:	4602      	mov	r2, r0
 800c45a:	460b      	mov	r3, r1
 800c45c:	4630      	mov	r0, r6
 800c45e:	4639      	mov	r1, r7
 800c460:	f7f3 ff14 	bl	800028c <__adddf3>
 800c464:	4606      	mov	r6, r0
 800c466:	460f      	mov	r7, r1
 800c468:	f7f4 fb76 	bl	8000b58 <__aeabi_d2iz>
 800c46c:	2200      	movs	r2, #0
 800c46e:	4683      	mov	fp, r0
 800c470:	2300      	movs	r3, #0
 800c472:	4630      	mov	r0, r6
 800c474:	4639      	mov	r1, r7
 800c476:	f7f4 fb31 	bl	8000adc <__aeabi_dcmplt>
 800c47a:	b148      	cbz	r0, 800c490 <_dtoa_r+0x190>
 800c47c:	4658      	mov	r0, fp
 800c47e:	f7f4 f851 	bl	8000524 <__aeabi_i2d>
 800c482:	4632      	mov	r2, r6
 800c484:	463b      	mov	r3, r7
 800c486:	f7f4 fb1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800c48a:	b908      	cbnz	r0, 800c490 <_dtoa_r+0x190>
 800c48c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c490:	f1bb 0f16 	cmp.w	fp, #22
 800c494:	d857      	bhi.n	800c546 <_dtoa_r+0x246>
 800c496:	4b5b      	ldr	r3, [pc, #364]	; (800c604 <_dtoa_r+0x304>)
 800c498:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c49c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a0:	ec51 0b18 	vmov	r0, r1, d8
 800c4a4:	f7f4 fb1a 	bl	8000adc <__aeabi_dcmplt>
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	d04e      	beq.n	800c54a <_dtoa_r+0x24a>
 800c4ac:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	930c      	str	r3, [sp, #48]	; 0x30
 800c4b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c4b6:	1b5b      	subs	r3, r3, r5
 800c4b8:	1e5a      	subs	r2, r3, #1
 800c4ba:	bf45      	ittet	mi
 800c4bc:	f1c3 0301 	rsbmi	r3, r3, #1
 800c4c0:	9305      	strmi	r3, [sp, #20]
 800c4c2:	2300      	movpl	r3, #0
 800c4c4:	2300      	movmi	r3, #0
 800c4c6:	9206      	str	r2, [sp, #24]
 800c4c8:	bf54      	ite	pl
 800c4ca:	9305      	strpl	r3, [sp, #20]
 800c4cc:	9306      	strmi	r3, [sp, #24]
 800c4ce:	f1bb 0f00 	cmp.w	fp, #0
 800c4d2:	db3c      	blt.n	800c54e <_dtoa_r+0x24e>
 800c4d4:	9b06      	ldr	r3, [sp, #24]
 800c4d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c4da:	445b      	add	r3, fp
 800c4dc:	9306      	str	r3, [sp, #24]
 800c4de:	2300      	movs	r3, #0
 800c4e0:	9308      	str	r3, [sp, #32]
 800c4e2:	9b07      	ldr	r3, [sp, #28]
 800c4e4:	2b09      	cmp	r3, #9
 800c4e6:	d868      	bhi.n	800c5ba <_dtoa_r+0x2ba>
 800c4e8:	2b05      	cmp	r3, #5
 800c4ea:	bfc4      	itt	gt
 800c4ec:	3b04      	subgt	r3, #4
 800c4ee:	9307      	strgt	r3, [sp, #28]
 800c4f0:	9b07      	ldr	r3, [sp, #28]
 800c4f2:	f1a3 0302 	sub.w	r3, r3, #2
 800c4f6:	bfcc      	ite	gt
 800c4f8:	2500      	movgt	r5, #0
 800c4fa:	2501      	movle	r5, #1
 800c4fc:	2b03      	cmp	r3, #3
 800c4fe:	f200 8085 	bhi.w	800c60c <_dtoa_r+0x30c>
 800c502:	e8df f003 	tbb	[pc, r3]
 800c506:	3b2e      	.short	0x3b2e
 800c508:	5839      	.short	0x5839
 800c50a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c50e:	441d      	add	r5, r3
 800c510:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c514:	2b20      	cmp	r3, #32
 800c516:	bfc1      	itttt	gt
 800c518:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c51c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c520:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c524:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c528:	bfd6      	itet	le
 800c52a:	f1c3 0320 	rsble	r3, r3, #32
 800c52e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c532:	fa06 f003 	lslle.w	r0, r6, r3
 800c536:	f7f3 ffe5 	bl	8000504 <__aeabi_ui2d>
 800c53a:	2201      	movs	r2, #1
 800c53c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c540:	3d01      	subs	r5, #1
 800c542:	920e      	str	r2, [sp, #56]	; 0x38
 800c544:	e76f      	b.n	800c426 <_dtoa_r+0x126>
 800c546:	2301      	movs	r3, #1
 800c548:	e7b3      	b.n	800c4b2 <_dtoa_r+0x1b2>
 800c54a:	900c      	str	r0, [sp, #48]	; 0x30
 800c54c:	e7b2      	b.n	800c4b4 <_dtoa_r+0x1b4>
 800c54e:	9b05      	ldr	r3, [sp, #20]
 800c550:	eba3 030b 	sub.w	r3, r3, fp
 800c554:	9305      	str	r3, [sp, #20]
 800c556:	f1cb 0300 	rsb	r3, fp, #0
 800c55a:	9308      	str	r3, [sp, #32]
 800c55c:	2300      	movs	r3, #0
 800c55e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c560:	e7bf      	b.n	800c4e2 <_dtoa_r+0x1e2>
 800c562:	2300      	movs	r3, #0
 800c564:	9309      	str	r3, [sp, #36]	; 0x24
 800c566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c568:	2b00      	cmp	r3, #0
 800c56a:	dc52      	bgt.n	800c612 <_dtoa_r+0x312>
 800c56c:	2301      	movs	r3, #1
 800c56e:	9301      	str	r3, [sp, #4]
 800c570:	9304      	str	r3, [sp, #16]
 800c572:	461a      	mov	r2, r3
 800c574:	920a      	str	r2, [sp, #40]	; 0x28
 800c576:	e00b      	b.n	800c590 <_dtoa_r+0x290>
 800c578:	2301      	movs	r3, #1
 800c57a:	e7f3      	b.n	800c564 <_dtoa_r+0x264>
 800c57c:	2300      	movs	r3, #0
 800c57e:	9309      	str	r3, [sp, #36]	; 0x24
 800c580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c582:	445b      	add	r3, fp
 800c584:	9301      	str	r3, [sp, #4]
 800c586:	3301      	adds	r3, #1
 800c588:	2b01      	cmp	r3, #1
 800c58a:	9304      	str	r3, [sp, #16]
 800c58c:	bfb8      	it	lt
 800c58e:	2301      	movlt	r3, #1
 800c590:	69e0      	ldr	r0, [r4, #28]
 800c592:	2100      	movs	r1, #0
 800c594:	2204      	movs	r2, #4
 800c596:	f102 0614 	add.w	r6, r2, #20
 800c59a:	429e      	cmp	r6, r3
 800c59c:	d93d      	bls.n	800c61a <_dtoa_r+0x31a>
 800c59e:	6041      	str	r1, [r0, #4]
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f000 ff59 	bl	800d458 <_Balloc>
 800c5a6:	9000      	str	r0, [sp, #0]
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	d139      	bne.n	800c620 <_dtoa_r+0x320>
 800c5ac:	4b16      	ldr	r3, [pc, #88]	; (800c608 <_dtoa_r+0x308>)
 800c5ae:	4602      	mov	r2, r0
 800c5b0:	f240 11af 	movw	r1, #431	; 0x1af
 800c5b4:	e6bd      	b.n	800c332 <_dtoa_r+0x32>
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	e7e1      	b.n	800c57e <_dtoa_r+0x27e>
 800c5ba:	2501      	movs	r5, #1
 800c5bc:	2300      	movs	r3, #0
 800c5be:	9307      	str	r3, [sp, #28]
 800c5c0:	9509      	str	r5, [sp, #36]	; 0x24
 800c5c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c5c6:	9301      	str	r3, [sp, #4]
 800c5c8:	9304      	str	r3, [sp, #16]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	2312      	movs	r3, #18
 800c5ce:	e7d1      	b.n	800c574 <_dtoa_r+0x274>
 800c5d0:	636f4361 	.word	0x636f4361
 800c5d4:	3fd287a7 	.word	0x3fd287a7
 800c5d8:	8b60c8b3 	.word	0x8b60c8b3
 800c5dc:	3fc68a28 	.word	0x3fc68a28
 800c5e0:	509f79fb 	.word	0x509f79fb
 800c5e4:	3fd34413 	.word	0x3fd34413
 800c5e8:	080100dd 	.word	0x080100dd
 800c5ec:	080100f4 	.word	0x080100f4
 800c5f0:	7ff00000 	.word	0x7ff00000
 800c5f4:	080100d9 	.word	0x080100d9
 800c5f8:	080100d0 	.word	0x080100d0
 800c5fc:	080100ad 	.word	0x080100ad
 800c600:	3ff80000 	.word	0x3ff80000
 800c604:	080101f0 	.word	0x080101f0
 800c608:	0801014c 	.word	0x0801014c
 800c60c:	2301      	movs	r3, #1
 800c60e:	9309      	str	r3, [sp, #36]	; 0x24
 800c610:	e7d7      	b.n	800c5c2 <_dtoa_r+0x2c2>
 800c612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c614:	9301      	str	r3, [sp, #4]
 800c616:	9304      	str	r3, [sp, #16]
 800c618:	e7ba      	b.n	800c590 <_dtoa_r+0x290>
 800c61a:	3101      	adds	r1, #1
 800c61c:	0052      	lsls	r2, r2, #1
 800c61e:	e7ba      	b.n	800c596 <_dtoa_r+0x296>
 800c620:	69e3      	ldr	r3, [r4, #28]
 800c622:	9a00      	ldr	r2, [sp, #0]
 800c624:	601a      	str	r2, [r3, #0]
 800c626:	9b04      	ldr	r3, [sp, #16]
 800c628:	2b0e      	cmp	r3, #14
 800c62a:	f200 80a8 	bhi.w	800c77e <_dtoa_r+0x47e>
 800c62e:	2d00      	cmp	r5, #0
 800c630:	f000 80a5 	beq.w	800c77e <_dtoa_r+0x47e>
 800c634:	f1bb 0f00 	cmp.w	fp, #0
 800c638:	dd38      	ble.n	800c6ac <_dtoa_r+0x3ac>
 800c63a:	4bc0      	ldr	r3, [pc, #768]	; (800c93c <_dtoa_r+0x63c>)
 800c63c:	f00b 020f 	and.w	r2, fp, #15
 800c640:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c644:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c648:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c64c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c650:	d019      	beq.n	800c686 <_dtoa_r+0x386>
 800c652:	4bbb      	ldr	r3, [pc, #748]	; (800c940 <_dtoa_r+0x640>)
 800c654:	ec51 0b18 	vmov	r0, r1, d8
 800c658:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c65c:	f7f4 f8f6 	bl	800084c <__aeabi_ddiv>
 800c660:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c664:	f008 080f 	and.w	r8, r8, #15
 800c668:	2503      	movs	r5, #3
 800c66a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c940 <_dtoa_r+0x640>
 800c66e:	f1b8 0f00 	cmp.w	r8, #0
 800c672:	d10a      	bne.n	800c68a <_dtoa_r+0x38a>
 800c674:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c678:	4632      	mov	r2, r6
 800c67a:	463b      	mov	r3, r7
 800c67c:	f7f4 f8e6 	bl	800084c <__aeabi_ddiv>
 800c680:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c684:	e02b      	b.n	800c6de <_dtoa_r+0x3de>
 800c686:	2502      	movs	r5, #2
 800c688:	e7ef      	b.n	800c66a <_dtoa_r+0x36a>
 800c68a:	f018 0f01 	tst.w	r8, #1
 800c68e:	d008      	beq.n	800c6a2 <_dtoa_r+0x3a2>
 800c690:	4630      	mov	r0, r6
 800c692:	4639      	mov	r1, r7
 800c694:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c698:	f7f3 ffae 	bl	80005f8 <__aeabi_dmul>
 800c69c:	3501      	adds	r5, #1
 800c69e:	4606      	mov	r6, r0
 800c6a0:	460f      	mov	r7, r1
 800c6a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c6a6:	f109 0908 	add.w	r9, r9, #8
 800c6aa:	e7e0      	b.n	800c66e <_dtoa_r+0x36e>
 800c6ac:	f000 809f 	beq.w	800c7ee <_dtoa_r+0x4ee>
 800c6b0:	f1cb 0600 	rsb	r6, fp, #0
 800c6b4:	4ba1      	ldr	r3, [pc, #644]	; (800c93c <_dtoa_r+0x63c>)
 800c6b6:	4fa2      	ldr	r7, [pc, #648]	; (800c940 <_dtoa_r+0x640>)
 800c6b8:	f006 020f 	and.w	r2, r6, #15
 800c6bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c4:	ec51 0b18 	vmov	r0, r1, d8
 800c6c8:	f7f3 ff96 	bl	80005f8 <__aeabi_dmul>
 800c6cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6d0:	1136      	asrs	r6, r6, #4
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	2502      	movs	r5, #2
 800c6d6:	2e00      	cmp	r6, #0
 800c6d8:	d17e      	bne.n	800c7d8 <_dtoa_r+0x4d8>
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d1d0      	bne.n	800c680 <_dtoa_r+0x380>
 800c6de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	f000 8084 	beq.w	800c7f2 <_dtoa_r+0x4f2>
 800c6ea:	4b96      	ldr	r3, [pc, #600]	; (800c944 <_dtoa_r+0x644>)
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	4640      	mov	r0, r8
 800c6f0:	4649      	mov	r1, r9
 800c6f2:	f7f4 f9f3 	bl	8000adc <__aeabi_dcmplt>
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	d07b      	beq.n	800c7f2 <_dtoa_r+0x4f2>
 800c6fa:	9b04      	ldr	r3, [sp, #16]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d078      	beq.n	800c7f2 <_dtoa_r+0x4f2>
 800c700:	9b01      	ldr	r3, [sp, #4]
 800c702:	2b00      	cmp	r3, #0
 800c704:	dd39      	ble.n	800c77a <_dtoa_r+0x47a>
 800c706:	4b90      	ldr	r3, [pc, #576]	; (800c948 <_dtoa_r+0x648>)
 800c708:	2200      	movs	r2, #0
 800c70a:	4640      	mov	r0, r8
 800c70c:	4649      	mov	r1, r9
 800c70e:	f7f3 ff73 	bl	80005f8 <__aeabi_dmul>
 800c712:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c716:	9e01      	ldr	r6, [sp, #4]
 800c718:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800c71c:	3501      	adds	r5, #1
 800c71e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c722:	4628      	mov	r0, r5
 800c724:	f7f3 fefe 	bl	8000524 <__aeabi_i2d>
 800c728:	4642      	mov	r2, r8
 800c72a:	464b      	mov	r3, r9
 800c72c:	f7f3 ff64 	bl	80005f8 <__aeabi_dmul>
 800c730:	4b86      	ldr	r3, [pc, #536]	; (800c94c <_dtoa_r+0x64c>)
 800c732:	2200      	movs	r2, #0
 800c734:	f7f3 fdaa 	bl	800028c <__adddf3>
 800c738:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c73c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c740:	9303      	str	r3, [sp, #12]
 800c742:	2e00      	cmp	r6, #0
 800c744:	d158      	bne.n	800c7f8 <_dtoa_r+0x4f8>
 800c746:	4b82      	ldr	r3, [pc, #520]	; (800c950 <_dtoa_r+0x650>)
 800c748:	2200      	movs	r2, #0
 800c74a:	4640      	mov	r0, r8
 800c74c:	4649      	mov	r1, r9
 800c74e:	f7f3 fd9b 	bl	8000288 <__aeabi_dsub>
 800c752:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c756:	4680      	mov	r8, r0
 800c758:	4689      	mov	r9, r1
 800c75a:	f7f4 f9dd 	bl	8000b18 <__aeabi_dcmpgt>
 800c75e:	2800      	cmp	r0, #0
 800c760:	f040 8296 	bne.w	800cc90 <_dtoa_r+0x990>
 800c764:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c768:	4640      	mov	r0, r8
 800c76a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c76e:	4649      	mov	r1, r9
 800c770:	f7f4 f9b4 	bl	8000adc <__aeabi_dcmplt>
 800c774:	2800      	cmp	r0, #0
 800c776:	f040 8289 	bne.w	800cc8c <_dtoa_r+0x98c>
 800c77a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c77e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c780:	2b00      	cmp	r3, #0
 800c782:	f2c0 814e 	blt.w	800ca22 <_dtoa_r+0x722>
 800c786:	f1bb 0f0e 	cmp.w	fp, #14
 800c78a:	f300 814a 	bgt.w	800ca22 <_dtoa_r+0x722>
 800c78e:	4b6b      	ldr	r3, [pc, #428]	; (800c93c <_dtoa_r+0x63c>)
 800c790:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c794:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	f280 80dc 	bge.w	800c958 <_dtoa_r+0x658>
 800c7a0:	9b04      	ldr	r3, [sp, #16]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	f300 80d8 	bgt.w	800c958 <_dtoa_r+0x658>
 800c7a8:	f040 826f 	bne.w	800cc8a <_dtoa_r+0x98a>
 800c7ac:	4b68      	ldr	r3, [pc, #416]	; (800c950 <_dtoa_r+0x650>)
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	4640      	mov	r0, r8
 800c7b2:	4649      	mov	r1, r9
 800c7b4:	f7f3 ff20 	bl	80005f8 <__aeabi_dmul>
 800c7b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c7bc:	f7f4 f9a2 	bl	8000b04 <__aeabi_dcmpge>
 800c7c0:	9e04      	ldr	r6, [sp, #16]
 800c7c2:	4637      	mov	r7, r6
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	f040 8245 	bne.w	800cc54 <_dtoa_r+0x954>
 800c7ca:	9d00      	ldr	r5, [sp, #0]
 800c7cc:	2331      	movs	r3, #49	; 0x31
 800c7ce:	f805 3b01 	strb.w	r3, [r5], #1
 800c7d2:	f10b 0b01 	add.w	fp, fp, #1
 800c7d6:	e241      	b.n	800cc5c <_dtoa_r+0x95c>
 800c7d8:	07f2      	lsls	r2, r6, #31
 800c7da:	d505      	bpl.n	800c7e8 <_dtoa_r+0x4e8>
 800c7dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7e0:	f7f3 ff0a 	bl	80005f8 <__aeabi_dmul>
 800c7e4:	3501      	adds	r5, #1
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	1076      	asrs	r6, r6, #1
 800c7ea:	3708      	adds	r7, #8
 800c7ec:	e773      	b.n	800c6d6 <_dtoa_r+0x3d6>
 800c7ee:	2502      	movs	r5, #2
 800c7f0:	e775      	b.n	800c6de <_dtoa_r+0x3de>
 800c7f2:	9e04      	ldr	r6, [sp, #16]
 800c7f4:	465f      	mov	r7, fp
 800c7f6:	e792      	b.n	800c71e <_dtoa_r+0x41e>
 800c7f8:	9900      	ldr	r1, [sp, #0]
 800c7fa:	4b50      	ldr	r3, [pc, #320]	; (800c93c <_dtoa_r+0x63c>)
 800c7fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c800:	4431      	add	r1, r6
 800c802:	9102      	str	r1, [sp, #8]
 800c804:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c806:	eeb0 9a47 	vmov.f32	s18, s14
 800c80a:	eef0 9a67 	vmov.f32	s19, s15
 800c80e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c812:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c816:	2900      	cmp	r1, #0
 800c818:	d044      	beq.n	800c8a4 <_dtoa_r+0x5a4>
 800c81a:	494e      	ldr	r1, [pc, #312]	; (800c954 <_dtoa_r+0x654>)
 800c81c:	2000      	movs	r0, #0
 800c81e:	f7f4 f815 	bl	800084c <__aeabi_ddiv>
 800c822:	ec53 2b19 	vmov	r2, r3, d9
 800c826:	f7f3 fd2f 	bl	8000288 <__aeabi_dsub>
 800c82a:	9d00      	ldr	r5, [sp, #0]
 800c82c:	ec41 0b19 	vmov	d9, r0, r1
 800c830:	4649      	mov	r1, r9
 800c832:	4640      	mov	r0, r8
 800c834:	f7f4 f990 	bl	8000b58 <__aeabi_d2iz>
 800c838:	4606      	mov	r6, r0
 800c83a:	f7f3 fe73 	bl	8000524 <__aeabi_i2d>
 800c83e:	4602      	mov	r2, r0
 800c840:	460b      	mov	r3, r1
 800c842:	4640      	mov	r0, r8
 800c844:	4649      	mov	r1, r9
 800c846:	f7f3 fd1f 	bl	8000288 <__aeabi_dsub>
 800c84a:	3630      	adds	r6, #48	; 0x30
 800c84c:	f805 6b01 	strb.w	r6, [r5], #1
 800c850:	ec53 2b19 	vmov	r2, r3, d9
 800c854:	4680      	mov	r8, r0
 800c856:	4689      	mov	r9, r1
 800c858:	f7f4 f940 	bl	8000adc <__aeabi_dcmplt>
 800c85c:	2800      	cmp	r0, #0
 800c85e:	d164      	bne.n	800c92a <_dtoa_r+0x62a>
 800c860:	4642      	mov	r2, r8
 800c862:	464b      	mov	r3, r9
 800c864:	4937      	ldr	r1, [pc, #220]	; (800c944 <_dtoa_r+0x644>)
 800c866:	2000      	movs	r0, #0
 800c868:	f7f3 fd0e 	bl	8000288 <__aeabi_dsub>
 800c86c:	ec53 2b19 	vmov	r2, r3, d9
 800c870:	f7f4 f934 	bl	8000adc <__aeabi_dcmplt>
 800c874:	2800      	cmp	r0, #0
 800c876:	f040 80b6 	bne.w	800c9e6 <_dtoa_r+0x6e6>
 800c87a:	9b02      	ldr	r3, [sp, #8]
 800c87c:	429d      	cmp	r5, r3
 800c87e:	f43f af7c 	beq.w	800c77a <_dtoa_r+0x47a>
 800c882:	4b31      	ldr	r3, [pc, #196]	; (800c948 <_dtoa_r+0x648>)
 800c884:	ec51 0b19 	vmov	r0, r1, d9
 800c888:	2200      	movs	r2, #0
 800c88a:	f7f3 feb5 	bl	80005f8 <__aeabi_dmul>
 800c88e:	4b2e      	ldr	r3, [pc, #184]	; (800c948 <_dtoa_r+0x648>)
 800c890:	ec41 0b19 	vmov	d9, r0, r1
 800c894:	2200      	movs	r2, #0
 800c896:	4640      	mov	r0, r8
 800c898:	4649      	mov	r1, r9
 800c89a:	f7f3 fead 	bl	80005f8 <__aeabi_dmul>
 800c89e:	4680      	mov	r8, r0
 800c8a0:	4689      	mov	r9, r1
 800c8a2:	e7c5      	b.n	800c830 <_dtoa_r+0x530>
 800c8a4:	ec51 0b17 	vmov	r0, r1, d7
 800c8a8:	f7f3 fea6 	bl	80005f8 <__aeabi_dmul>
 800c8ac:	9b02      	ldr	r3, [sp, #8]
 800c8ae:	9d00      	ldr	r5, [sp, #0]
 800c8b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c8b2:	ec41 0b19 	vmov	d9, r0, r1
 800c8b6:	4649      	mov	r1, r9
 800c8b8:	4640      	mov	r0, r8
 800c8ba:	f7f4 f94d 	bl	8000b58 <__aeabi_d2iz>
 800c8be:	4606      	mov	r6, r0
 800c8c0:	f7f3 fe30 	bl	8000524 <__aeabi_i2d>
 800c8c4:	3630      	adds	r6, #48	; 0x30
 800c8c6:	4602      	mov	r2, r0
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	4640      	mov	r0, r8
 800c8cc:	4649      	mov	r1, r9
 800c8ce:	f7f3 fcdb 	bl	8000288 <__aeabi_dsub>
 800c8d2:	f805 6b01 	strb.w	r6, [r5], #1
 800c8d6:	9b02      	ldr	r3, [sp, #8]
 800c8d8:	429d      	cmp	r5, r3
 800c8da:	4680      	mov	r8, r0
 800c8dc:	4689      	mov	r9, r1
 800c8de:	f04f 0200 	mov.w	r2, #0
 800c8e2:	d124      	bne.n	800c92e <_dtoa_r+0x62e>
 800c8e4:	4b1b      	ldr	r3, [pc, #108]	; (800c954 <_dtoa_r+0x654>)
 800c8e6:	ec51 0b19 	vmov	r0, r1, d9
 800c8ea:	f7f3 fccf 	bl	800028c <__adddf3>
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	460b      	mov	r3, r1
 800c8f2:	4640      	mov	r0, r8
 800c8f4:	4649      	mov	r1, r9
 800c8f6:	f7f4 f90f 	bl	8000b18 <__aeabi_dcmpgt>
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	d173      	bne.n	800c9e6 <_dtoa_r+0x6e6>
 800c8fe:	ec53 2b19 	vmov	r2, r3, d9
 800c902:	4914      	ldr	r1, [pc, #80]	; (800c954 <_dtoa_r+0x654>)
 800c904:	2000      	movs	r0, #0
 800c906:	f7f3 fcbf 	bl	8000288 <__aeabi_dsub>
 800c90a:	4602      	mov	r2, r0
 800c90c:	460b      	mov	r3, r1
 800c90e:	4640      	mov	r0, r8
 800c910:	4649      	mov	r1, r9
 800c912:	f7f4 f8e3 	bl	8000adc <__aeabi_dcmplt>
 800c916:	2800      	cmp	r0, #0
 800c918:	f43f af2f 	beq.w	800c77a <_dtoa_r+0x47a>
 800c91c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c91e:	1e6b      	subs	r3, r5, #1
 800c920:	930f      	str	r3, [sp, #60]	; 0x3c
 800c922:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c926:	2b30      	cmp	r3, #48	; 0x30
 800c928:	d0f8      	beq.n	800c91c <_dtoa_r+0x61c>
 800c92a:	46bb      	mov	fp, r7
 800c92c:	e04a      	b.n	800c9c4 <_dtoa_r+0x6c4>
 800c92e:	4b06      	ldr	r3, [pc, #24]	; (800c948 <_dtoa_r+0x648>)
 800c930:	f7f3 fe62 	bl	80005f8 <__aeabi_dmul>
 800c934:	4680      	mov	r8, r0
 800c936:	4689      	mov	r9, r1
 800c938:	e7bd      	b.n	800c8b6 <_dtoa_r+0x5b6>
 800c93a:	bf00      	nop
 800c93c:	080101f0 	.word	0x080101f0
 800c940:	080101c8 	.word	0x080101c8
 800c944:	3ff00000 	.word	0x3ff00000
 800c948:	40240000 	.word	0x40240000
 800c94c:	401c0000 	.word	0x401c0000
 800c950:	40140000 	.word	0x40140000
 800c954:	3fe00000 	.word	0x3fe00000
 800c958:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c95c:	9d00      	ldr	r5, [sp, #0]
 800c95e:	4642      	mov	r2, r8
 800c960:	464b      	mov	r3, r9
 800c962:	4630      	mov	r0, r6
 800c964:	4639      	mov	r1, r7
 800c966:	f7f3 ff71 	bl	800084c <__aeabi_ddiv>
 800c96a:	f7f4 f8f5 	bl	8000b58 <__aeabi_d2iz>
 800c96e:	9001      	str	r0, [sp, #4]
 800c970:	f7f3 fdd8 	bl	8000524 <__aeabi_i2d>
 800c974:	4642      	mov	r2, r8
 800c976:	464b      	mov	r3, r9
 800c978:	f7f3 fe3e 	bl	80005f8 <__aeabi_dmul>
 800c97c:	4602      	mov	r2, r0
 800c97e:	460b      	mov	r3, r1
 800c980:	4630      	mov	r0, r6
 800c982:	4639      	mov	r1, r7
 800c984:	f7f3 fc80 	bl	8000288 <__aeabi_dsub>
 800c988:	9e01      	ldr	r6, [sp, #4]
 800c98a:	9f04      	ldr	r7, [sp, #16]
 800c98c:	3630      	adds	r6, #48	; 0x30
 800c98e:	f805 6b01 	strb.w	r6, [r5], #1
 800c992:	9e00      	ldr	r6, [sp, #0]
 800c994:	1bae      	subs	r6, r5, r6
 800c996:	42b7      	cmp	r7, r6
 800c998:	4602      	mov	r2, r0
 800c99a:	460b      	mov	r3, r1
 800c99c:	d134      	bne.n	800ca08 <_dtoa_r+0x708>
 800c99e:	f7f3 fc75 	bl	800028c <__adddf3>
 800c9a2:	4642      	mov	r2, r8
 800c9a4:	464b      	mov	r3, r9
 800c9a6:	4606      	mov	r6, r0
 800c9a8:	460f      	mov	r7, r1
 800c9aa:	f7f4 f8b5 	bl	8000b18 <__aeabi_dcmpgt>
 800c9ae:	b9c8      	cbnz	r0, 800c9e4 <_dtoa_r+0x6e4>
 800c9b0:	4642      	mov	r2, r8
 800c9b2:	464b      	mov	r3, r9
 800c9b4:	4630      	mov	r0, r6
 800c9b6:	4639      	mov	r1, r7
 800c9b8:	f7f4 f886 	bl	8000ac8 <__aeabi_dcmpeq>
 800c9bc:	b110      	cbz	r0, 800c9c4 <_dtoa_r+0x6c4>
 800c9be:	9b01      	ldr	r3, [sp, #4]
 800c9c0:	07db      	lsls	r3, r3, #31
 800c9c2:	d40f      	bmi.n	800c9e4 <_dtoa_r+0x6e4>
 800c9c4:	4651      	mov	r1, sl
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f000 fd86 	bl	800d4d8 <_Bfree>
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c9d0:	702b      	strb	r3, [r5, #0]
 800c9d2:	f10b 0301 	add.w	r3, fp, #1
 800c9d6:	6013      	str	r3, [r2, #0]
 800c9d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	f43f ace2 	beq.w	800c3a4 <_dtoa_r+0xa4>
 800c9e0:	601d      	str	r5, [r3, #0]
 800c9e2:	e4df      	b.n	800c3a4 <_dtoa_r+0xa4>
 800c9e4:	465f      	mov	r7, fp
 800c9e6:	462b      	mov	r3, r5
 800c9e8:	461d      	mov	r5, r3
 800c9ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9ee:	2a39      	cmp	r2, #57	; 0x39
 800c9f0:	d106      	bne.n	800ca00 <_dtoa_r+0x700>
 800c9f2:	9a00      	ldr	r2, [sp, #0]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d1f7      	bne.n	800c9e8 <_dtoa_r+0x6e8>
 800c9f8:	9900      	ldr	r1, [sp, #0]
 800c9fa:	2230      	movs	r2, #48	; 0x30
 800c9fc:	3701      	adds	r7, #1
 800c9fe:	700a      	strb	r2, [r1, #0]
 800ca00:	781a      	ldrb	r2, [r3, #0]
 800ca02:	3201      	adds	r2, #1
 800ca04:	701a      	strb	r2, [r3, #0]
 800ca06:	e790      	b.n	800c92a <_dtoa_r+0x62a>
 800ca08:	4ba3      	ldr	r3, [pc, #652]	; (800cc98 <_dtoa_r+0x998>)
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	f7f3 fdf4 	bl	80005f8 <__aeabi_dmul>
 800ca10:	2200      	movs	r2, #0
 800ca12:	2300      	movs	r3, #0
 800ca14:	4606      	mov	r6, r0
 800ca16:	460f      	mov	r7, r1
 800ca18:	f7f4 f856 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	d09e      	beq.n	800c95e <_dtoa_r+0x65e>
 800ca20:	e7d0      	b.n	800c9c4 <_dtoa_r+0x6c4>
 800ca22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca24:	2a00      	cmp	r2, #0
 800ca26:	f000 80ca 	beq.w	800cbbe <_dtoa_r+0x8be>
 800ca2a:	9a07      	ldr	r2, [sp, #28]
 800ca2c:	2a01      	cmp	r2, #1
 800ca2e:	f300 80ad 	bgt.w	800cb8c <_dtoa_r+0x88c>
 800ca32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca34:	2a00      	cmp	r2, #0
 800ca36:	f000 80a5 	beq.w	800cb84 <_dtoa_r+0x884>
 800ca3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ca3e:	9e08      	ldr	r6, [sp, #32]
 800ca40:	9d05      	ldr	r5, [sp, #20]
 800ca42:	9a05      	ldr	r2, [sp, #20]
 800ca44:	441a      	add	r2, r3
 800ca46:	9205      	str	r2, [sp, #20]
 800ca48:	9a06      	ldr	r2, [sp, #24]
 800ca4a:	2101      	movs	r1, #1
 800ca4c:	441a      	add	r2, r3
 800ca4e:	4620      	mov	r0, r4
 800ca50:	9206      	str	r2, [sp, #24]
 800ca52:	f000 fdf7 	bl	800d644 <__i2b>
 800ca56:	4607      	mov	r7, r0
 800ca58:	b165      	cbz	r5, 800ca74 <_dtoa_r+0x774>
 800ca5a:	9b06      	ldr	r3, [sp, #24]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	dd09      	ble.n	800ca74 <_dtoa_r+0x774>
 800ca60:	42ab      	cmp	r3, r5
 800ca62:	9a05      	ldr	r2, [sp, #20]
 800ca64:	bfa8      	it	ge
 800ca66:	462b      	movge	r3, r5
 800ca68:	1ad2      	subs	r2, r2, r3
 800ca6a:	9205      	str	r2, [sp, #20]
 800ca6c:	9a06      	ldr	r2, [sp, #24]
 800ca6e:	1aed      	subs	r5, r5, r3
 800ca70:	1ad3      	subs	r3, r2, r3
 800ca72:	9306      	str	r3, [sp, #24]
 800ca74:	9b08      	ldr	r3, [sp, #32]
 800ca76:	b1f3      	cbz	r3, 800cab6 <_dtoa_r+0x7b6>
 800ca78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f000 80a3 	beq.w	800cbc6 <_dtoa_r+0x8c6>
 800ca80:	2e00      	cmp	r6, #0
 800ca82:	dd10      	ble.n	800caa6 <_dtoa_r+0x7a6>
 800ca84:	4639      	mov	r1, r7
 800ca86:	4632      	mov	r2, r6
 800ca88:	4620      	mov	r0, r4
 800ca8a:	f000 fe9b 	bl	800d7c4 <__pow5mult>
 800ca8e:	4652      	mov	r2, sl
 800ca90:	4601      	mov	r1, r0
 800ca92:	4607      	mov	r7, r0
 800ca94:	4620      	mov	r0, r4
 800ca96:	f000 fdeb 	bl	800d670 <__multiply>
 800ca9a:	4651      	mov	r1, sl
 800ca9c:	4680      	mov	r8, r0
 800ca9e:	4620      	mov	r0, r4
 800caa0:	f000 fd1a 	bl	800d4d8 <_Bfree>
 800caa4:	46c2      	mov	sl, r8
 800caa6:	9b08      	ldr	r3, [sp, #32]
 800caa8:	1b9a      	subs	r2, r3, r6
 800caaa:	d004      	beq.n	800cab6 <_dtoa_r+0x7b6>
 800caac:	4651      	mov	r1, sl
 800caae:	4620      	mov	r0, r4
 800cab0:	f000 fe88 	bl	800d7c4 <__pow5mult>
 800cab4:	4682      	mov	sl, r0
 800cab6:	2101      	movs	r1, #1
 800cab8:	4620      	mov	r0, r4
 800caba:	f000 fdc3 	bl	800d644 <__i2b>
 800cabe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	4606      	mov	r6, r0
 800cac4:	f340 8081 	ble.w	800cbca <_dtoa_r+0x8ca>
 800cac8:	461a      	mov	r2, r3
 800caca:	4601      	mov	r1, r0
 800cacc:	4620      	mov	r0, r4
 800cace:	f000 fe79 	bl	800d7c4 <__pow5mult>
 800cad2:	9b07      	ldr	r3, [sp, #28]
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	4606      	mov	r6, r0
 800cad8:	dd7a      	ble.n	800cbd0 <_dtoa_r+0x8d0>
 800cada:	f04f 0800 	mov.w	r8, #0
 800cade:	6933      	ldr	r3, [r6, #16]
 800cae0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cae4:	6918      	ldr	r0, [r3, #16]
 800cae6:	f000 fd5f 	bl	800d5a8 <__hi0bits>
 800caea:	f1c0 0020 	rsb	r0, r0, #32
 800caee:	9b06      	ldr	r3, [sp, #24]
 800caf0:	4418      	add	r0, r3
 800caf2:	f010 001f 	ands.w	r0, r0, #31
 800caf6:	f000 8094 	beq.w	800cc22 <_dtoa_r+0x922>
 800cafa:	f1c0 0320 	rsb	r3, r0, #32
 800cafe:	2b04      	cmp	r3, #4
 800cb00:	f340 8085 	ble.w	800cc0e <_dtoa_r+0x90e>
 800cb04:	9b05      	ldr	r3, [sp, #20]
 800cb06:	f1c0 001c 	rsb	r0, r0, #28
 800cb0a:	4403      	add	r3, r0
 800cb0c:	9305      	str	r3, [sp, #20]
 800cb0e:	9b06      	ldr	r3, [sp, #24]
 800cb10:	4403      	add	r3, r0
 800cb12:	4405      	add	r5, r0
 800cb14:	9306      	str	r3, [sp, #24]
 800cb16:	9b05      	ldr	r3, [sp, #20]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	dd05      	ble.n	800cb28 <_dtoa_r+0x828>
 800cb1c:	4651      	mov	r1, sl
 800cb1e:	461a      	mov	r2, r3
 800cb20:	4620      	mov	r0, r4
 800cb22:	f000 fea9 	bl	800d878 <__lshift>
 800cb26:	4682      	mov	sl, r0
 800cb28:	9b06      	ldr	r3, [sp, #24]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	dd05      	ble.n	800cb3a <_dtoa_r+0x83a>
 800cb2e:	4631      	mov	r1, r6
 800cb30:	461a      	mov	r2, r3
 800cb32:	4620      	mov	r0, r4
 800cb34:	f000 fea0 	bl	800d878 <__lshift>
 800cb38:	4606      	mov	r6, r0
 800cb3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d072      	beq.n	800cc26 <_dtoa_r+0x926>
 800cb40:	4631      	mov	r1, r6
 800cb42:	4650      	mov	r0, sl
 800cb44:	f000 ff04 	bl	800d950 <__mcmp>
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	da6c      	bge.n	800cc26 <_dtoa_r+0x926>
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	4651      	mov	r1, sl
 800cb50:	220a      	movs	r2, #10
 800cb52:	4620      	mov	r0, r4
 800cb54:	f000 fce2 	bl	800d51c <__multadd>
 800cb58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb5a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800cb5e:	4682      	mov	sl, r0
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	f000 81b0 	beq.w	800cec6 <_dtoa_r+0xbc6>
 800cb66:	2300      	movs	r3, #0
 800cb68:	4639      	mov	r1, r7
 800cb6a:	220a      	movs	r2, #10
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	f000 fcd5 	bl	800d51c <__multadd>
 800cb72:	9b01      	ldr	r3, [sp, #4]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	4607      	mov	r7, r0
 800cb78:	f300 8096 	bgt.w	800cca8 <_dtoa_r+0x9a8>
 800cb7c:	9b07      	ldr	r3, [sp, #28]
 800cb7e:	2b02      	cmp	r3, #2
 800cb80:	dc59      	bgt.n	800cc36 <_dtoa_r+0x936>
 800cb82:	e091      	b.n	800cca8 <_dtoa_r+0x9a8>
 800cb84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cb86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cb8a:	e758      	b.n	800ca3e <_dtoa_r+0x73e>
 800cb8c:	9b04      	ldr	r3, [sp, #16]
 800cb8e:	1e5e      	subs	r6, r3, #1
 800cb90:	9b08      	ldr	r3, [sp, #32]
 800cb92:	42b3      	cmp	r3, r6
 800cb94:	bfbf      	itttt	lt
 800cb96:	9b08      	ldrlt	r3, [sp, #32]
 800cb98:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800cb9a:	9608      	strlt	r6, [sp, #32]
 800cb9c:	1af3      	sublt	r3, r6, r3
 800cb9e:	bfb4      	ite	lt
 800cba0:	18d2      	addlt	r2, r2, r3
 800cba2:	1b9e      	subge	r6, r3, r6
 800cba4:	9b04      	ldr	r3, [sp, #16]
 800cba6:	bfbc      	itt	lt
 800cba8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800cbaa:	2600      	movlt	r6, #0
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	bfb7      	itett	lt
 800cbb0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800cbb4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800cbb8:	1a9d      	sublt	r5, r3, r2
 800cbba:	2300      	movlt	r3, #0
 800cbbc:	e741      	b.n	800ca42 <_dtoa_r+0x742>
 800cbbe:	9e08      	ldr	r6, [sp, #32]
 800cbc0:	9d05      	ldr	r5, [sp, #20]
 800cbc2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cbc4:	e748      	b.n	800ca58 <_dtoa_r+0x758>
 800cbc6:	9a08      	ldr	r2, [sp, #32]
 800cbc8:	e770      	b.n	800caac <_dtoa_r+0x7ac>
 800cbca:	9b07      	ldr	r3, [sp, #28]
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	dc19      	bgt.n	800cc04 <_dtoa_r+0x904>
 800cbd0:	9b02      	ldr	r3, [sp, #8]
 800cbd2:	b9bb      	cbnz	r3, 800cc04 <_dtoa_r+0x904>
 800cbd4:	9b03      	ldr	r3, [sp, #12]
 800cbd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cbda:	b99b      	cbnz	r3, 800cc04 <_dtoa_r+0x904>
 800cbdc:	9b03      	ldr	r3, [sp, #12]
 800cbde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cbe2:	0d1b      	lsrs	r3, r3, #20
 800cbe4:	051b      	lsls	r3, r3, #20
 800cbe6:	b183      	cbz	r3, 800cc0a <_dtoa_r+0x90a>
 800cbe8:	9b05      	ldr	r3, [sp, #20]
 800cbea:	3301      	adds	r3, #1
 800cbec:	9305      	str	r3, [sp, #20]
 800cbee:	9b06      	ldr	r3, [sp, #24]
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	9306      	str	r3, [sp, #24]
 800cbf4:	f04f 0801 	mov.w	r8, #1
 800cbf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	f47f af6f 	bne.w	800cade <_dtoa_r+0x7de>
 800cc00:	2001      	movs	r0, #1
 800cc02:	e774      	b.n	800caee <_dtoa_r+0x7ee>
 800cc04:	f04f 0800 	mov.w	r8, #0
 800cc08:	e7f6      	b.n	800cbf8 <_dtoa_r+0x8f8>
 800cc0a:	4698      	mov	r8, r3
 800cc0c:	e7f4      	b.n	800cbf8 <_dtoa_r+0x8f8>
 800cc0e:	d082      	beq.n	800cb16 <_dtoa_r+0x816>
 800cc10:	9a05      	ldr	r2, [sp, #20]
 800cc12:	331c      	adds	r3, #28
 800cc14:	441a      	add	r2, r3
 800cc16:	9205      	str	r2, [sp, #20]
 800cc18:	9a06      	ldr	r2, [sp, #24]
 800cc1a:	441a      	add	r2, r3
 800cc1c:	441d      	add	r5, r3
 800cc1e:	9206      	str	r2, [sp, #24]
 800cc20:	e779      	b.n	800cb16 <_dtoa_r+0x816>
 800cc22:	4603      	mov	r3, r0
 800cc24:	e7f4      	b.n	800cc10 <_dtoa_r+0x910>
 800cc26:	9b04      	ldr	r3, [sp, #16]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	dc37      	bgt.n	800cc9c <_dtoa_r+0x99c>
 800cc2c:	9b07      	ldr	r3, [sp, #28]
 800cc2e:	2b02      	cmp	r3, #2
 800cc30:	dd34      	ble.n	800cc9c <_dtoa_r+0x99c>
 800cc32:	9b04      	ldr	r3, [sp, #16]
 800cc34:	9301      	str	r3, [sp, #4]
 800cc36:	9b01      	ldr	r3, [sp, #4]
 800cc38:	b963      	cbnz	r3, 800cc54 <_dtoa_r+0x954>
 800cc3a:	4631      	mov	r1, r6
 800cc3c:	2205      	movs	r2, #5
 800cc3e:	4620      	mov	r0, r4
 800cc40:	f000 fc6c 	bl	800d51c <__multadd>
 800cc44:	4601      	mov	r1, r0
 800cc46:	4606      	mov	r6, r0
 800cc48:	4650      	mov	r0, sl
 800cc4a:	f000 fe81 	bl	800d950 <__mcmp>
 800cc4e:	2800      	cmp	r0, #0
 800cc50:	f73f adbb 	bgt.w	800c7ca <_dtoa_r+0x4ca>
 800cc54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc56:	9d00      	ldr	r5, [sp, #0]
 800cc58:	ea6f 0b03 	mvn.w	fp, r3
 800cc5c:	f04f 0800 	mov.w	r8, #0
 800cc60:	4631      	mov	r1, r6
 800cc62:	4620      	mov	r0, r4
 800cc64:	f000 fc38 	bl	800d4d8 <_Bfree>
 800cc68:	2f00      	cmp	r7, #0
 800cc6a:	f43f aeab 	beq.w	800c9c4 <_dtoa_r+0x6c4>
 800cc6e:	f1b8 0f00 	cmp.w	r8, #0
 800cc72:	d005      	beq.n	800cc80 <_dtoa_r+0x980>
 800cc74:	45b8      	cmp	r8, r7
 800cc76:	d003      	beq.n	800cc80 <_dtoa_r+0x980>
 800cc78:	4641      	mov	r1, r8
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	f000 fc2c 	bl	800d4d8 <_Bfree>
 800cc80:	4639      	mov	r1, r7
 800cc82:	4620      	mov	r0, r4
 800cc84:	f000 fc28 	bl	800d4d8 <_Bfree>
 800cc88:	e69c      	b.n	800c9c4 <_dtoa_r+0x6c4>
 800cc8a:	2600      	movs	r6, #0
 800cc8c:	4637      	mov	r7, r6
 800cc8e:	e7e1      	b.n	800cc54 <_dtoa_r+0x954>
 800cc90:	46bb      	mov	fp, r7
 800cc92:	4637      	mov	r7, r6
 800cc94:	e599      	b.n	800c7ca <_dtoa_r+0x4ca>
 800cc96:	bf00      	nop
 800cc98:	40240000 	.word	0x40240000
 800cc9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	f000 80c8 	beq.w	800ce34 <_dtoa_r+0xb34>
 800cca4:	9b04      	ldr	r3, [sp, #16]
 800cca6:	9301      	str	r3, [sp, #4]
 800cca8:	2d00      	cmp	r5, #0
 800ccaa:	dd05      	ble.n	800ccb8 <_dtoa_r+0x9b8>
 800ccac:	4639      	mov	r1, r7
 800ccae:	462a      	mov	r2, r5
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f000 fde1 	bl	800d878 <__lshift>
 800ccb6:	4607      	mov	r7, r0
 800ccb8:	f1b8 0f00 	cmp.w	r8, #0
 800ccbc:	d05b      	beq.n	800cd76 <_dtoa_r+0xa76>
 800ccbe:	6879      	ldr	r1, [r7, #4]
 800ccc0:	4620      	mov	r0, r4
 800ccc2:	f000 fbc9 	bl	800d458 <_Balloc>
 800ccc6:	4605      	mov	r5, r0
 800ccc8:	b928      	cbnz	r0, 800ccd6 <_dtoa_r+0x9d6>
 800ccca:	4b83      	ldr	r3, [pc, #524]	; (800ced8 <_dtoa_r+0xbd8>)
 800cccc:	4602      	mov	r2, r0
 800ccce:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ccd2:	f7ff bb2e 	b.w	800c332 <_dtoa_r+0x32>
 800ccd6:	693a      	ldr	r2, [r7, #16]
 800ccd8:	3202      	adds	r2, #2
 800ccda:	0092      	lsls	r2, r2, #2
 800ccdc:	f107 010c 	add.w	r1, r7, #12
 800cce0:	300c      	adds	r0, #12
 800cce2:	f7ff fa74 	bl	800c1ce <memcpy>
 800cce6:	2201      	movs	r2, #1
 800cce8:	4629      	mov	r1, r5
 800ccea:	4620      	mov	r0, r4
 800ccec:	f000 fdc4 	bl	800d878 <__lshift>
 800ccf0:	9b00      	ldr	r3, [sp, #0]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	9304      	str	r3, [sp, #16]
 800ccf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccfa:	4413      	add	r3, r2
 800ccfc:	9308      	str	r3, [sp, #32]
 800ccfe:	9b02      	ldr	r3, [sp, #8]
 800cd00:	f003 0301 	and.w	r3, r3, #1
 800cd04:	46b8      	mov	r8, r7
 800cd06:	9306      	str	r3, [sp, #24]
 800cd08:	4607      	mov	r7, r0
 800cd0a:	9b04      	ldr	r3, [sp, #16]
 800cd0c:	4631      	mov	r1, r6
 800cd0e:	3b01      	subs	r3, #1
 800cd10:	4650      	mov	r0, sl
 800cd12:	9301      	str	r3, [sp, #4]
 800cd14:	f7ff fa69 	bl	800c1ea <quorem>
 800cd18:	4641      	mov	r1, r8
 800cd1a:	9002      	str	r0, [sp, #8]
 800cd1c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cd20:	4650      	mov	r0, sl
 800cd22:	f000 fe15 	bl	800d950 <__mcmp>
 800cd26:	463a      	mov	r2, r7
 800cd28:	9005      	str	r0, [sp, #20]
 800cd2a:	4631      	mov	r1, r6
 800cd2c:	4620      	mov	r0, r4
 800cd2e:	f000 fe2b 	bl	800d988 <__mdiff>
 800cd32:	68c2      	ldr	r2, [r0, #12]
 800cd34:	4605      	mov	r5, r0
 800cd36:	bb02      	cbnz	r2, 800cd7a <_dtoa_r+0xa7a>
 800cd38:	4601      	mov	r1, r0
 800cd3a:	4650      	mov	r0, sl
 800cd3c:	f000 fe08 	bl	800d950 <__mcmp>
 800cd40:	4602      	mov	r2, r0
 800cd42:	4629      	mov	r1, r5
 800cd44:	4620      	mov	r0, r4
 800cd46:	9209      	str	r2, [sp, #36]	; 0x24
 800cd48:	f000 fbc6 	bl	800d4d8 <_Bfree>
 800cd4c:	9b07      	ldr	r3, [sp, #28]
 800cd4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd50:	9d04      	ldr	r5, [sp, #16]
 800cd52:	ea43 0102 	orr.w	r1, r3, r2
 800cd56:	9b06      	ldr	r3, [sp, #24]
 800cd58:	4319      	orrs	r1, r3
 800cd5a:	d110      	bne.n	800cd7e <_dtoa_r+0xa7e>
 800cd5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cd60:	d029      	beq.n	800cdb6 <_dtoa_r+0xab6>
 800cd62:	9b05      	ldr	r3, [sp, #20]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	dd02      	ble.n	800cd6e <_dtoa_r+0xa6e>
 800cd68:	9b02      	ldr	r3, [sp, #8]
 800cd6a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cd6e:	9b01      	ldr	r3, [sp, #4]
 800cd70:	f883 9000 	strb.w	r9, [r3]
 800cd74:	e774      	b.n	800cc60 <_dtoa_r+0x960>
 800cd76:	4638      	mov	r0, r7
 800cd78:	e7ba      	b.n	800ccf0 <_dtoa_r+0x9f0>
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	e7e1      	b.n	800cd42 <_dtoa_r+0xa42>
 800cd7e:	9b05      	ldr	r3, [sp, #20]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	db04      	blt.n	800cd8e <_dtoa_r+0xa8e>
 800cd84:	9907      	ldr	r1, [sp, #28]
 800cd86:	430b      	orrs	r3, r1
 800cd88:	9906      	ldr	r1, [sp, #24]
 800cd8a:	430b      	orrs	r3, r1
 800cd8c:	d120      	bne.n	800cdd0 <_dtoa_r+0xad0>
 800cd8e:	2a00      	cmp	r2, #0
 800cd90:	dded      	ble.n	800cd6e <_dtoa_r+0xa6e>
 800cd92:	4651      	mov	r1, sl
 800cd94:	2201      	movs	r2, #1
 800cd96:	4620      	mov	r0, r4
 800cd98:	f000 fd6e 	bl	800d878 <__lshift>
 800cd9c:	4631      	mov	r1, r6
 800cd9e:	4682      	mov	sl, r0
 800cda0:	f000 fdd6 	bl	800d950 <__mcmp>
 800cda4:	2800      	cmp	r0, #0
 800cda6:	dc03      	bgt.n	800cdb0 <_dtoa_r+0xab0>
 800cda8:	d1e1      	bne.n	800cd6e <_dtoa_r+0xa6e>
 800cdaa:	f019 0f01 	tst.w	r9, #1
 800cdae:	d0de      	beq.n	800cd6e <_dtoa_r+0xa6e>
 800cdb0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cdb4:	d1d8      	bne.n	800cd68 <_dtoa_r+0xa68>
 800cdb6:	9a01      	ldr	r2, [sp, #4]
 800cdb8:	2339      	movs	r3, #57	; 0x39
 800cdba:	7013      	strb	r3, [r2, #0]
 800cdbc:	462b      	mov	r3, r5
 800cdbe:	461d      	mov	r5, r3
 800cdc0:	3b01      	subs	r3, #1
 800cdc2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cdc6:	2a39      	cmp	r2, #57	; 0x39
 800cdc8:	d06c      	beq.n	800cea4 <_dtoa_r+0xba4>
 800cdca:	3201      	adds	r2, #1
 800cdcc:	701a      	strb	r2, [r3, #0]
 800cdce:	e747      	b.n	800cc60 <_dtoa_r+0x960>
 800cdd0:	2a00      	cmp	r2, #0
 800cdd2:	dd07      	ble.n	800cde4 <_dtoa_r+0xae4>
 800cdd4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cdd8:	d0ed      	beq.n	800cdb6 <_dtoa_r+0xab6>
 800cdda:	9a01      	ldr	r2, [sp, #4]
 800cddc:	f109 0301 	add.w	r3, r9, #1
 800cde0:	7013      	strb	r3, [r2, #0]
 800cde2:	e73d      	b.n	800cc60 <_dtoa_r+0x960>
 800cde4:	9b04      	ldr	r3, [sp, #16]
 800cde6:	9a08      	ldr	r2, [sp, #32]
 800cde8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d043      	beq.n	800ce78 <_dtoa_r+0xb78>
 800cdf0:	4651      	mov	r1, sl
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	220a      	movs	r2, #10
 800cdf6:	4620      	mov	r0, r4
 800cdf8:	f000 fb90 	bl	800d51c <__multadd>
 800cdfc:	45b8      	cmp	r8, r7
 800cdfe:	4682      	mov	sl, r0
 800ce00:	f04f 0300 	mov.w	r3, #0
 800ce04:	f04f 020a 	mov.w	r2, #10
 800ce08:	4641      	mov	r1, r8
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	d107      	bne.n	800ce1e <_dtoa_r+0xb1e>
 800ce0e:	f000 fb85 	bl	800d51c <__multadd>
 800ce12:	4680      	mov	r8, r0
 800ce14:	4607      	mov	r7, r0
 800ce16:	9b04      	ldr	r3, [sp, #16]
 800ce18:	3301      	adds	r3, #1
 800ce1a:	9304      	str	r3, [sp, #16]
 800ce1c:	e775      	b.n	800cd0a <_dtoa_r+0xa0a>
 800ce1e:	f000 fb7d 	bl	800d51c <__multadd>
 800ce22:	4639      	mov	r1, r7
 800ce24:	4680      	mov	r8, r0
 800ce26:	2300      	movs	r3, #0
 800ce28:	220a      	movs	r2, #10
 800ce2a:	4620      	mov	r0, r4
 800ce2c:	f000 fb76 	bl	800d51c <__multadd>
 800ce30:	4607      	mov	r7, r0
 800ce32:	e7f0      	b.n	800ce16 <_dtoa_r+0xb16>
 800ce34:	9b04      	ldr	r3, [sp, #16]
 800ce36:	9301      	str	r3, [sp, #4]
 800ce38:	9d00      	ldr	r5, [sp, #0]
 800ce3a:	4631      	mov	r1, r6
 800ce3c:	4650      	mov	r0, sl
 800ce3e:	f7ff f9d4 	bl	800c1ea <quorem>
 800ce42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ce46:	9b00      	ldr	r3, [sp, #0]
 800ce48:	f805 9b01 	strb.w	r9, [r5], #1
 800ce4c:	1aea      	subs	r2, r5, r3
 800ce4e:	9b01      	ldr	r3, [sp, #4]
 800ce50:	4293      	cmp	r3, r2
 800ce52:	dd07      	ble.n	800ce64 <_dtoa_r+0xb64>
 800ce54:	4651      	mov	r1, sl
 800ce56:	2300      	movs	r3, #0
 800ce58:	220a      	movs	r2, #10
 800ce5a:	4620      	mov	r0, r4
 800ce5c:	f000 fb5e 	bl	800d51c <__multadd>
 800ce60:	4682      	mov	sl, r0
 800ce62:	e7ea      	b.n	800ce3a <_dtoa_r+0xb3a>
 800ce64:	9b01      	ldr	r3, [sp, #4]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	bfc8      	it	gt
 800ce6a:	461d      	movgt	r5, r3
 800ce6c:	9b00      	ldr	r3, [sp, #0]
 800ce6e:	bfd8      	it	le
 800ce70:	2501      	movle	r5, #1
 800ce72:	441d      	add	r5, r3
 800ce74:	f04f 0800 	mov.w	r8, #0
 800ce78:	4651      	mov	r1, sl
 800ce7a:	2201      	movs	r2, #1
 800ce7c:	4620      	mov	r0, r4
 800ce7e:	f000 fcfb 	bl	800d878 <__lshift>
 800ce82:	4631      	mov	r1, r6
 800ce84:	4682      	mov	sl, r0
 800ce86:	f000 fd63 	bl	800d950 <__mcmp>
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	dc96      	bgt.n	800cdbc <_dtoa_r+0xabc>
 800ce8e:	d102      	bne.n	800ce96 <_dtoa_r+0xb96>
 800ce90:	f019 0f01 	tst.w	r9, #1
 800ce94:	d192      	bne.n	800cdbc <_dtoa_r+0xabc>
 800ce96:	462b      	mov	r3, r5
 800ce98:	461d      	mov	r5, r3
 800ce9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce9e:	2a30      	cmp	r2, #48	; 0x30
 800cea0:	d0fa      	beq.n	800ce98 <_dtoa_r+0xb98>
 800cea2:	e6dd      	b.n	800cc60 <_dtoa_r+0x960>
 800cea4:	9a00      	ldr	r2, [sp, #0]
 800cea6:	429a      	cmp	r2, r3
 800cea8:	d189      	bne.n	800cdbe <_dtoa_r+0xabe>
 800ceaa:	f10b 0b01 	add.w	fp, fp, #1
 800ceae:	2331      	movs	r3, #49	; 0x31
 800ceb0:	e796      	b.n	800cde0 <_dtoa_r+0xae0>
 800ceb2:	4b0a      	ldr	r3, [pc, #40]	; (800cedc <_dtoa_r+0xbdc>)
 800ceb4:	f7ff ba99 	b.w	800c3ea <_dtoa_r+0xea>
 800ceb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	f47f aa6d 	bne.w	800c39a <_dtoa_r+0x9a>
 800cec0:	4b07      	ldr	r3, [pc, #28]	; (800cee0 <_dtoa_r+0xbe0>)
 800cec2:	f7ff ba92 	b.w	800c3ea <_dtoa_r+0xea>
 800cec6:	9b01      	ldr	r3, [sp, #4]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	dcb5      	bgt.n	800ce38 <_dtoa_r+0xb38>
 800cecc:	9b07      	ldr	r3, [sp, #28]
 800cece:	2b02      	cmp	r3, #2
 800ced0:	f73f aeb1 	bgt.w	800cc36 <_dtoa_r+0x936>
 800ced4:	e7b0      	b.n	800ce38 <_dtoa_r+0xb38>
 800ced6:	bf00      	nop
 800ced8:	0801014c 	.word	0x0801014c
 800cedc:	080100ac 	.word	0x080100ac
 800cee0:	080100d0 	.word	0x080100d0

0800cee4 <__ssputs_r>:
 800cee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cee8:	688e      	ldr	r6, [r1, #8]
 800ceea:	461f      	mov	r7, r3
 800ceec:	42be      	cmp	r6, r7
 800ceee:	680b      	ldr	r3, [r1, #0]
 800cef0:	4682      	mov	sl, r0
 800cef2:	460c      	mov	r4, r1
 800cef4:	4690      	mov	r8, r2
 800cef6:	d82c      	bhi.n	800cf52 <__ssputs_r+0x6e>
 800cef8:	898a      	ldrh	r2, [r1, #12]
 800cefa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cefe:	d026      	beq.n	800cf4e <__ssputs_r+0x6a>
 800cf00:	6965      	ldr	r5, [r4, #20]
 800cf02:	6909      	ldr	r1, [r1, #16]
 800cf04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf08:	eba3 0901 	sub.w	r9, r3, r1
 800cf0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cf10:	1c7b      	adds	r3, r7, #1
 800cf12:	444b      	add	r3, r9
 800cf14:	106d      	asrs	r5, r5, #1
 800cf16:	429d      	cmp	r5, r3
 800cf18:	bf38      	it	cc
 800cf1a:	461d      	movcc	r5, r3
 800cf1c:	0553      	lsls	r3, r2, #21
 800cf1e:	d527      	bpl.n	800cf70 <__ssputs_r+0x8c>
 800cf20:	4629      	mov	r1, r5
 800cf22:	f000 f95f 	bl	800d1e4 <_malloc_r>
 800cf26:	4606      	mov	r6, r0
 800cf28:	b360      	cbz	r0, 800cf84 <__ssputs_r+0xa0>
 800cf2a:	6921      	ldr	r1, [r4, #16]
 800cf2c:	464a      	mov	r2, r9
 800cf2e:	f7ff f94e 	bl	800c1ce <memcpy>
 800cf32:	89a3      	ldrh	r3, [r4, #12]
 800cf34:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cf38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf3c:	81a3      	strh	r3, [r4, #12]
 800cf3e:	6126      	str	r6, [r4, #16]
 800cf40:	6165      	str	r5, [r4, #20]
 800cf42:	444e      	add	r6, r9
 800cf44:	eba5 0509 	sub.w	r5, r5, r9
 800cf48:	6026      	str	r6, [r4, #0]
 800cf4a:	60a5      	str	r5, [r4, #8]
 800cf4c:	463e      	mov	r6, r7
 800cf4e:	42be      	cmp	r6, r7
 800cf50:	d900      	bls.n	800cf54 <__ssputs_r+0x70>
 800cf52:	463e      	mov	r6, r7
 800cf54:	6820      	ldr	r0, [r4, #0]
 800cf56:	4632      	mov	r2, r6
 800cf58:	4641      	mov	r1, r8
 800cf5a:	f000 fe6b 	bl	800dc34 <memmove>
 800cf5e:	68a3      	ldr	r3, [r4, #8]
 800cf60:	1b9b      	subs	r3, r3, r6
 800cf62:	60a3      	str	r3, [r4, #8]
 800cf64:	6823      	ldr	r3, [r4, #0]
 800cf66:	4433      	add	r3, r6
 800cf68:	6023      	str	r3, [r4, #0]
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf70:	462a      	mov	r2, r5
 800cf72:	f000 fe30 	bl	800dbd6 <_realloc_r>
 800cf76:	4606      	mov	r6, r0
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	d1e0      	bne.n	800cf3e <__ssputs_r+0x5a>
 800cf7c:	6921      	ldr	r1, [r4, #16]
 800cf7e:	4650      	mov	r0, sl
 800cf80:	f000 fefc 	bl	800dd7c <_free_r>
 800cf84:	230c      	movs	r3, #12
 800cf86:	f8ca 3000 	str.w	r3, [sl]
 800cf8a:	89a3      	ldrh	r3, [r4, #12]
 800cf8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf90:	81a3      	strh	r3, [r4, #12]
 800cf92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf96:	e7e9      	b.n	800cf6c <__ssputs_r+0x88>

0800cf98 <_svfiprintf_r>:
 800cf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf9c:	4698      	mov	r8, r3
 800cf9e:	898b      	ldrh	r3, [r1, #12]
 800cfa0:	061b      	lsls	r3, r3, #24
 800cfa2:	b09d      	sub	sp, #116	; 0x74
 800cfa4:	4607      	mov	r7, r0
 800cfa6:	460d      	mov	r5, r1
 800cfa8:	4614      	mov	r4, r2
 800cfaa:	d50e      	bpl.n	800cfca <_svfiprintf_r+0x32>
 800cfac:	690b      	ldr	r3, [r1, #16]
 800cfae:	b963      	cbnz	r3, 800cfca <_svfiprintf_r+0x32>
 800cfb0:	2140      	movs	r1, #64	; 0x40
 800cfb2:	f000 f917 	bl	800d1e4 <_malloc_r>
 800cfb6:	6028      	str	r0, [r5, #0]
 800cfb8:	6128      	str	r0, [r5, #16]
 800cfba:	b920      	cbnz	r0, 800cfc6 <_svfiprintf_r+0x2e>
 800cfbc:	230c      	movs	r3, #12
 800cfbe:	603b      	str	r3, [r7, #0]
 800cfc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cfc4:	e0d0      	b.n	800d168 <_svfiprintf_r+0x1d0>
 800cfc6:	2340      	movs	r3, #64	; 0x40
 800cfc8:	616b      	str	r3, [r5, #20]
 800cfca:	2300      	movs	r3, #0
 800cfcc:	9309      	str	r3, [sp, #36]	; 0x24
 800cfce:	2320      	movs	r3, #32
 800cfd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cfd4:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfd8:	2330      	movs	r3, #48	; 0x30
 800cfda:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d180 <_svfiprintf_r+0x1e8>
 800cfde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfe2:	f04f 0901 	mov.w	r9, #1
 800cfe6:	4623      	mov	r3, r4
 800cfe8:	469a      	mov	sl, r3
 800cfea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfee:	b10a      	cbz	r2, 800cff4 <_svfiprintf_r+0x5c>
 800cff0:	2a25      	cmp	r2, #37	; 0x25
 800cff2:	d1f9      	bne.n	800cfe8 <_svfiprintf_r+0x50>
 800cff4:	ebba 0b04 	subs.w	fp, sl, r4
 800cff8:	d00b      	beq.n	800d012 <_svfiprintf_r+0x7a>
 800cffa:	465b      	mov	r3, fp
 800cffc:	4622      	mov	r2, r4
 800cffe:	4629      	mov	r1, r5
 800d000:	4638      	mov	r0, r7
 800d002:	f7ff ff6f 	bl	800cee4 <__ssputs_r>
 800d006:	3001      	adds	r0, #1
 800d008:	f000 80a9 	beq.w	800d15e <_svfiprintf_r+0x1c6>
 800d00c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d00e:	445a      	add	r2, fp
 800d010:	9209      	str	r2, [sp, #36]	; 0x24
 800d012:	f89a 3000 	ldrb.w	r3, [sl]
 800d016:	2b00      	cmp	r3, #0
 800d018:	f000 80a1 	beq.w	800d15e <_svfiprintf_r+0x1c6>
 800d01c:	2300      	movs	r3, #0
 800d01e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d022:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d026:	f10a 0a01 	add.w	sl, sl, #1
 800d02a:	9304      	str	r3, [sp, #16]
 800d02c:	9307      	str	r3, [sp, #28]
 800d02e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d032:	931a      	str	r3, [sp, #104]	; 0x68
 800d034:	4654      	mov	r4, sl
 800d036:	2205      	movs	r2, #5
 800d038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d03c:	4850      	ldr	r0, [pc, #320]	; (800d180 <_svfiprintf_r+0x1e8>)
 800d03e:	f7f3 f8c7 	bl	80001d0 <memchr>
 800d042:	9a04      	ldr	r2, [sp, #16]
 800d044:	b9d8      	cbnz	r0, 800d07e <_svfiprintf_r+0xe6>
 800d046:	06d0      	lsls	r0, r2, #27
 800d048:	bf44      	itt	mi
 800d04a:	2320      	movmi	r3, #32
 800d04c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d050:	0711      	lsls	r1, r2, #28
 800d052:	bf44      	itt	mi
 800d054:	232b      	movmi	r3, #43	; 0x2b
 800d056:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d05a:	f89a 3000 	ldrb.w	r3, [sl]
 800d05e:	2b2a      	cmp	r3, #42	; 0x2a
 800d060:	d015      	beq.n	800d08e <_svfiprintf_r+0xf6>
 800d062:	9a07      	ldr	r2, [sp, #28]
 800d064:	4654      	mov	r4, sl
 800d066:	2000      	movs	r0, #0
 800d068:	f04f 0c0a 	mov.w	ip, #10
 800d06c:	4621      	mov	r1, r4
 800d06e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d072:	3b30      	subs	r3, #48	; 0x30
 800d074:	2b09      	cmp	r3, #9
 800d076:	d94d      	bls.n	800d114 <_svfiprintf_r+0x17c>
 800d078:	b1b0      	cbz	r0, 800d0a8 <_svfiprintf_r+0x110>
 800d07a:	9207      	str	r2, [sp, #28]
 800d07c:	e014      	b.n	800d0a8 <_svfiprintf_r+0x110>
 800d07e:	eba0 0308 	sub.w	r3, r0, r8
 800d082:	fa09 f303 	lsl.w	r3, r9, r3
 800d086:	4313      	orrs	r3, r2
 800d088:	9304      	str	r3, [sp, #16]
 800d08a:	46a2      	mov	sl, r4
 800d08c:	e7d2      	b.n	800d034 <_svfiprintf_r+0x9c>
 800d08e:	9b03      	ldr	r3, [sp, #12]
 800d090:	1d19      	adds	r1, r3, #4
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	9103      	str	r1, [sp, #12]
 800d096:	2b00      	cmp	r3, #0
 800d098:	bfbb      	ittet	lt
 800d09a:	425b      	neglt	r3, r3
 800d09c:	f042 0202 	orrlt.w	r2, r2, #2
 800d0a0:	9307      	strge	r3, [sp, #28]
 800d0a2:	9307      	strlt	r3, [sp, #28]
 800d0a4:	bfb8      	it	lt
 800d0a6:	9204      	strlt	r2, [sp, #16]
 800d0a8:	7823      	ldrb	r3, [r4, #0]
 800d0aa:	2b2e      	cmp	r3, #46	; 0x2e
 800d0ac:	d10c      	bne.n	800d0c8 <_svfiprintf_r+0x130>
 800d0ae:	7863      	ldrb	r3, [r4, #1]
 800d0b0:	2b2a      	cmp	r3, #42	; 0x2a
 800d0b2:	d134      	bne.n	800d11e <_svfiprintf_r+0x186>
 800d0b4:	9b03      	ldr	r3, [sp, #12]
 800d0b6:	1d1a      	adds	r2, r3, #4
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	9203      	str	r2, [sp, #12]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	bfb8      	it	lt
 800d0c0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d0c4:	3402      	adds	r4, #2
 800d0c6:	9305      	str	r3, [sp, #20]
 800d0c8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d190 <_svfiprintf_r+0x1f8>
 800d0cc:	7821      	ldrb	r1, [r4, #0]
 800d0ce:	2203      	movs	r2, #3
 800d0d0:	4650      	mov	r0, sl
 800d0d2:	f7f3 f87d 	bl	80001d0 <memchr>
 800d0d6:	b138      	cbz	r0, 800d0e8 <_svfiprintf_r+0x150>
 800d0d8:	9b04      	ldr	r3, [sp, #16]
 800d0da:	eba0 000a 	sub.w	r0, r0, sl
 800d0de:	2240      	movs	r2, #64	; 0x40
 800d0e0:	4082      	lsls	r2, r0
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	3401      	adds	r4, #1
 800d0e6:	9304      	str	r3, [sp, #16]
 800d0e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0ec:	4825      	ldr	r0, [pc, #148]	; (800d184 <_svfiprintf_r+0x1ec>)
 800d0ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0f2:	2206      	movs	r2, #6
 800d0f4:	f7f3 f86c 	bl	80001d0 <memchr>
 800d0f8:	2800      	cmp	r0, #0
 800d0fa:	d038      	beq.n	800d16e <_svfiprintf_r+0x1d6>
 800d0fc:	4b22      	ldr	r3, [pc, #136]	; (800d188 <_svfiprintf_r+0x1f0>)
 800d0fe:	bb1b      	cbnz	r3, 800d148 <_svfiprintf_r+0x1b0>
 800d100:	9b03      	ldr	r3, [sp, #12]
 800d102:	3307      	adds	r3, #7
 800d104:	f023 0307 	bic.w	r3, r3, #7
 800d108:	3308      	adds	r3, #8
 800d10a:	9303      	str	r3, [sp, #12]
 800d10c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d10e:	4433      	add	r3, r6
 800d110:	9309      	str	r3, [sp, #36]	; 0x24
 800d112:	e768      	b.n	800cfe6 <_svfiprintf_r+0x4e>
 800d114:	fb0c 3202 	mla	r2, ip, r2, r3
 800d118:	460c      	mov	r4, r1
 800d11a:	2001      	movs	r0, #1
 800d11c:	e7a6      	b.n	800d06c <_svfiprintf_r+0xd4>
 800d11e:	2300      	movs	r3, #0
 800d120:	3401      	adds	r4, #1
 800d122:	9305      	str	r3, [sp, #20]
 800d124:	4619      	mov	r1, r3
 800d126:	f04f 0c0a 	mov.w	ip, #10
 800d12a:	4620      	mov	r0, r4
 800d12c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d130:	3a30      	subs	r2, #48	; 0x30
 800d132:	2a09      	cmp	r2, #9
 800d134:	d903      	bls.n	800d13e <_svfiprintf_r+0x1a6>
 800d136:	2b00      	cmp	r3, #0
 800d138:	d0c6      	beq.n	800d0c8 <_svfiprintf_r+0x130>
 800d13a:	9105      	str	r1, [sp, #20]
 800d13c:	e7c4      	b.n	800d0c8 <_svfiprintf_r+0x130>
 800d13e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d142:	4604      	mov	r4, r0
 800d144:	2301      	movs	r3, #1
 800d146:	e7f0      	b.n	800d12a <_svfiprintf_r+0x192>
 800d148:	ab03      	add	r3, sp, #12
 800d14a:	9300      	str	r3, [sp, #0]
 800d14c:	462a      	mov	r2, r5
 800d14e:	4b0f      	ldr	r3, [pc, #60]	; (800d18c <_svfiprintf_r+0x1f4>)
 800d150:	a904      	add	r1, sp, #16
 800d152:	4638      	mov	r0, r7
 800d154:	f7fe fb5a 	bl	800b80c <_printf_float>
 800d158:	1c42      	adds	r2, r0, #1
 800d15a:	4606      	mov	r6, r0
 800d15c:	d1d6      	bne.n	800d10c <_svfiprintf_r+0x174>
 800d15e:	89ab      	ldrh	r3, [r5, #12]
 800d160:	065b      	lsls	r3, r3, #25
 800d162:	f53f af2d 	bmi.w	800cfc0 <_svfiprintf_r+0x28>
 800d166:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d168:	b01d      	add	sp, #116	; 0x74
 800d16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d16e:	ab03      	add	r3, sp, #12
 800d170:	9300      	str	r3, [sp, #0]
 800d172:	462a      	mov	r2, r5
 800d174:	4b05      	ldr	r3, [pc, #20]	; (800d18c <_svfiprintf_r+0x1f4>)
 800d176:	a904      	add	r1, sp, #16
 800d178:	4638      	mov	r0, r7
 800d17a:	f7fe fdeb 	bl	800bd54 <_printf_i>
 800d17e:	e7eb      	b.n	800d158 <_svfiprintf_r+0x1c0>
 800d180:	0801015d 	.word	0x0801015d
 800d184:	08010167 	.word	0x08010167
 800d188:	0800b80d 	.word	0x0800b80d
 800d18c:	0800cee5 	.word	0x0800cee5
 800d190:	08010163 	.word	0x08010163

0800d194 <malloc>:
 800d194:	4b02      	ldr	r3, [pc, #8]	; (800d1a0 <malloc+0xc>)
 800d196:	4601      	mov	r1, r0
 800d198:	6818      	ldr	r0, [r3, #0]
 800d19a:	f000 b823 	b.w	800d1e4 <_malloc_r>
 800d19e:	bf00      	nop
 800d1a0:	2000006c 	.word	0x2000006c

0800d1a4 <sbrk_aligned>:
 800d1a4:	b570      	push	{r4, r5, r6, lr}
 800d1a6:	4e0e      	ldr	r6, [pc, #56]	; (800d1e0 <sbrk_aligned+0x3c>)
 800d1a8:	460c      	mov	r4, r1
 800d1aa:	6831      	ldr	r1, [r6, #0]
 800d1ac:	4605      	mov	r5, r0
 800d1ae:	b911      	cbnz	r1, 800d1b6 <sbrk_aligned+0x12>
 800d1b0:	f000 fd8e 	bl	800dcd0 <_sbrk_r>
 800d1b4:	6030      	str	r0, [r6, #0]
 800d1b6:	4621      	mov	r1, r4
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	f000 fd89 	bl	800dcd0 <_sbrk_r>
 800d1be:	1c43      	adds	r3, r0, #1
 800d1c0:	d00a      	beq.n	800d1d8 <sbrk_aligned+0x34>
 800d1c2:	1cc4      	adds	r4, r0, #3
 800d1c4:	f024 0403 	bic.w	r4, r4, #3
 800d1c8:	42a0      	cmp	r0, r4
 800d1ca:	d007      	beq.n	800d1dc <sbrk_aligned+0x38>
 800d1cc:	1a21      	subs	r1, r4, r0
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f000 fd7e 	bl	800dcd0 <_sbrk_r>
 800d1d4:	3001      	adds	r0, #1
 800d1d6:	d101      	bne.n	800d1dc <sbrk_aligned+0x38>
 800d1d8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d1dc:	4620      	mov	r0, r4
 800d1de:	bd70      	pop	{r4, r5, r6, pc}
 800d1e0:	200053e8 	.word	0x200053e8

0800d1e4 <_malloc_r>:
 800d1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1e8:	1ccd      	adds	r5, r1, #3
 800d1ea:	f025 0503 	bic.w	r5, r5, #3
 800d1ee:	3508      	adds	r5, #8
 800d1f0:	2d0c      	cmp	r5, #12
 800d1f2:	bf38      	it	cc
 800d1f4:	250c      	movcc	r5, #12
 800d1f6:	2d00      	cmp	r5, #0
 800d1f8:	4607      	mov	r7, r0
 800d1fa:	db01      	blt.n	800d200 <_malloc_r+0x1c>
 800d1fc:	42a9      	cmp	r1, r5
 800d1fe:	d905      	bls.n	800d20c <_malloc_r+0x28>
 800d200:	230c      	movs	r3, #12
 800d202:	603b      	str	r3, [r7, #0]
 800d204:	2600      	movs	r6, #0
 800d206:	4630      	mov	r0, r6
 800d208:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d20c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d2e0 <_malloc_r+0xfc>
 800d210:	f000 f916 	bl	800d440 <__malloc_lock>
 800d214:	f8d8 3000 	ldr.w	r3, [r8]
 800d218:	461c      	mov	r4, r3
 800d21a:	bb5c      	cbnz	r4, 800d274 <_malloc_r+0x90>
 800d21c:	4629      	mov	r1, r5
 800d21e:	4638      	mov	r0, r7
 800d220:	f7ff ffc0 	bl	800d1a4 <sbrk_aligned>
 800d224:	1c43      	adds	r3, r0, #1
 800d226:	4604      	mov	r4, r0
 800d228:	d155      	bne.n	800d2d6 <_malloc_r+0xf2>
 800d22a:	f8d8 4000 	ldr.w	r4, [r8]
 800d22e:	4626      	mov	r6, r4
 800d230:	2e00      	cmp	r6, #0
 800d232:	d145      	bne.n	800d2c0 <_malloc_r+0xdc>
 800d234:	2c00      	cmp	r4, #0
 800d236:	d048      	beq.n	800d2ca <_malloc_r+0xe6>
 800d238:	6823      	ldr	r3, [r4, #0]
 800d23a:	4631      	mov	r1, r6
 800d23c:	4638      	mov	r0, r7
 800d23e:	eb04 0903 	add.w	r9, r4, r3
 800d242:	f000 fd45 	bl	800dcd0 <_sbrk_r>
 800d246:	4581      	cmp	r9, r0
 800d248:	d13f      	bne.n	800d2ca <_malloc_r+0xe6>
 800d24a:	6821      	ldr	r1, [r4, #0]
 800d24c:	1a6d      	subs	r5, r5, r1
 800d24e:	4629      	mov	r1, r5
 800d250:	4638      	mov	r0, r7
 800d252:	f7ff ffa7 	bl	800d1a4 <sbrk_aligned>
 800d256:	3001      	adds	r0, #1
 800d258:	d037      	beq.n	800d2ca <_malloc_r+0xe6>
 800d25a:	6823      	ldr	r3, [r4, #0]
 800d25c:	442b      	add	r3, r5
 800d25e:	6023      	str	r3, [r4, #0]
 800d260:	f8d8 3000 	ldr.w	r3, [r8]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d038      	beq.n	800d2da <_malloc_r+0xf6>
 800d268:	685a      	ldr	r2, [r3, #4]
 800d26a:	42a2      	cmp	r2, r4
 800d26c:	d12b      	bne.n	800d2c6 <_malloc_r+0xe2>
 800d26e:	2200      	movs	r2, #0
 800d270:	605a      	str	r2, [r3, #4]
 800d272:	e00f      	b.n	800d294 <_malloc_r+0xb0>
 800d274:	6822      	ldr	r2, [r4, #0]
 800d276:	1b52      	subs	r2, r2, r5
 800d278:	d41f      	bmi.n	800d2ba <_malloc_r+0xd6>
 800d27a:	2a0b      	cmp	r2, #11
 800d27c:	d917      	bls.n	800d2ae <_malloc_r+0xca>
 800d27e:	1961      	adds	r1, r4, r5
 800d280:	42a3      	cmp	r3, r4
 800d282:	6025      	str	r5, [r4, #0]
 800d284:	bf18      	it	ne
 800d286:	6059      	strne	r1, [r3, #4]
 800d288:	6863      	ldr	r3, [r4, #4]
 800d28a:	bf08      	it	eq
 800d28c:	f8c8 1000 	streq.w	r1, [r8]
 800d290:	5162      	str	r2, [r4, r5]
 800d292:	604b      	str	r3, [r1, #4]
 800d294:	4638      	mov	r0, r7
 800d296:	f104 060b 	add.w	r6, r4, #11
 800d29a:	f000 f8d7 	bl	800d44c <__malloc_unlock>
 800d29e:	f026 0607 	bic.w	r6, r6, #7
 800d2a2:	1d23      	adds	r3, r4, #4
 800d2a4:	1af2      	subs	r2, r6, r3
 800d2a6:	d0ae      	beq.n	800d206 <_malloc_r+0x22>
 800d2a8:	1b9b      	subs	r3, r3, r6
 800d2aa:	50a3      	str	r3, [r4, r2]
 800d2ac:	e7ab      	b.n	800d206 <_malloc_r+0x22>
 800d2ae:	42a3      	cmp	r3, r4
 800d2b0:	6862      	ldr	r2, [r4, #4]
 800d2b2:	d1dd      	bne.n	800d270 <_malloc_r+0x8c>
 800d2b4:	f8c8 2000 	str.w	r2, [r8]
 800d2b8:	e7ec      	b.n	800d294 <_malloc_r+0xb0>
 800d2ba:	4623      	mov	r3, r4
 800d2bc:	6864      	ldr	r4, [r4, #4]
 800d2be:	e7ac      	b.n	800d21a <_malloc_r+0x36>
 800d2c0:	4634      	mov	r4, r6
 800d2c2:	6876      	ldr	r6, [r6, #4]
 800d2c4:	e7b4      	b.n	800d230 <_malloc_r+0x4c>
 800d2c6:	4613      	mov	r3, r2
 800d2c8:	e7cc      	b.n	800d264 <_malloc_r+0x80>
 800d2ca:	230c      	movs	r3, #12
 800d2cc:	603b      	str	r3, [r7, #0]
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	f000 f8bc 	bl	800d44c <__malloc_unlock>
 800d2d4:	e797      	b.n	800d206 <_malloc_r+0x22>
 800d2d6:	6025      	str	r5, [r4, #0]
 800d2d8:	e7dc      	b.n	800d294 <_malloc_r+0xb0>
 800d2da:	605b      	str	r3, [r3, #4]
 800d2dc:	deff      	udf	#255	; 0xff
 800d2de:	bf00      	nop
 800d2e0:	200053e4 	.word	0x200053e4

0800d2e4 <__sflush_r>:
 800d2e4:	898a      	ldrh	r2, [r1, #12]
 800d2e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ea:	4605      	mov	r5, r0
 800d2ec:	0710      	lsls	r0, r2, #28
 800d2ee:	460c      	mov	r4, r1
 800d2f0:	d458      	bmi.n	800d3a4 <__sflush_r+0xc0>
 800d2f2:	684b      	ldr	r3, [r1, #4]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	dc05      	bgt.n	800d304 <__sflush_r+0x20>
 800d2f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	dc02      	bgt.n	800d304 <__sflush_r+0x20>
 800d2fe:	2000      	movs	r0, #0
 800d300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d304:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d306:	2e00      	cmp	r6, #0
 800d308:	d0f9      	beq.n	800d2fe <__sflush_r+0x1a>
 800d30a:	2300      	movs	r3, #0
 800d30c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d310:	682f      	ldr	r7, [r5, #0]
 800d312:	6a21      	ldr	r1, [r4, #32]
 800d314:	602b      	str	r3, [r5, #0]
 800d316:	d032      	beq.n	800d37e <__sflush_r+0x9a>
 800d318:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d31a:	89a3      	ldrh	r3, [r4, #12]
 800d31c:	075a      	lsls	r2, r3, #29
 800d31e:	d505      	bpl.n	800d32c <__sflush_r+0x48>
 800d320:	6863      	ldr	r3, [r4, #4]
 800d322:	1ac0      	subs	r0, r0, r3
 800d324:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d326:	b10b      	cbz	r3, 800d32c <__sflush_r+0x48>
 800d328:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d32a:	1ac0      	subs	r0, r0, r3
 800d32c:	2300      	movs	r3, #0
 800d32e:	4602      	mov	r2, r0
 800d330:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d332:	6a21      	ldr	r1, [r4, #32]
 800d334:	4628      	mov	r0, r5
 800d336:	47b0      	blx	r6
 800d338:	1c43      	adds	r3, r0, #1
 800d33a:	89a3      	ldrh	r3, [r4, #12]
 800d33c:	d106      	bne.n	800d34c <__sflush_r+0x68>
 800d33e:	6829      	ldr	r1, [r5, #0]
 800d340:	291d      	cmp	r1, #29
 800d342:	d82b      	bhi.n	800d39c <__sflush_r+0xb8>
 800d344:	4a29      	ldr	r2, [pc, #164]	; (800d3ec <__sflush_r+0x108>)
 800d346:	410a      	asrs	r2, r1
 800d348:	07d6      	lsls	r6, r2, #31
 800d34a:	d427      	bmi.n	800d39c <__sflush_r+0xb8>
 800d34c:	2200      	movs	r2, #0
 800d34e:	6062      	str	r2, [r4, #4]
 800d350:	04d9      	lsls	r1, r3, #19
 800d352:	6922      	ldr	r2, [r4, #16]
 800d354:	6022      	str	r2, [r4, #0]
 800d356:	d504      	bpl.n	800d362 <__sflush_r+0x7e>
 800d358:	1c42      	adds	r2, r0, #1
 800d35a:	d101      	bne.n	800d360 <__sflush_r+0x7c>
 800d35c:	682b      	ldr	r3, [r5, #0]
 800d35e:	b903      	cbnz	r3, 800d362 <__sflush_r+0x7e>
 800d360:	6560      	str	r0, [r4, #84]	; 0x54
 800d362:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d364:	602f      	str	r7, [r5, #0]
 800d366:	2900      	cmp	r1, #0
 800d368:	d0c9      	beq.n	800d2fe <__sflush_r+0x1a>
 800d36a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d36e:	4299      	cmp	r1, r3
 800d370:	d002      	beq.n	800d378 <__sflush_r+0x94>
 800d372:	4628      	mov	r0, r5
 800d374:	f000 fd02 	bl	800dd7c <_free_r>
 800d378:	2000      	movs	r0, #0
 800d37a:	6360      	str	r0, [r4, #52]	; 0x34
 800d37c:	e7c0      	b.n	800d300 <__sflush_r+0x1c>
 800d37e:	2301      	movs	r3, #1
 800d380:	4628      	mov	r0, r5
 800d382:	47b0      	blx	r6
 800d384:	1c41      	adds	r1, r0, #1
 800d386:	d1c8      	bne.n	800d31a <__sflush_r+0x36>
 800d388:	682b      	ldr	r3, [r5, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d0c5      	beq.n	800d31a <__sflush_r+0x36>
 800d38e:	2b1d      	cmp	r3, #29
 800d390:	d001      	beq.n	800d396 <__sflush_r+0xb2>
 800d392:	2b16      	cmp	r3, #22
 800d394:	d101      	bne.n	800d39a <__sflush_r+0xb6>
 800d396:	602f      	str	r7, [r5, #0]
 800d398:	e7b1      	b.n	800d2fe <__sflush_r+0x1a>
 800d39a:	89a3      	ldrh	r3, [r4, #12]
 800d39c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3a0:	81a3      	strh	r3, [r4, #12]
 800d3a2:	e7ad      	b.n	800d300 <__sflush_r+0x1c>
 800d3a4:	690f      	ldr	r7, [r1, #16]
 800d3a6:	2f00      	cmp	r7, #0
 800d3a8:	d0a9      	beq.n	800d2fe <__sflush_r+0x1a>
 800d3aa:	0793      	lsls	r3, r2, #30
 800d3ac:	680e      	ldr	r6, [r1, #0]
 800d3ae:	bf08      	it	eq
 800d3b0:	694b      	ldreq	r3, [r1, #20]
 800d3b2:	600f      	str	r7, [r1, #0]
 800d3b4:	bf18      	it	ne
 800d3b6:	2300      	movne	r3, #0
 800d3b8:	eba6 0807 	sub.w	r8, r6, r7
 800d3bc:	608b      	str	r3, [r1, #8]
 800d3be:	f1b8 0f00 	cmp.w	r8, #0
 800d3c2:	dd9c      	ble.n	800d2fe <__sflush_r+0x1a>
 800d3c4:	6a21      	ldr	r1, [r4, #32]
 800d3c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d3c8:	4643      	mov	r3, r8
 800d3ca:	463a      	mov	r2, r7
 800d3cc:	4628      	mov	r0, r5
 800d3ce:	47b0      	blx	r6
 800d3d0:	2800      	cmp	r0, #0
 800d3d2:	dc06      	bgt.n	800d3e2 <__sflush_r+0xfe>
 800d3d4:	89a3      	ldrh	r3, [r4, #12]
 800d3d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3da:	81a3      	strh	r3, [r4, #12]
 800d3dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d3e0:	e78e      	b.n	800d300 <__sflush_r+0x1c>
 800d3e2:	4407      	add	r7, r0
 800d3e4:	eba8 0800 	sub.w	r8, r8, r0
 800d3e8:	e7e9      	b.n	800d3be <__sflush_r+0xda>
 800d3ea:	bf00      	nop
 800d3ec:	dfbffffe 	.word	0xdfbffffe

0800d3f0 <_fflush_r>:
 800d3f0:	b538      	push	{r3, r4, r5, lr}
 800d3f2:	690b      	ldr	r3, [r1, #16]
 800d3f4:	4605      	mov	r5, r0
 800d3f6:	460c      	mov	r4, r1
 800d3f8:	b913      	cbnz	r3, 800d400 <_fflush_r+0x10>
 800d3fa:	2500      	movs	r5, #0
 800d3fc:	4628      	mov	r0, r5
 800d3fe:	bd38      	pop	{r3, r4, r5, pc}
 800d400:	b118      	cbz	r0, 800d40a <_fflush_r+0x1a>
 800d402:	6a03      	ldr	r3, [r0, #32]
 800d404:	b90b      	cbnz	r3, 800d40a <_fflush_r+0x1a>
 800d406:	f7fe fe73 	bl	800c0f0 <__sinit>
 800d40a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d0f3      	beq.n	800d3fa <_fflush_r+0xa>
 800d412:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d414:	07d0      	lsls	r0, r2, #31
 800d416:	d404      	bmi.n	800d422 <_fflush_r+0x32>
 800d418:	0599      	lsls	r1, r3, #22
 800d41a:	d402      	bmi.n	800d422 <_fflush_r+0x32>
 800d41c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d41e:	f7fe fed4 	bl	800c1ca <__retarget_lock_acquire_recursive>
 800d422:	4628      	mov	r0, r5
 800d424:	4621      	mov	r1, r4
 800d426:	f7ff ff5d 	bl	800d2e4 <__sflush_r>
 800d42a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d42c:	07da      	lsls	r2, r3, #31
 800d42e:	4605      	mov	r5, r0
 800d430:	d4e4      	bmi.n	800d3fc <_fflush_r+0xc>
 800d432:	89a3      	ldrh	r3, [r4, #12]
 800d434:	059b      	lsls	r3, r3, #22
 800d436:	d4e1      	bmi.n	800d3fc <_fflush_r+0xc>
 800d438:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d43a:	f7fe fec7 	bl	800c1cc <__retarget_lock_release_recursive>
 800d43e:	e7dd      	b.n	800d3fc <_fflush_r+0xc>

0800d440 <__malloc_lock>:
 800d440:	4801      	ldr	r0, [pc, #4]	; (800d448 <__malloc_lock+0x8>)
 800d442:	f7fe bec2 	b.w	800c1ca <__retarget_lock_acquire_recursive>
 800d446:	bf00      	nop
 800d448:	200053e0 	.word	0x200053e0

0800d44c <__malloc_unlock>:
 800d44c:	4801      	ldr	r0, [pc, #4]	; (800d454 <__malloc_unlock+0x8>)
 800d44e:	f7fe bebd 	b.w	800c1cc <__retarget_lock_release_recursive>
 800d452:	bf00      	nop
 800d454:	200053e0 	.word	0x200053e0

0800d458 <_Balloc>:
 800d458:	b570      	push	{r4, r5, r6, lr}
 800d45a:	69c6      	ldr	r6, [r0, #28]
 800d45c:	4604      	mov	r4, r0
 800d45e:	460d      	mov	r5, r1
 800d460:	b976      	cbnz	r6, 800d480 <_Balloc+0x28>
 800d462:	2010      	movs	r0, #16
 800d464:	f7ff fe96 	bl	800d194 <malloc>
 800d468:	4602      	mov	r2, r0
 800d46a:	61e0      	str	r0, [r4, #28]
 800d46c:	b920      	cbnz	r0, 800d478 <_Balloc+0x20>
 800d46e:	4b18      	ldr	r3, [pc, #96]	; (800d4d0 <_Balloc+0x78>)
 800d470:	4818      	ldr	r0, [pc, #96]	; (800d4d4 <_Balloc+0x7c>)
 800d472:	216b      	movs	r1, #107	; 0x6b
 800d474:	f000 fc4e 	bl	800dd14 <__assert_func>
 800d478:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d47c:	6006      	str	r6, [r0, #0]
 800d47e:	60c6      	str	r6, [r0, #12]
 800d480:	69e6      	ldr	r6, [r4, #28]
 800d482:	68f3      	ldr	r3, [r6, #12]
 800d484:	b183      	cbz	r3, 800d4a8 <_Balloc+0x50>
 800d486:	69e3      	ldr	r3, [r4, #28]
 800d488:	68db      	ldr	r3, [r3, #12]
 800d48a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d48e:	b9b8      	cbnz	r0, 800d4c0 <_Balloc+0x68>
 800d490:	2101      	movs	r1, #1
 800d492:	fa01 f605 	lsl.w	r6, r1, r5
 800d496:	1d72      	adds	r2, r6, #5
 800d498:	0092      	lsls	r2, r2, #2
 800d49a:	4620      	mov	r0, r4
 800d49c:	f000 fc58 	bl	800dd50 <_calloc_r>
 800d4a0:	b160      	cbz	r0, 800d4bc <_Balloc+0x64>
 800d4a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d4a6:	e00e      	b.n	800d4c6 <_Balloc+0x6e>
 800d4a8:	2221      	movs	r2, #33	; 0x21
 800d4aa:	2104      	movs	r1, #4
 800d4ac:	4620      	mov	r0, r4
 800d4ae:	f000 fc4f 	bl	800dd50 <_calloc_r>
 800d4b2:	69e3      	ldr	r3, [r4, #28]
 800d4b4:	60f0      	str	r0, [r6, #12]
 800d4b6:	68db      	ldr	r3, [r3, #12]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d1e4      	bne.n	800d486 <_Balloc+0x2e>
 800d4bc:	2000      	movs	r0, #0
 800d4be:	bd70      	pop	{r4, r5, r6, pc}
 800d4c0:	6802      	ldr	r2, [r0, #0]
 800d4c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4cc:	e7f7      	b.n	800d4be <_Balloc+0x66>
 800d4ce:	bf00      	nop
 800d4d0:	080100dd 	.word	0x080100dd
 800d4d4:	0801016e 	.word	0x0801016e

0800d4d8 <_Bfree>:
 800d4d8:	b570      	push	{r4, r5, r6, lr}
 800d4da:	69c6      	ldr	r6, [r0, #28]
 800d4dc:	4605      	mov	r5, r0
 800d4de:	460c      	mov	r4, r1
 800d4e0:	b976      	cbnz	r6, 800d500 <_Bfree+0x28>
 800d4e2:	2010      	movs	r0, #16
 800d4e4:	f7ff fe56 	bl	800d194 <malloc>
 800d4e8:	4602      	mov	r2, r0
 800d4ea:	61e8      	str	r0, [r5, #28]
 800d4ec:	b920      	cbnz	r0, 800d4f8 <_Bfree+0x20>
 800d4ee:	4b09      	ldr	r3, [pc, #36]	; (800d514 <_Bfree+0x3c>)
 800d4f0:	4809      	ldr	r0, [pc, #36]	; (800d518 <_Bfree+0x40>)
 800d4f2:	218f      	movs	r1, #143	; 0x8f
 800d4f4:	f000 fc0e 	bl	800dd14 <__assert_func>
 800d4f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4fc:	6006      	str	r6, [r0, #0]
 800d4fe:	60c6      	str	r6, [r0, #12]
 800d500:	b13c      	cbz	r4, 800d512 <_Bfree+0x3a>
 800d502:	69eb      	ldr	r3, [r5, #28]
 800d504:	6862      	ldr	r2, [r4, #4]
 800d506:	68db      	ldr	r3, [r3, #12]
 800d508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d50c:	6021      	str	r1, [r4, #0]
 800d50e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d512:	bd70      	pop	{r4, r5, r6, pc}
 800d514:	080100dd 	.word	0x080100dd
 800d518:	0801016e 	.word	0x0801016e

0800d51c <__multadd>:
 800d51c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d520:	690d      	ldr	r5, [r1, #16]
 800d522:	4607      	mov	r7, r0
 800d524:	460c      	mov	r4, r1
 800d526:	461e      	mov	r6, r3
 800d528:	f101 0c14 	add.w	ip, r1, #20
 800d52c:	2000      	movs	r0, #0
 800d52e:	f8dc 3000 	ldr.w	r3, [ip]
 800d532:	b299      	uxth	r1, r3
 800d534:	fb02 6101 	mla	r1, r2, r1, r6
 800d538:	0c1e      	lsrs	r6, r3, #16
 800d53a:	0c0b      	lsrs	r3, r1, #16
 800d53c:	fb02 3306 	mla	r3, r2, r6, r3
 800d540:	b289      	uxth	r1, r1
 800d542:	3001      	adds	r0, #1
 800d544:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d548:	4285      	cmp	r5, r0
 800d54a:	f84c 1b04 	str.w	r1, [ip], #4
 800d54e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d552:	dcec      	bgt.n	800d52e <__multadd+0x12>
 800d554:	b30e      	cbz	r6, 800d59a <__multadd+0x7e>
 800d556:	68a3      	ldr	r3, [r4, #8]
 800d558:	42ab      	cmp	r3, r5
 800d55a:	dc19      	bgt.n	800d590 <__multadd+0x74>
 800d55c:	6861      	ldr	r1, [r4, #4]
 800d55e:	4638      	mov	r0, r7
 800d560:	3101      	adds	r1, #1
 800d562:	f7ff ff79 	bl	800d458 <_Balloc>
 800d566:	4680      	mov	r8, r0
 800d568:	b928      	cbnz	r0, 800d576 <__multadd+0x5a>
 800d56a:	4602      	mov	r2, r0
 800d56c:	4b0c      	ldr	r3, [pc, #48]	; (800d5a0 <__multadd+0x84>)
 800d56e:	480d      	ldr	r0, [pc, #52]	; (800d5a4 <__multadd+0x88>)
 800d570:	21ba      	movs	r1, #186	; 0xba
 800d572:	f000 fbcf 	bl	800dd14 <__assert_func>
 800d576:	6922      	ldr	r2, [r4, #16]
 800d578:	3202      	adds	r2, #2
 800d57a:	f104 010c 	add.w	r1, r4, #12
 800d57e:	0092      	lsls	r2, r2, #2
 800d580:	300c      	adds	r0, #12
 800d582:	f7fe fe24 	bl	800c1ce <memcpy>
 800d586:	4621      	mov	r1, r4
 800d588:	4638      	mov	r0, r7
 800d58a:	f7ff ffa5 	bl	800d4d8 <_Bfree>
 800d58e:	4644      	mov	r4, r8
 800d590:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d594:	3501      	adds	r5, #1
 800d596:	615e      	str	r6, [r3, #20]
 800d598:	6125      	str	r5, [r4, #16]
 800d59a:	4620      	mov	r0, r4
 800d59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5a0:	0801014c 	.word	0x0801014c
 800d5a4:	0801016e 	.word	0x0801016e

0800d5a8 <__hi0bits>:
 800d5a8:	0c03      	lsrs	r3, r0, #16
 800d5aa:	041b      	lsls	r3, r3, #16
 800d5ac:	b9d3      	cbnz	r3, 800d5e4 <__hi0bits+0x3c>
 800d5ae:	0400      	lsls	r0, r0, #16
 800d5b0:	2310      	movs	r3, #16
 800d5b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d5b6:	bf04      	itt	eq
 800d5b8:	0200      	lsleq	r0, r0, #8
 800d5ba:	3308      	addeq	r3, #8
 800d5bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d5c0:	bf04      	itt	eq
 800d5c2:	0100      	lsleq	r0, r0, #4
 800d5c4:	3304      	addeq	r3, #4
 800d5c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d5ca:	bf04      	itt	eq
 800d5cc:	0080      	lsleq	r0, r0, #2
 800d5ce:	3302      	addeq	r3, #2
 800d5d0:	2800      	cmp	r0, #0
 800d5d2:	db05      	blt.n	800d5e0 <__hi0bits+0x38>
 800d5d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d5d8:	f103 0301 	add.w	r3, r3, #1
 800d5dc:	bf08      	it	eq
 800d5de:	2320      	moveq	r3, #32
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	4770      	bx	lr
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	e7e4      	b.n	800d5b2 <__hi0bits+0xa>

0800d5e8 <__lo0bits>:
 800d5e8:	6803      	ldr	r3, [r0, #0]
 800d5ea:	f013 0207 	ands.w	r2, r3, #7
 800d5ee:	d00c      	beq.n	800d60a <__lo0bits+0x22>
 800d5f0:	07d9      	lsls	r1, r3, #31
 800d5f2:	d422      	bmi.n	800d63a <__lo0bits+0x52>
 800d5f4:	079a      	lsls	r2, r3, #30
 800d5f6:	bf49      	itett	mi
 800d5f8:	085b      	lsrmi	r3, r3, #1
 800d5fa:	089b      	lsrpl	r3, r3, #2
 800d5fc:	6003      	strmi	r3, [r0, #0]
 800d5fe:	2201      	movmi	r2, #1
 800d600:	bf5c      	itt	pl
 800d602:	6003      	strpl	r3, [r0, #0]
 800d604:	2202      	movpl	r2, #2
 800d606:	4610      	mov	r0, r2
 800d608:	4770      	bx	lr
 800d60a:	b299      	uxth	r1, r3
 800d60c:	b909      	cbnz	r1, 800d612 <__lo0bits+0x2a>
 800d60e:	0c1b      	lsrs	r3, r3, #16
 800d610:	2210      	movs	r2, #16
 800d612:	b2d9      	uxtb	r1, r3
 800d614:	b909      	cbnz	r1, 800d61a <__lo0bits+0x32>
 800d616:	3208      	adds	r2, #8
 800d618:	0a1b      	lsrs	r3, r3, #8
 800d61a:	0719      	lsls	r1, r3, #28
 800d61c:	bf04      	itt	eq
 800d61e:	091b      	lsreq	r3, r3, #4
 800d620:	3204      	addeq	r2, #4
 800d622:	0799      	lsls	r1, r3, #30
 800d624:	bf04      	itt	eq
 800d626:	089b      	lsreq	r3, r3, #2
 800d628:	3202      	addeq	r2, #2
 800d62a:	07d9      	lsls	r1, r3, #31
 800d62c:	d403      	bmi.n	800d636 <__lo0bits+0x4e>
 800d62e:	085b      	lsrs	r3, r3, #1
 800d630:	f102 0201 	add.w	r2, r2, #1
 800d634:	d003      	beq.n	800d63e <__lo0bits+0x56>
 800d636:	6003      	str	r3, [r0, #0]
 800d638:	e7e5      	b.n	800d606 <__lo0bits+0x1e>
 800d63a:	2200      	movs	r2, #0
 800d63c:	e7e3      	b.n	800d606 <__lo0bits+0x1e>
 800d63e:	2220      	movs	r2, #32
 800d640:	e7e1      	b.n	800d606 <__lo0bits+0x1e>
	...

0800d644 <__i2b>:
 800d644:	b510      	push	{r4, lr}
 800d646:	460c      	mov	r4, r1
 800d648:	2101      	movs	r1, #1
 800d64a:	f7ff ff05 	bl	800d458 <_Balloc>
 800d64e:	4602      	mov	r2, r0
 800d650:	b928      	cbnz	r0, 800d65e <__i2b+0x1a>
 800d652:	4b05      	ldr	r3, [pc, #20]	; (800d668 <__i2b+0x24>)
 800d654:	4805      	ldr	r0, [pc, #20]	; (800d66c <__i2b+0x28>)
 800d656:	f240 1145 	movw	r1, #325	; 0x145
 800d65a:	f000 fb5b 	bl	800dd14 <__assert_func>
 800d65e:	2301      	movs	r3, #1
 800d660:	6144      	str	r4, [r0, #20]
 800d662:	6103      	str	r3, [r0, #16]
 800d664:	bd10      	pop	{r4, pc}
 800d666:	bf00      	nop
 800d668:	0801014c 	.word	0x0801014c
 800d66c:	0801016e 	.word	0x0801016e

0800d670 <__multiply>:
 800d670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d674:	4691      	mov	r9, r2
 800d676:	690a      	ldr	r2, [r1, #16]
 800d678:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d67c:	429a      	cmp	r2, r3
 800d67e:	bfb8      	it	lt
 800d680:	460b      	movlt	r3, r1
 800d682:	460c      	mov	r4, r1
 800d684:	bfbc      	itt	lt
 800d686:	464c      	movlt	r4, r9
 800d688:	4699      	movlt	r9, r3
 800d68a:	6927      	ldr	r7, [r4, #16]
 800d68c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d690:	68a3      	ldr	r3, [r4, #8]
 800d692:	6861      	ldr	r1, [r4, #4]
 800d694:	eb07 060a 	add.w	r6, r7, sl
 800d698:	42b3      	cmp	r3, r6
 800d69a:	b085      	sub	sp, #20
 800d69c:	bfb8      	it	lt
 800d69e:	3101      	addlt	r1, #1
 800d6a0:	f7ff feda 	bl	800d458 <_Balloc>
 800d6a4:	b930      	cbnz	r0, 800d6b4 <__multiply+0x44>
 800d6a6:	4602      	mov	r2, r0
 800d6a8:	4b44      	ldr	r3, [pc, #272]	; (800d7bc <__multiply+0x14c>)
 800d6aa:	4845      	ldr	r0, [pc, #276]	; (800d7c0 <__multiply+0x150>)
 800d6ac:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d6b0:	f000 fb30 	bl	800dd14 <__assert_func>
 800d6b4:	f100 0514 	add.w	r5, r0, #20
 800d6b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d6bc:	462b      	mov	r3, r5
 800d6be:	2200      	movs	r2, #0
 800d6c0:	4543      	cmp	r3, r8
 800d6c2:	d321      	bcc.n	800d708 <__multiply+0x98>
 800d6c4:	f104 0314 	add.w	r3, r4, #20
 800d6c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d6cc:	f109 0314 	add.w	r3, r9, #20
 800d6d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d6d4:	9202      	str	r2, [sp, #8]
 800d6d6:	1b3a      	subs	r2, r7, r4
 800d6d8:	3a15      	subs	r2, #21
 800d6da:	f022 0203 	bic.w	r2, r2, #3
 800d6de:	3204      	adds	r2, #4
 800d6e0:	f104 0115 	add.w	r1, r4, #21
 800d6e4:	428f      	cmp	r7, r1
 800d6e6:	bf38      	it	cc
 800d6e8:	2204      	movcc	r2, #4
 800d6ea:	9201      	str	r2, [sp, #4]
 800d6ec:	9a02      	ldr	r2, [sp, #8]
 800d6ee:	9303      	str	r3, [sp, #12]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d80c      	bhi.n	800d70e <__multiply+0x9e>
 800d6f4:	2e00      	cmp	r6, #0
 800d6f6:	dd03      	ble.n	800d700 <__multiply+0x90>
 800d6f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d05b      	beq.n	800d7b8 <__multiply+0x148>
 800d700:	6106      	str	r6, [r0, #16]
 800d702:	b005      	add	sp, #20
 800d704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d708:	f843 2b04 	str.w	r2, [r3], #4
 800d70c:	e7d8      	b.n	800d6c0 <__multiply+0x50>
 800d70e:	f8b3 a000 	ldrh.w	sl, [r3]
 800d712:	f1ba 0f00 	cmp.w	sl, #0
 800d716:	d024      	beq.n	800d762 <__multiply+0xf2>
 800d718:	f104 0e14 	add.w	lr, r4, #20
 800d71c:	46a9      	mov	r9, r5
 800d71e:	f04f 0c00 	mov.w	ip, #0
 800d722:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d726:	f8d9 1000 	ldr.w	r1, [r9]
 800d72a:	fa1f fb82 	uxth.w	fp, r2
 800d72e:	b289      	uxth	r1, r1
 800d730:	fb0a 110b 	mla	r1, sl, fp, r1
 800d734:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d738:	f8d9 2000 	ldr.w	r2, [r9]
 800d73c:	4461      	add	r1, ip
 800d73e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d742:	fb0a c20b 	mla	r2, sl, fp, ip
 800d746:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d74a:	b289      	uxth	r1, r1
 800d74c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d750:	4577      	cmp	r7, lr
 800d752:	f849 1b04 	str.w	r1, [r9], #4
 800d756:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d75a:	d8e2      	bhi.n	800d722 <__multiply+0xb2>
 800d75c:	9a01      	ldr	r2, [sp, #4]
 800d75e:	f845 c002 	str.w	ip, [r5, r2]
 800d762:	9a03      	ldr	r2, [sp, #12]
 800d764:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d768:	3304      	adds	r3, #4
 800d76a:	f1b9 0f00 	cmp.w	r9, #0
 800d76e:	d021      	beq.n	800d7b4 <__multiply+0x144>
 800d770:	6829      	ldr	r1, [r5, #0]
 800d772:	f104 0c14 	add.w	ip, r4, #20
 800d776:	46ae      	mov	lr, r5
 800d778:	f04f 0a00 	mov.w	sl, #0
 800d77c:	f8bc b000 	ldrh.w	fp, [ip]
 800d780:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d784:	fb09 220b 	mla	r2, r9, fp, r2
 800d788:	4452      	add	r2, sl
 800d78a:	b289      	uxth	r1, r1
 800d78c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d790:	f84e 1b04 	str.w	r1, [lr], #4
 800d794:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d798:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d79c:	f8be 1000 	ldrh.w	r1, [lr]
 800d7a0:	fb09 110a 	mla	r1, r9, sl, r1
 800d7a4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d7a8:	4567      	cmp	r7, ip
 800d7aa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d7ae:	d8e5      	bhi.n	800d77c <__multiply+0x10c>
 800d7b0:	9a01      	ldr	r2, [sp, #4]
 800d7b2:	50a9      	str	r1, [r5, r2]
 800d7b4:	3504      	adds	r5, #4
 800d7b6:	e799      	b.n	800d6ec <__multiply+0x7c>
 800d7b8:	3e01      	subs	r6, #1
 800d7ba:	e79b      	b.n	800d6f4 <__multiply+0x84>
 800d7bc:	0801014c 	.word	0x0801014c
 800d7c0:	0801016e 	.word	0x0801016e

0800d7c4 <__pow5mult>:
 800d7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7c8:	4615      	mov	r5, r2
 800d7ca:	f012 0203 	ands.w	r2, r2, #3
 800d7ce:	4606      	mov	r6, r0
 800d7d0:	460f      	mov	r7, r1
 800d7d2:	d007      	beq.n	800d7e4 <__pow5mult+0x20>
 800d7d4:	4c25      	ldr	r4, [pc, #148]	; (800d86c <__pow5mult+0xa8>)
 800d7d6:	3a01      	subs	r2, #1
 800d7d8:	2300      	movs	r3, #0
 800d7da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d7de:	f7ff fe9d 	bl	800d51c <__multadd>
 800d7e2:	4607      	mov	r7, r0
 800d7e4:	10ad      	asrs	r5, r5, #2
 800d7e6:	d03d      	beq.n	800d864 <__pow5mult+0xa0>
 800d7e8:	69f4      	ldr	r4, [r6, #28]
 800d7ea:	b97c      	cbnz	r4, 800d80c <__pow5mult+0x48>
 800d7ec:	2010      	movs	r0, #16
 800d7ee:	f7ff fcd1 	bl	800d194 <malloc>
 800d7f2:	4602      	mov	r2, r0
 800d7f4:	61f0      	str	r0, [r6, #28]
 800d7f6:	b928      	cbnz	r0, 800d804 <__pow5mult+0x40>
 800d7f8:	4b1d      	ldr	r3, [pc, #116]	; (800d870 <__pow5mult+0xac>)
 800d7fa:	481e      	ldr	r0, [pc, #120]	; (800d874 <__pow5mult+0xb0>)
 800d7fc:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d800:	f000 fa88 	bl	800dd14 <__assert_func>
 800d804:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d808:	6004      	str	r4, [r0, #0]
 800d80a:	60c4      	str	r4, [r0, #12]
 800d80c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d810:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d814:	b94c      	cbnz	r4, 800d82a <__pow5mult+0x66>
 800d816:	f240 2171 	movw	r1, #625	; 0x271
 800d81a:	4630      	mov	r0, r6
 800d81c:	f7ff ff12 	bl	800d644 <__i2b>
 800d820:	2300      	movs	r3, #0
 800d822:	f8c8 0008 	str.w	r0, [r8, #8]
 800d826:	4604      	mov	r4, r0
 800d828:	6003      	str	r3, [r0, #0]
 800d82a:	f04f 0900 	mov.w	r9, #0
 800d82e:	07eb      	lsls	r3, r5, #31
 800d830:	d50a      	bpl.n	800d848 <__pow5mult+0x84>
 800d832:	4639      	mov	r1, r7
 800d834:	4622      	mov	r2, r4
 800d836:	4630      	mov	r0, r6
 800d838:	f7ff ff1a 	bl	800d670 <__multiply>
 800d83c:	4639      	mov	r1, r7
 800d83e:	4680      	mov	r8, r0
 800d840:	4630      	mov	r0, r6
 800d842:	f7ff fe49 	bl	800d4d8 <_Bfree>
 800d846:	4647      	mov	r7, r8
 800d848:	106d      	asrs	r5, r5, #1
 800d84a:	d00b      	beq.n	800d864 <__pow5mult+0xa0>
 800d84c:	6820      	ldr	r0, [r4, #0]
 800d84e:	b938      	cbnz	r0, 800d860 <__pow5mult+0x9c>
 800d850:	4622      	mov	r2, r4
 800d852:	4621      	mov	r1, r4
 800d854:	4630      	mov	r0, r6
 800d856:	f7ff ff0b 	bl	800d670 <__multiply>
 800d85a:	6020      	str	r0, [r4, #0]
 800d85c:	f8c0 9000 	str.w	r9, [r0]
 800d860:	4604      	mov	r4, r0
 800d862:	e7e4      	b.n	800d82e <__pow5mult+0x6a>
 800d864:	4638      	mov	r0, r7
 800d866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d86a:	bf00      	nop
 800d86c:	080102b8 	.word	0x080102b8
 800d870:	080100dd 	.word	0x080100dd
 800d874:	0801016e 	.word	0x0801016e

0800d878 <__lshift>:
 800d878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d87c:	460c      	mov	r4, r1
 800d87e:	6849      	ldr	r1, [r1, #4]
 800d880:	6923      	ldr	r3, [r4, #16]
 800d882:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d886:	68a3      	ldr	r3, [r4, #8]
 800d888:	4607      	mov	r7, r0
 800d88a:	4691      	mov	r9, r2
 800d88c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d890:	f108 0601 	add.w	r6, r8, #1
 800d894:	42b3      	cmp	r3, r6
 800d896:	db0b      	blt.n	800d8b0 <__lshift+0x38>
 800d898:	4638      	mov	r0, r7
 800d89a:	f7ff fddd 	bl	800d458 <_Balloc>
 800d89e:	4605      	mov	r5, r0
 800d8a0:	b948      	cbnz	r0, 800d8b6 <__lshift+0x3e>
 800d8a2:	4602      	mov	r2, r0
 800d8a4:	4b28      	ldr	r3, [pc, #160]	; (800d948 <__lshift+0xd0>)
 800d8a6:	4829      	ldr	r0, [pc, #164]	; (800d94c <__lshift+0xd4>)
 800d8a8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d8ac:	f000 fa32 	bl	800dd14 <__assert_func>
 800d8b0:	3101      	adds	r1, #1
 800d8b2:	005b      	lsls	r3, r3, #1
 800d8b4:	e7ee      	b.n	800d894 <__lshift+0x1c>
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	f100 0114 	add.w	r1, r0, #20
 800d8bc:	f100 0210 	add.w	r2, r0, #16
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	4553      	cmp	r3, sl
 800d8c4:	db33      	blt.n	800d92e <__lshift+0xb6>
 800d8c6:	6920      	ldr	r0, [r4, #16]
 800d8c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8cc:	f104 0314 	add.w	r3, r4, #20
 800d8d0:	f019 091f 	ands.w	r9, r9, #31
 800d8d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d8dc:	d02b      	beq.n	800d936 <__lshift+0xbe>
 800d8de:	f1c9 0e20 	rsb	lr, r9, #32
 800d8e2:	468a      	mov	sl, r1
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	6818      	ldr	r0, [r3, #0]
 800d8e8:	fa00 f009 	lsl.w	r0, r0, r9
 800d8ec:	4310      	orrs	r0, r2
 800d8ee:	f84a 0b04 	str.w	r0, [sl], #4
 800d8f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8f6:	459c      	cmp	ip, r3
 800d8f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d8fc:	d8f3      	bhi.n	800d8e6 <__lshift+0x6e>
 800d8fe:	ebac 0304 	sub.w	r3, ip, r4
 800d902:	3b15      	subs	r3, #21
 800d904:	f023 0303 	bic.w	r3, r3, #3
 800d908:	3304      	adds	r3, #4
 800d90a:	f104 0015 	add.w	r0, r4, #21
 800d90e:	4584      	cmp	ip, r0
 800d910:	bf38      	it	cc
 800d912:	2304      	movcc	r3, #4
 800d914:	50ca      	str	r2, [r1, r3]
 800d916:	b10a      	cbz	r2, 800d91c <__lshift+0xa4>
 800d918:	f108 0602 	add.w	r6, r8, #2
 800d91c:	3e01      	subs	r6, #1
 800d91e:	4638      	mov	r0, r7
 800d920:	612e      	str	r6, [r5, #16]
 800d922:	4621      	mov	r1, r4
 800d924:	f7ff fdd8 	bl	800d4d8 <_Bfree>
 800d928:	4628      	mov	r0, r5
 800d92a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d92e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d932:	3301      	adds	r3, #1
 800d934:	e7c5      	b.n	800d8c2 <__lshift+0x4a>
 800d936:	3904      	subs	r1, #4
 800d938:	f853 2b04 	ldr.w	r2, [r3], #4
 800d93c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d940:	459c      	cmp	ip, r3
 800d942:	d8f9      	bhi.n	800d938 <__lshift+0xc0>
 800d944:	e7ea      	b.n	800d91c <__lshift+0xa4>
 800d946:	bf00      	nop
 800d948:	0801014c 	.word	0x0801014c
 800d94c:	0801016e 	.word	0x0801016e

0800d950 <__mcmp>:
 800d950:	b530      	push	{r4, r5, lr}
 800d952:	6902      	ldr	r2, [r0, #16]
 800d954:	690c      	ldr	r4, [r1, #16]
 800d956:	1b12      	subs	r2, r2, r4
 800d958:	d10e      	bne.n	800d978 <__mcmp+0x28>
 800d95a:	f100 0314 	add.w	r3, r0, #20
 800d95e:	3114      	adds	r1, #20
 800d960:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d964:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d968:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d96c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d970:	42a5      	cmp	r5, r4
 800d972:	d003      	beq.n	800d97c <__mcmp+0x2c>
 800d974:	d305      	bcc.n	800d982 <__mcmp+0x32>
 800d976:	2201      	movs	r2, #1
 800d978:	4610      	mov	r0, r2
 800d97a:	bd30      	pop	{r4, r5, pc}
 800d97c:	4283      	cmp	r3, r0
 800d97e:	d3f3      	bcc.n	800d968 <__mcmp+0x18>
 800d980:	e7fa      	b.n	800d978 <__mcmp+0x28>
 800d982:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d986:	e7f7      	b.n	800d978 <__mcmp+0x28>

0800d988 <__mdiff>:
 800d988:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d98c:	460c      	mov	r4, r1
 800d98e:	4606      	mov	r6, r0
 800d990:	4611      	mov	r1, r2
 800d992:	4620      	mov	r0, r4
 800d994:	4690      	mov	r8, r2
 800d996:	f7ff ffdb 	bl	800d950 <__mcmp>
 800d99a:	1e05      	subs	r5, r0, #0
 800d99c:	d110      	bne.n	800d9c0 <__mdiff+0x38>
 800d99e:	4629      	mov	r1, r5
 800d9a0:	4630      	mov	r0, r6
 800d9a2:	f7ff fd59 	bl	800d458 <_Balloc>
 800d9a6:	b930      	cbnz	r0, 800d9b6 <__mdiff+0x2e>
 800d9a8:	4b3a      	ldr	r3, [pc, #232]	; (800da94 <__mdiff+0x10c>)
 800d9aa:	4602      	mov	r2, r0
 800d9ac:	f240 2137 	movw	r1, #567	; 0x237
 800d9b0:	4839      	ldr	r0, [pc, #228]	; (800da98 <__mdiff+0x110>)
 800d9b2:	f000 f9af 	bl	800dd14 <__assert_func>
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d9bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9c0:	bfa4      	itt	ge
 800d9c2:	4643      	movge	r3, r8
 800d9c4:	46a0      	movge	r8, r4
 800d9c6:	4630      	mov	r0, r6
 800d9c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d9cc:	bfa6      	itte	ge
 800d9ce:	461c      	movge	r4, r3
 800d9d0:	2500      	movge	r5, #0
 800d9d2:	2501      	movlt	r5, #1
 800d9d4:	f7ff fd40 	bl	800d458 <_Balloc>
 800d9d8:	b920      	cbnz	r0, 800d9e4 <__mdiff+0x5c>
 800d9da:	4b2e      	ldr	r3, [pc, #184]	; (800da94 <__mdiff+0x10c>)
 800d9dc:	4602      	mov	r2, r0
 800d9de:	f240 2145 	movw	r1, #581	; 0x245
 800d9e2:	e7e5      	b.n	800d9b0 <__mdiff+0x28>
 800d9e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d9e8:	6926      	ldr	r6, [r4, #16]
 800d9ea:	60c5      	str	r5, [r0, #12]
 800d9ec:	f104 0914 	add.w	r9, r4, #20
 800d9f0:	f108 0514 	add.w	r5, r8, #20
 800d9f4:	f100 0e14 	add.w	lr, r0, #20
 800d9f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d9fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800da00:	f108 0210 	add.w	r2, r8, #16
 800da04:	46f2      	mov	sl, lr
 800da06:	2100      	movs	r1, #0
 800da08:	f859 3b04 	ldr.w	r3, [r9], #4
 800da0c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800da10:	fa11 f88b 	uxtah	r8, r1, fp
 800da14:	b299      	uxth	r1, r3
 800da16:	0c1b      	lsrs	r3, r3, #16
 800da18:	eba8 0801 	sub.w	r8, r8, r1
 800da1c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800da20:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800da24:	fa1f f888 	uxth.w	r8, r8
 800da28:	1419      	asrs	r1, r3, #16
 800da2a:	454e      	cmp	r6, r9
 800da2c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800da30:	f84a 3b04 	str.w	r3, [sl], #4
 800da34:	d8e8      	bhi.n	800da08 <__mdiff+0x80>
 800da36:	1b33      	subs	r3, r6, r4
 800da38:	3b15      	subs	r3, #21
 800da3a:	f023 0303 	bic.w	r3, r3, #3
 800da3e:	3304      	adds	r3, #4
 800da40:	3415      	adds	r4, #21
 800da42:	42a6      	cmp	r6, r4
 800da44:	bf38      	it	cc
 800da46:	2304      	movcc	r3, #4
 800da48:	441d      	add	r5, r3
 800da4a:	4473      	add	r3, lr
 800da4c:	469e      	mov	lr, r3
 800da4e:	462e      	mov	r6, r5
 800da50:	4566      	cmp	r6, ip
 800da52:	d30e      	bcc.n	800da72 <__mdiff+0xea>
 800da54:	f10c 0203 	add.w	r2, ip, #3
 800da58:	1b52      	subs	r2, r2, r5
 800da5a:	f022 0203 	bic.w	r2, r2, #3
 800da5e:	3d03      	subs	r5, #3
 800da60:	45ac      	cmp	ip, r5
 800da62:	bf38      	it	cc
 800da64:	2200      	movcc	r2, #0
 800da66:	4413      	add	r3, r2
 800da68:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800da6c:	b17a      	cbz	r2, 800da8e <__mdiff+0x106>
 800da6e:	6107      	str	r7, [r0, #16]
 800da70:	e7a4      	b.n	800d9bc <__mdiff+0x34>
 800da72:	f856 8b04 	ldr.w	r8, [r6], #4
 800da76:	fa11 f288 	uxtah	r2, r1, r8
 800da7a:	1414      	asrs	r4, r2, #16
 800da7c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800da80:	b292      	uxth	r2, r2
 800da82:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800da86:	f84e 2b04 	str.w	r2, [lr], #4
 800da8a:	1421      	asrs	r1, r4, #16
 800da8c:	e7e0      	b.n	800da50 <__mdiff+0xc8>
 800da8e:	3f01      	subs	r7, #1
 800da90:	e7ea      	b.n	800da68 <__mdiff+0xe0>
 800da92:	bf00      	nop
 800da94:	0801014c 	.word	0x0801014c
 800da98:	0801016e 	.word	0x0801016e

0800da9c <__d2b>:
 800da9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800daa0:	460f      	mov	r7, r1
 800daa2:	2101      	movs	r1, #1
 800daa4:	ec59 8b10 	vmov	r8, r9, d0
 800daa8:	4616      	mov	r6, r2
 800daaa:	f7ff fcd5 	bl	800d458 <_Balloc>
 800daae:	4604      	mov	r4, r0
 800dab0:	b930      	cbnz	r0, 800dac0 <__d2b+0x24>
 800dab2:	4602      	mov	r2, r0
 800dab4:	4b24      	ldr	r3, [pc, #144]	; (800db48 <__d2b+0xac>)
 800dab6:	4825      	ldr	r0, [pc, #148]	; (800db4c <__d2b+0xb0>)
 800dab8:	f240 310f 	movw	r1, #783	; 0x30f
 800dabc:	f000 f92a 	bl	800dd14 <__assert_func>
 800dac0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dac4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dac8:	bb2d      	cbnz	r5, 800db16 <__d2b+0x7a>
 800daca:	9301      	str	r3, [sp, #4]
 800dacc:	f1b8 0300 	subs.w	r3, r8, #0
 800dad0:	d026      	beq.n	800db20 <__d2b+0x84>
 800dad2:	4668      	mov	r0, sp
 800dad4:	9300      	str	r3, [sp, #0]
 800dad6:	f7ff fd87 	bl	800d5e8 <__lo0bits>
 800dada:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dade:	b1e8      	cbz	r0, 800db1c <__d2b+0x80>
 800dae0:	f1c0 0320 	rsb	r3, r0, #32
 800dae4:	fa02 f303 	lsl.w	r3, r2, r3
 800dae8:	430b      	orrs	r3, r1
 800daea:	40c2      	lsrs	r2, r0
 800daec:	6163      	str	r3, [r4, #20]
 800daee:	9201      	str	r2, [sp, #4]
 800daf0:	9b01      	ldr	r3, [sp, #4]
 800daf2:	61a3      	str	r3, [r4, #24]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	bf14      	ite	ne
 800daf8:	2202      	movne	r2, #2
 800dafa:	2201      	moveq	r2, #1
 800dafc:	6122      	str	r2, [r4, #16]
 800dafe:	b1bd      	cbz	r5, 800db30 <__d2b+0x94>
 800db00:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800db04:	4405      	add	r5, r0
 800db06:	603d      	str	r5, [r7, #0]
 800db08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800db0c:	6030      	str	r0, [r6, #0]
 800db0e:	4620      	mov	r0, r4
 800db10:	b003      	add	sp, #12
 800db12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db1a:	e7d6      	b.n	800daca <__d2b+0x2e>
 800db1c:	6161      	str	r1, [r4, #20]
 800db1e:	e7e7      	b.n	800daf0 <__d2b+0x54>
 800db20:	a801      	add	r0, sp, #4
 800db22:	f7ff fd61 	bl	800d5e8 <__lo0bits>
 800db26:	9b01      	ldr	r3, [sp, #4]
 800db28:	6163      	str	r3, [r4, #20]
 800db2a:	3020      	adds	r0, #32
 800db2c:	2201      	movs	r2, #1
 800db2e:	e7e5      	b.n	800dafc <__d2b+0x60>
 800db30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800db38:	6038      	str	r0, [r7, #0]
 800db3a:	6918      	ldr	r0, [r3, #16]
 800db3c:	f7ff fd34 	bl	800d5a8 <__hi0bits>
 800db40:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db44:	e7e2      	b.n	800db0c <__d2b+0x70>
 800db46:	bf00      	nop
 800db48:	0801014c 	.word	0x0801014c
 800db4c:	0801016e 	.word	0x0801016e

0800db50 <__sread>:
 800db50:	b510      	push	{r4, lr}
 800db52:	460c      	mov	r4, r1
 800db54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db58:	f000 f8a8 	bl	800dcac <_read_r>
 800db5c:	2800      	cmp	r0, #0
 800db5e:	bfab      	itete	ge
 800db60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800db62:	89a3      	ldrhlt	r3, [r4, #12]
 800db64:	181b      	addge	r3, r3, r0
 800db66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800db6a:	bfac      	ite	ge
 800db6c:	6563      	strge	r3, [r4, #84]	; 0x54
 800db6e:	81a3      	strhlt	r3, [r4, #12]
 800db70:	bd10      	pop	{r4, pc}

0800db72 <__swrite>:
 800db72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db76:	461f      	mov	r7, r3
 800db78:	898b      	ldrh	r3, [r1, #12]
 800db7a:	05db      	lsls	r3, r3, #23
 800db7c:	4605      	mov	r5, r0
 800db7e:	460c      	mov	r4, r1
 800db80:	4616      	mov	r6, r2
 800db82:	d505      	bpl.n	800db90 <__swrite+0x1e>
 800db84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db88:	2302      	movs	r3, #2
 800db8a:	2200      	movs	r2, #0
 800db8c:	f000 f87c 	bl	800dc88 <_lseek_r>
 800db90:	89a3      	ldrh	r3, [r4, #12]
 800db92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800db9a:	81a3      	strh	r3, [r4, #12]
 800db9c:	4632      	mov	r2, r6
 800db9e:	463b      	mov	r3, r7
 800dba0:	4628      	mov	r0, r5
 800dba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dba6:	f000 b8a3 	b.w	800dcf0 <_write_r>

0800dbaa <__sseek>:
 800dbaa:	b510      	push	{r4, lr}
 800dbac:	460c      	mov	r4, r1
 800dbae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbb2:	f000 f869 	bl	800dc88 <_lseek_r>
 800dbb6:	1c43      	adds	r3, r0, #1
 800dbb8:	89a3      	ldrh	r3, [r4, #12]
 800dbba:	bf15      	itete	ne
 800dbbc:	6560      	strne	r0, [r4, #84]	; 0x54
 800dbbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dbc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dbc6:	81a3      	strheq	r3, [r4, #12]
 800dbc8:	bf18      	it	ne
 800dbca:	81a3      	strhne	r3, [r4, #12]
 800dbcc:	bd10      	pop	{r4, pc}

0800dbce <__sclose>:
 800dbce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbd2:	f000 b849 	b.w	800dc68 <_close_r>

0800dbd6 <_realloc_r>:
 800dbd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbda:	4680      	mov	r8, r0
 800dbdc:	4614      	mov	r4, r2
 800dbde:	460e      	mov	r6, r1
 800dbe0:	b921      	cbnz	r1, 800dbec <_realloc_r+0x16>
 800dbe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbe6:	4611      	mov	r1, r2
 800dbe8:	f7ff bafc 	b.w	800d1e4 <_malloc_r>
 800dbec:	b92a      	cbnz	r2, 800dbfa <_realloc_r+0x24>
 800dbee:	f000 f8c5 	bl	800dd7c <_free_r>
 800dbf2:	4625      	mov	r5, r4
 800dbf4:	4628      	mov	r0, r5
 800dbf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbfa:	f000 f91d 	bl	800de38 <_malloc_usable_size_r>
 800dbfe:	4284      	cmp	r4, r0
 800dc00:	4607      	mov	r7, r0
 800dc02:	d802      	bhi.n	800dc0a <_realloc_r+0x34>
 800dc04:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dc08:	d812      	bhi.n	800dc30 <_realloc_r+0x5a>
 800dc0a:	4621      	mov	r1, r4
 800dc0c:	4640      	mov	r0, r8
 800dc0e:	f7ff fae9 	bl	800d1e4 <_malloc_r>
 800dc12:	4605      	mov	r5, r0
 800dc14:	2800      	cmp	r0, #0
 800dc16:	d0ed      	beq.n	800dbf4 <_realloc_r+0x1e>
 800dc18:	42bc      	cmp	r4, r7
 800dc1a:	4622      	mov	r2, r4
 800dc1c:	4631      	mov	r1, r6
 800dc1e:	bf28      	it	cs
 800dc20:	463a      	movcs	r2, r7
 800dc22:	f7fe fad4 	bl	800c1ce <memcpy>
 800dc26:	4631      	mov	r1, r6
 800dc28:	4640      	mov	r0, r8
 800dc2a:	f000 f8a7 	bl	800dd7c <_free_r>
 800dc2e:	e7e1      	b.n	800dbf4 <_realloc_r+0x1e>
 800dc30:	4635      	mov	r5, r6
 800dc32:	e7df      	b.n	800dbf4 <_realloc_r+0x1e>

0800dc34 <memmove>:
 800dc34:	4288      	cmp	r0, r1
 800dc36:	b510      	push	{r4, lr}
 800dc38:	eb01 0402 	add.w	r4, r1, r2
 800dc3c:	d902      	bls.n	800dc44 <memmove+0x10>
 800dc3e:	4284      	cmp	r4, r0
 800dc40:	4623      	mov	r3, r4
 800dc42:	d807      	bhi.n	800dc54 <memmove+0x20>
 800dc44:	1e43      	subs	r3, r0, #1
 800dc46:	42a1      	cmp	r1, r4
 800dc48:	d008      	beq.n	800dc5c <memmove+0x28>
 800dc4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dc52:	e7f8      	b.n	800dc46 <memmove+0x12>
 800dc54:	4402      	add	r2, r0
 800dc56:	4601      	mov	r1, r0
 800dc58:	428a      	cmp	r2, r1
 800dc5a:	d100      	bne.n	800dc5e <memmove+0x2a>
 800dc5c:	bd10      	pop	{r4, pc}
 800dc5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dc62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dc66:	e7f7      	b.n	800dc58 <memmove+0x24>

0800dc68 <_close_r>:
 800dc68:	b538      	push	{r3, r4, r5, lr}
 800dc6a:	4d06      	ldr	r5, [pc, #24]	; (800dc84 <_close_r+0x1c>)
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	4604      	mov	r4, r0
 800dc70:	4608      	mov	r0, r1
 800dc72:	602b      	str	r3, [r5, #0]
 800dc74:	f7f6 f973 	bl	8003f5e <_close>
 800dc78:	1c43      	adds	r3, r0, #1
 800dc7a:	d102      	bne.n	800dc82 <_close_r+0x1a>
 800dc7c:	682b      	ldr	r3, [r5, #0]
 800dc7e:	b103      	cbz	r3, 800dc82 <_close_r+0x1a>
 800dc80:	6023      	str	r3, [r4, #0]
 800dc82:	bd38      	pop	{r3, r4, r5, pc}
 800dc84:	200053ec 	.word	0x200053ec

0800dc88 <_lseek_r>:
 800dc88:	b538      	push	{r3, r4, r5, lr}
 800dc8a:	4d07      	ldr	r5, [pc, #28]	; (800dca8 <_lseek_r+0x20>)
 800dc8c:	4604      	mov	r4, r0
 800dc8e:	4608      	mov	r0, r1
 800dc90:	4611      	mov	r1, r2
 800dc92:	2200      	movs	r2, #0
 800dc94:	602a      	str	r2, [r5, #0]
 800dc96:	461a      	mov	r2, r3
 800dc98:	f7f6 f988 	bl	8003fac <_lseek>
 800dc9c:	1c43      	adds	r3, r0, #1
 800dc9e:	d102      	bne.n	800dca6 <_lseek_r+0x1e>
 800dca0:	682b      	ldr	r3, [r5, #0]
 800dca2:	b103      	cbz	r3, 800dca6 <_lseek_r+0x1e>
 800dca4:	6023      	str	r3, [r4, #0]
 800dca6:	bd38      	pop	{r3, r4, r5, pc}
 800dca8:	200053ec 	.word	0x200053ec

0800dcac <_read_r>:
 800dcac:	b538      	push	{r3, r4, r5, lr}
 800dcae:	4d07      	ldr	r5, [pc, #28]	; (800dccc <_read_r+0x20>)
 800dcb0:	4604      	mov	r4, r0
 800dcb2:	4608      	mov	r0, r1
 800dcb4:	4611      	mov	r1, r2
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	602a      	str	r2, [r5, #0]
 800dcba:	461a      	mov	r2, r3
 800dcbc:	f7f6 f916 	bl	8003eec <_read>
 800dcc0:	1c43      	adds	r3, r0, #1
 800dcc2:	d102      	bne.n	800dcca <_read_r+0x1e>
 800dcc4:	682b      	ldr	r3, [r5, #0]
 800dcc6:	b103      	cbz	r3, 800dcca <_read_r+0x1e>
 800dcc8:	6023      	str	r3, [r4, #0]
 800dcca:	bd38      	pop	{r3, r4, r5, pc}
 800dccc:	200053ec 	.word	0x200053ec

0800dcd0 <_sbrk_r>:
 800dcd0:	b538      	push	{r3, r4, r5, lr}
 800dcd2:	4d06      	ldr	r5, [pc, #24]	; (800dcec <_sbrk_r+0x1c>)
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	4604      	mov	r4, r0
 800dcd8:	4608      	mov	r0, r1
 800dcda:	602b      	str	r3, [r5, #0]
 800dcdc:	f7f6 f974 	bl	8003fc8 <_sbrk>
 800dce0:	1c43      	adds	r3, r0, #1
 800dce2:	d102      	bne.n	800dcea <_sbrk_r+0x1a>
 800dce4:	682b      	ldr	r3, [r5, #0]
 800dce6:	b103      	cbz	r3, 800dcea <_sbrk_r+0x1a>
 800dce8:	6023      	str	r3, [r4, #0]
 800dcea:	bd38      	pop	{r3, r4, r5, pc}
 800dcec:	200053ec 	.word	0x200053ec

0800dcf0 <_write_r>:
 800dcf0:	b538      	push	{r3, r4, r5, lr}
 800dcf2:	4d07      	ldr	r5, [pc, #28]	; (800dd10 <_write_r+0x20>)
 800dcf4:	4604      	mov	r4, r0
 800dcf6:	4608      	mov	r0, r1
 800dcf8:	4611      	mov	r1, r2
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	602a      	str	r2, [r5, #0]
 800dcfe:	461a      	mov	r2, r3
 800dd00:	f7f6 f911 	bl	8003f26 <_write>
 800dd04:	1c43      	adds	r3, r0, #1
 800dd06:	d102      	bne.n	800dd0e <_write_r+0x1e>
 800dd08:	682b      	ldr	r3, [r5, #0]
 800dd0a:	b103      	cbz	r3, 800dd0e <_write_r+0x1e>
 800dd0c:	6023      	str	r3, [r4, #0]
 800dd0e:	bd38      	pop	{r3, r4, r5, pc}
 800dd10:	200053ec 	.word	0x200053ec

0800dd14 <__assert_func>:
 800dd14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd16:	4614      	mov	r4, r2
 800dd18:	461a      	mov	r2, r3
 800dd1a:	4b09      	ldr	r3, [pc, #36]	; (800dd40 <__assert_func+0x2c>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	4605      	mov	r5, r0
 800dd20:	68d8      	ldr	r0, [r3, #12]
 800dd22:	b14c      	cbz	r4, 800dd38 <__assert_func+0x24>
 800dd24:	4b07      	ldr	r3, [pc, #28]	; (800dd44 <__assert_func+0x30>)
 800dd26:	9100      	str	r1, [sp, #0]
 800dd28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd2c:	4906      	ldr	r1, [pc, #24]	; (800dd48 <__assert_func+0x34>)
 800dd2e:	462b      	mov	r3, r5
 800dd30:	f000 f88a 	bl	800de48 <fiprintf>
 800dd34:	f000 f8a7 	bl	800de86 <abort>
 800dd38:	4b04      	ldr	r3, [pc, #16]	; (800dd4c <__assert_func+0x38>)
 800dd3a:	461c      	mov	r4, r3
 800dd3c:	e7f3      	b.n	800dd26 <__assert_func+0x12>
 800dd3e:	bf00      	nop
 800dd40:	2000006c 	.word	0x2000006c
 800dd44:	080103cf 	.word	0x080103cf
 800dd48:	080103dc 	.word	0x080103dc
 800dd4c:	0801040a 	.word	0x0801040a

0800dd50 <_calloc_r>:
 800dd50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dd52:	fba1 2402 	umull	r2, r4, r1, r2
 800dd56:	b94c      	cbnz	r4, 800dd6c <_calloc_r+0x1c>
 800dd58:	4611      	mov	r1, r2
 800dd5a:	9201      	str	r2, [sp, #4]
 800dd5c:	f7ff fa42 	bl	800d1e4 <_malloc_r>
 800dd60:	9a01      	ldr	r2, [sp, #4]
 800dd62:	4605      	mov	r5, r0
 800dd64:	b930      	cbnz	r0, 800dd74 <_calloc_r+0x24>
 800dd66:	4628      	mov	r0, r5
 800dd68:	b003      	add	sp, #12
 800dd6a:	bd30      	pop	{r4, r5, pc}
 800dd6c:	220c      	movs	r2, #12
 800dd6e:	6002      	str	r2, [r0, #0]
 800dd70:	2500      	movs	r5, #0
 800dd72:	e7f8      	b.n	800dd66 <_calloc_r+0x16>
 800dd74:	4621      	mov	r1, r4
 800dd76:	f7fe f9f1 	bl	800c15c <memset>
 800dd7a:	e7f4      	b.n	800dd66 <_calloc_r+0x16>

0800dd7c <_free_r>:
 800dd7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dd7e:	2900      	cmp	r1, #0
 800dd80:	d044      	beq.n	800de0c <_free_r+0x90>
 800dd82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd86:	9001      	str	r0, [sp, #4]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	f1a1 0404 	sub.w	r4, r1, #4
 800dd8e:	bfb8      	it	lt
 800dd90:	18e4      	addlt	r4, r4, r3
 800dd92:	f7ff fb55 	bl	800d440 <__malloc_lock>
 800dd96:	4a1e      	ldr	r2, [pc, #120]	; (800de10 <_free_r+0x94>)
 800dd98:	9801      	ldr	r0, [sp, #4]
 800dd9a:	6813      	ldr	r3, [r2, #0]
 800dd9c:	b933      	cbnz	r3, 800ddac <_free_r+0x30>
 800dd9e:	6063      	str	r3, [r4, #4]
 800dda0:	6014      	str	r4, [r2, #0]
 800dda2:	b003      	add	sp, #12
 800dda4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dda8:	f7ff bb50 	b.w	800d44c <__malloc_unlock>
 800ddac:	42a3      	cmp	r3, r4
 800ddae:	d908      	bls.n	800ddc2 <_free_r+0x46>
 800ddb0:	6825      	ldr	r5, [r4, #0]
 800ddb2:	1961      	adds	r1, r4, r5
 800ddb4:	428b      	cmp	r3, r1
 800ddb6:	bf01      	itttt	eq
 800ddb8:	6819      	ldreq	r1, [r3, #0]
 800ddba:	685b      	ldreq	r3, [r3, #4]
 800ddbc:	1949      	addeq	r1, r1, r5
 800ddbe:	6021      	streq	r1, [r4, #0]
 800ddc0:	e7ed      	b.n	800dd9e <_free_r+0x22>
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	685b      	ldr	r3, [r3, #4]
 800ddc6:	b10b      	cbz	r3, 800ddcc <_free_r+0x50>
 800ddc8:	42a3      	cmp	r3, r4
 800ddca:	d9fa      	bls.n	800ddc2 <_free_r+0x46>
 800ddcc:	6811      	ldr	r1, [r2, #0]
 800ddce:	1855      	adds	r5, r2, r1
 800ddd0:	42a5      	cmp	r5, r4
 800ddd2:	d10b      	bne.n	800ddec <_free_r+0x70>
 800ddd4:	6824      	ldr	r4, [r4, #0]
 800ddd6:	4421      	add	r1, r4
 800ddd8:	1854      	adds	r4, r2, r1
 800ddda:	42a3      	cmp	r3, r4
 800dddc:	6011      	str	r1, [r2, #0]
 800ddde:	d1e0      	bne.n	800dda2 <_free_r+0x26>
 800dde0:	681c      	ldr	r4, [r3, #0]
 800dde2:	685b      	ldr	r3, [r3, #4]
 800dde4:	6053      	str	r3, [r2, #4]
 800dde6:	440c      	add	r4, r1
 800dde8:	6014      	str	r4, [r2, #0]
 800ddea:	e7da      	b.n	800dda2 <_free_r+0x26>
 800ddec:	d902      	bls.n	800ddf4 <_free_r+0x78>
 800ddee:	230c      	movs	r3, #12
 800ddf0:	6003      	str	r3, [r0, #0]
 800ddf2:	e7d6      	b.n	800dda2 <_free_r+0x26>
 800ddf4:	6825      	ldr	r5, [r4, #0]
 800ddf6:	1961      	adds	r1, r4, r5
 800ddf8:	428b      	cmp	r3, r1
 800ddfa:	bf04      	itt	eq
 800ddfc:	6819      	ldreq	r1, [r3, #0]
 800ddfe:	685b      	ldreq	r3, [r3, #4]
 800de00:	6063      	str	r3, [r4, #4]
 800de02:	bf04      	itt	eq
 800de04:	1949      	addeq	r1, r1, r5
 800de06:	6021      	streq	r1, [r4, #0]
 800de08:	6054      	str	r4, [r2, #4]
 800de0a:	e7ca      	b.n	800dda2 <_free_r+0x26>
 800de0c:	b003      	add	sp, #12
 800de0e:	bd30      	pop	{r4, r5, pc}
 800de10:	200053e4 	.word	0x200053e4

0800de14 <__ascii_mbtowc>:
 800de14:	b082      	sub	sp, #8
 800de16:	b901      	cbnz	r1, 800de1a <__ascii_mbtowc+0x6>
 800de18:	a901      	add	r1, sp, #4
 800de1a:	b142      	cbz	r2, 800de2e <__ascii_mbtowc+0x1a>
 800de1c:	b14b      	cbz	r3, 800de32 <__ascii_mbtowc+0x1e>
 800de1e:	7813      	ldrb	r3, [r2, #0]
 800de20:	600b      	str	r3, [r1, #0]
 800de22:	7812      	ldrb	r2, [r2, #0]
 800de24:	1e10      	subs	r0, r2, #0
 800de26:	bf18      	it	ne
 800de28:	2001      	movne	r0, #1
 800de2a:	b002      	add	sp, #8
 800de2c:	4770      	bx	lr
 800de2e:	4610      	mov	r0, r2
 800de30:	e7fb      	b.n	800de2a <__ascii_mbtowc+0x16>
 800de32:	f06f 0001 	mvn.w	r0, #1
 800de36:	e7f8      	b.n	800de2a <__ascii_mbtowc+0x16>

0800de38 <_malloc_usable_size_r>:
 800de38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de3c:	1f18      	subs	r0, r3, #4
 800de3e:	2b00      	cmp	r3, #0
 800de40:	bfbc      	itt	lt
 800de42:	580b      	ldrlt	r3, [r1, r0]
 800de44:	18c0      	addlt	r0, r0, r3
 800de46:	4770      	bx	lr

0800de48 <fiprintf>:
 800de48:	b40e      	push	{r1, r2, r3}
 800de4a:	b503      	push	{r0, r1, lr}
 800de4c:	4601      	mov	r1, r0
 800de4e:	ab03      	add	r3, sp, #12
 800de50:	4805      	ldr	r0, [pc, #20]	; (800de68 <fiprintf+0x20>)
 800de52:	f853 2b04 	ldr.w	r2, [r3], #4
 800de56:	6800      	ldr	r0, [r0, #0]
 800de58:	9301      	str	r3, [sp, #4]
 800de5a:	f000 f845 	bl	800dee8 <_vfiprintf_r>
 800de5e:	b002      	add	sp, #8
 800de60:	f85d eb04 	ldr.w	lr, [sp], #4
 800de64:	b003      	add	sp, #12
 800de66:	4770      	bx	lr
 800de68:	2000006c 	.word	0x2000006c

0800de6c <__ascii_wctomb>:
 800de6c:	b149      	cbz	r1, 800de82 <__ascii_wctomb+0x16>
 800de6e:	2aff      	cmp	r2, #255	; 0xff
 800de70:	bf85      	ittet	hi
 800de72:	238a      	movhi	r3, #138	; 0x8a
 800de74:	6003      	strhi	r3, [r0, #0]
 800de76:	700a      	strbls	r2, [r1, #0]
 800de78:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800de7c:	bf98      	it	ls
 800de7e:	2001      	movls	r0, #1
 800de80:	4770      	bx	lr
 800de82:	4608      	mov	r0, r1
 800de84:	4770      	bx	lr

0800de86 <abort>:
 800de86:	b508      	push	{r3, lr}
 800de88:	2006      	movs	r0, #6
 800de8a:	f000 fa89 	bl	800e3a0 <raise>
 800de8e:	2001      	movs	r0, #1
 800de90:	f7f6 f822 	bl	8003ed8 <_exit>

0800de94 <__sfputc_r>:
 800de94:	6893      	ldr	r3, [r2, #8]
 800de96:	3b01      	subs	r3, #1
 800de98:	2b00      	cmp	r3, #0
 800de9a:	b410      	push	{r4}
 800de9c:	6093      	str	r3, [r2, #8]
 800de9e:	da08      	bge.n	800deb2 <__sfputc_r+0x1e>
 800dea0:	6994      	ldr	r4, [r2, #24]
 800dea2:	42a3      	cmp	r3, r4
 800dea4:	db01      	blt.n	800deaa <__sfputc_r+0x16>
 800dea6:	290a      	cmp	r1, #10
 800dea8:	d103      	bne.n	800deb2 <__sfputc_r+0x1e>
 800deaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800deae:	f000 b935 	b.w	800e11c <__swbuf_r>
 800deb2:	6813      	ldr	r3, [r2, #0]
 800deb4:	1c58      	adds	r0, r3, #1
 800deb6:	6010      	str	r0, [r2, #0]
 800deb8:	7019      	strb	r1, [r3, #0]
 800deba:	4608      	mov	r0, r1
 800debc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dec0:	4770      	bx	lr

0800dec2 <__sfputs_r>:
 800dec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dec4:	4606      	mov	r6, r0
 800dec6:	460f      	mov	r7, r1
 800dec8:	4614      	mov	r4, r2
 800deca:	18d5      	adds	r5, r2, r3
 800decc:	42ac      	cmp	r4, r5
 800dece:	d101      	bne.n	800ded4 <__sfputs_r+0x12>
 800ded0:	2000      	movs	r0, #0
 800ded2:	e007      	b.n	800dee4 <__sfputs_r+0x22>
 800ded4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ded8:	463a      	mov	r2, r7
 800deda:	4630      	mov	r0, r6
 800dedc:	f7ff ffda 	bl	800de94 <__sfputc_r>
 800dee0:	1c43      	adds	r3, r0, #1
 800dee2:	d1f3      	bne.n	800decc <__sfputs_r+0xa>
 800dee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dee8 <_vfiprintf_r>:
 800dee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deec:	460d      	mov	r5, r1
 800deee:	b09d      	sub	sp, #116	; 0x74
 800def0:	4614      	mov	r4, r2
 800def2:	4698      	mov	r8, r3
 800def4:	4606      	mov	r6, r0
 800def6:	b118      	cbz	r0, 800df00 <_vfiprintf_r+0x18>
 800def8:	6a03      	ldr	r3, [r0, #32]
 800defa:	b90b      	cbnz	r3, 800df00 <_vfiprintf_r+0x18>
 800defc:	f7fe f8f8 	bl	800c0f0 <__sinit>
 800df00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df02:	07d9      	lsls	r1, r3, #31
 800df04:	d405      	bmi.n	800df12 <_vfiprintf_r+0x2a>
 800df06:	89ab      	ldrh	r3, [r5, #12]
 800df08:	059a      	lsls	r2, r3, #22
 800df0a:	d402      	bmi.n	800df12 <_vfiprintf_r+0x2a>
 800df0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df0e:	f7fe f95c 	bl	800c1ca <__retarget_lock_acquire_recursive>
 800df12:	89ab      	ldrh	r3, [r5, #12]
 800df14:	071b      	lsls	r3, r3, #28
 800df16:	d501      	bpl.n	800df1c <_vfiprintf_r+0x34>
 800df18:	692b      	ldr	r3, [r5, #16]
 800df1a:	b99b      	cbnz	r3, 800df44 <_vfiprintf_r+0x5c>
 800df1c:	4629      	mov	r1, r5
 800df1e:	4630      	mov	r0, r6
 800df20:	f000 f93a 	bl	800e198 <__swsetup_r>
 800df24:	b170      	cbz	r0, 800df44 <_vfiprintf_r+0x5c>
 800df26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df28:	07dc      	lsls	r4, r3, #31
 800df2a:	d504      	bpl.n	800df36 <_vfiprintf_r+0x4e>
 800df2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df30:	b01d      	add	sp, #116	; 0x74
 800df32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df36:	89ab      	ldrh	r3, [r5, #12]
 800df38:	0598      	lsls	r0, r3, #22
 800df3a:	d4f7      	bmi.n	800df2c <_vfiprintf_r+0x44>
 800df3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df3e:	f7fe f945 	bl	800c1cc <__retarget_lock_release_recursive>
 800df42:	e7f3      	b.n	800df2c <_vfiprintf_r+0x44>
 800df44:	2300      	movs	r3, #0
 800df46:	9309      	str	r3, [sp, #36]	; 0x24
 800df48:	2320      	movs	r3, #32
 800df4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800df4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800df52:	2330      	movs	r3, #48	; 0x30
 800df54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e108 <_vfiprintf_r+0x220>
 800df58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800df5c:	f04f 0901 	mov.w	r9, #1
 800df60:	4623      	mov	r3, r4
 800df62:	469a      	mov	sl, r3
 800df64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df68:	b10a      	cbz	r2, 800df6e <_vfiprintf_r+0x86>
 800df6a:	2a25      	cmp	r2, #37	; 0x25
 800df6c:	d1f9      	bne.n	800df62 <_vfiprintf_r+0x7a>
 800df6e:	ebba 0b04 	subs.w	fp, sl, r4
 800df72:	d00b      	beq.n	800df8c <_vfiprintf_r+0xa4>
 800df74:	465b      	mov	r3, fp
 800df76:	4622      	mov	r2, r4
 800df78:	4629      	mov	r1, r5
 800df7a:	4630      	mov	r0, r6
 800df7c:	f7ff ffa1 	bl	800dec2 <__sfputs_r>
 800df80:	3001      	adds	r0, #1
 800df82:	f000 80a9 	beq.w	800e0d8 <_vfiprintf_r+0x1f0>
 800df86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df88:	445a      	add	r2, fp
 800df8a:	9209      	str	r2, [sp, #36]	; 0x24
 800df8c:	f89a 3000 	ldrb.w	r3, [sl]
 800df90:	2b00      	cmp	r3, #0
 800df92:	f000 80a1 	beq.w	800e0d8 <_vfiprintf_r+0x1f0>
 800df96:	2300      	movs	r3, #0
 800df98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800df9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dfa0:	f10a 0a01 	add.w	sl, sl, #1
 800dfa4:	9304      	str	r3, [sp, #16]
 800dfa6:	9307      	str	r3, [sp, #28]
 800dfa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dfac:	931a      	str	r3, [sp, #104]	; 0x68
 800dfae:	4654      	mov	r4, sl
 800dfb0:	2205      	movs	r2, #5
 800dfb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfb6:	4854      	ldr	r0, [pc, #336]	; (800e108 <_vfiprintf_r+0x220>)
 800dfb8:	f7f2 f90a 	bl	80001d0 <memchr>
 800dfbc:	9a04      	ldr	r2, [sp, #16]
 800dfbe:	b9d8      	cbnz	r0, 800dff8 <_vfiprintf_r+0x110>
 800dfc0:	06d1      	lsls	r1, r2, #27
 800dfc2:	bf44      	itt	mi
 800dfc4:	2320      	movmi	r3, #32
 800dfc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfca:	0713      	lsls	r3, r2, #28
 800dfcc:	bf44      	itt	mi
 800dfce:	232b      	movmi	r3, #43	; 0x2b
 800dfd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfd4:	f89a 3000 	ldrb.w	r3, [sl]
 800dfd8:	2b2a      	cmp	r3, #42	; 0x2a
 800dfda:	d015      	beq.n	800e008 <_vfiprintf_r+0x120>
 800dfdc:	9a07      	ldr	r2, [sp, #28]
 800dfde:	4654      	mov	r4, sl
 800dfe0:	2000      	movs	r0, #0
 800dfe2:	f04f 0c0a 	mov.w	ip, #10
 800dfe6:	4621      	mov	r1, r4
 800dfe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfec:	3b30      	subs	r3, #48	; 0x30
 800dfee:	2b09      	cmp	r3, #9
 800dff0:	d94d      	bls.n	800e08e <_vfiprintf_r+0x1a6>
 800dff2:	b1b0      	cbz	r0, 800e022 <_vfiprintf_r+0x13a>
 800dff4:	9207      	str	r2, [sp, #28]
 800dff6:	e014      	b.n	800e022 <_vfiprintf_r+0x13a>
 800dff8:	eba0 0308 	sub.w	r3, r0, r8
 800dffc:	fa09 f303 	lsl.w	r3, r9, r3
 800e000:	4313      	orrs	r3, r2
 800e002:	9304      	str	r3, [sp, #16]
 800e004:	46a2      	mov	sl, r4
 800e006:	e7d2      	b.n	800dfae <_vfiprintf_r+0xc6>
 800e008:	9b03      	ldr	r3, [sp, #12]
 800e00a:	1d19      	adds	r1, r3, #4
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	9103      	str	r1, [sp, #12]
 800e010:	2b00      	cmp	r3, #0
 800e012:	bfbb      	ittet	lt
 800e014:	425b      	neglt	r3, r3
 800e016:	f042 0202 	orrlt.w	r2, r2, #2
 800e01a:	9307      	strge	r3, [sp, #28]
 800e01c:	9307      	strlt	r3, [sp, #28]
 800e01e:	bfb8      	it	lt
 800e020:	9204      	strlt	r2, [sp, #16]
 800e022:	7823      	ldrb	r3, [r4, #0]
 800e024:	2b2e      	cmp	r3, #46	; 0x2e
 800e026:	d10c      	bne.n	800e042 <_vfiprintf_r+0x15a>
 800e028:	7863      	ldrb	r3, [r4, #1]
 800e02a:	2b2a      	cmp	r3, #42	; 0x2a
 800e02c:	d134      	bne.n	800e098 <_vfiprintf_r+0x1b0>
 800e02e:	9b03      	ldr	r3, [sp, #12]
 800e030:	1d1a      	adds	r2, r3, #4
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	9203      	str	r2, [sp, #12]
 800e036:	2b00      	cmp	r3, #0
 800e038:	bfb8      	it	lt
 800e03a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e03e:	3402      	adds	r4, #2
 800e040:	9305      	str	r3, [sp, #20]
 800e042:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e118 <_vfiprintf_r+0x230>
 800e046:	7821      	ldrb	r1, [r4, #0]
 800e048:	2203      	movs	r2, #3
 800e04a:	4650      	mov	r0, sl
 800e04c:	f7f2 f8c0 	bl	80001d0 <memchr>
 800e050:	b138      	cbz	r0, 800e062 <_vfiprintf_r+0x17a>
 800e052:	9b04      	ldr	r3, [sp, #16]
 800e054:	eba0 000a 	sub.w	r0, r0, sl
 800e058:	2240      	movs	r2, #64	; 0x40
 800e05a:	4082      	lsls	r2, r0
 800e05c:	4313      	orrs	r3, r2
 800e05e:	3401      	adds	r4, #1
 800e060:	9304      	str	r3, [sp, #16]
 800e062:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e066:	4829      	ldr	r0, [pc, #164]	; (800e10c <_vfiprintf_r+0x224>)
 800e068:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e06c:	2206      	movs	r2, #6
 800e06e:	f7f2 f8af 	bl	80001d0 <memchr>
 800e072:	2800      	cmp	r0, #0
 800e074:	d03f      	beq.n	800e0f6 <_vfiprintf_r+0x20e>
 800e076:	4b26      	ldr	r3, [pc, #152]	; (800e110 <_vfiprintf_r+0x228>)
 800e078:	bb1b      	cbnz	r3, 800e0c2 <_vfiprintf_r+0x1da>
 800e07a:	9b03      	ldr	r3, [sp, #12]
 800e07c:	3307      	adds	r3, #7
 800e07e:	f023 0307 	bic.w	r3, r3, #7
 800e082:	3308      	adds	r3, #8
 800e084:	9303      	str	r3, [sp, #12]
 800e086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e088:	443b      	add	r3, r7
 800e08a:	9309      	str	r3, [sp, #36]	; 0x24
 800e08c:	e768      	b.n	800df60 <_vfiprintf_r+0x78>
 800e08e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e092:	460c      	mov	r4, r1
 800e094:	2001      	movs	r0, #1
 800e096:	e7a6      	b.n	800dfe6 <_vfiprintf_r+0xfe>
 800e098:	2300      	movs	r3, #0
 800e09a:	3401      	adds	r4, #1
 800e09c:	9305      	str	r3, [sp, #20]
 800e09e:	4619      	mov	r1, r3
 800e0a0:	f04f 0c0a 	mov.w	ip, #10
 800e0a4:	4620      	mov	r0, r4
 800e0a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0aa:	3a30      	subs	r2, #48	; 0x30
 800e0ac:	2a09      	cmp	r2, #9
 800e0ae:	d903      	bls.n	800e0b8 <_vfiprintf_r+0x1d0>
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d0c6      	beq.n	800e042 <_vfiprintf_r+0x15a>
 800e0b4:	9105      	str	r1, [sp, #20]
 800e0b6:	e7c4      	b.n	800e042 <_vfiprintf_r+0x15a>
 800e0b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0bc:	4604      	mov	r4, r0
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e7f0      	b.n	800e0a4 <_vfiprintf_r+0x1bc>
 800e0c2:	ab03      	add	r3, sp, #12
 800e0c4:	9300      	str	r3, [sp, #0]
 800e0c6:	462a      	mov	r2, r5
 800e0c8:	4b12      	ldr	r3, [pc, #72]	; (800e114 <_vfiprintf_r+0x22c>)
 800e0ca:	a904      	add	r1, sp, #16
 800e0cc:	4630      	mov	r0, r6
 800e0ce:	f7fd fb9d 	bl	800b80c <_printf_float>
 800e0d2:	4607      	mov	r7, r0
 800e0d4:	1c78      	adds	r0, r7, #1
 800e0d6:	d1d6      	bne.n	800e086 <_vfiprintf_r+0x19e>
 800e0d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0da:	07d9      	lsls	r1, r3, #31
 800e0dc:	d405      	bmi.n	800e0ea <_vfiprintf_r+0x202>
 800e0de:	89ab      	ldrh	r3, [r5, #12]
 800e0e0:	059a      	lsls	r2, r3, #22
 800e0e2:	d402      	bmi.n	800e0ea <_vfiprintf_r+0x202>
 800e0e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0e6:	f7fe f871 	bl	800c1cc <__retarget_lock_release_recursive>
 800e0ea:	89ab      	ldrh	r3, [r5, #12]
 800e0ec:	065b      	lsls	r3, r3, #25
 800e0ee:	f53f af1d 	bmi.w	800df2c <_vfiprintf_r+0x44>
 800e0f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e0f4:	e71c      	b.n	800df30 <_vfiprintf_r+0x48>
 800e0f6:	ab03      	add	r3, sp, #12
 800e0f8:	9300      	str	r3, [sp, #0]
 800e0fa:	462a      	mov	r2, r5
 800e0fc:	4b05      	ldr	r3, [pc, #20]	; (800e114 <_vfiprintf_r+0x22c>)
 800e0fe:	a904      	add	r1, sp, #16
 800e100:	4630      	mov	r0, r6
 800e102:	f7fd fe27 	bl	800bd54 <_printf_i>
 800e106:	e7e4      	b.n	800e0d2 <_vfiprintf_r+0x1ea>
 800e108:	0801015d 	.word	0x0801015d
 800e10c:	08010167 	.word	0x08010167
 800e110:	0800b80d 	.word	0x0800b80d
 800e114:	0800dec3 	.word	0x0800dec3
 800e118:	08010163 	.word	0x08010163

0800e11c <__swbuf_r>:
 800e11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e11e:	460e      	mov	r6, r1
 800e120:	4614      	mov	r4, r2
 800e122:	4605      	mov	r5, r0
 800e124:	b118      	cbz	r0, 800e12e <__swbuf_r+0x12>
 800e126:	6a03      	ldr	r3, [r0, #32]
 800e128:	b90b      	cbnz	r3, 800e12e <__swbuf_r+0x12>
 800e12a:	f7fd ffe1 	bl	800c0f0 <__sinit>
 800e12e:	69a3      	ldr	r3, [r4, #24]
 800e130:	60a3      	str	r3, [r4, #8]
 800e132:	89a3      	ldrh	r3, [r4, #12]
 800e134:	071a      	lsls	r2, r3, #28
 800e136:	d525      	bpl.n	800e184 <__swbuf_r+0x68>
 800e138:	6923      	ldr	r3, [r4, #16]
 800e13a:	b31b      	cbz	r3, 800e184 <__swbuf_r+0x68>
 800e13c:	6823      	ldr	r3, [r4, #0]
 800e13e:	6922      	ldr	r2, [r4, #16]
 800e140:	1a98      	subs	r0, r3, r2
 800e142:	6963      	ldr	r3, [r4, #20]
 800e144:	b2f6      	uxtb	r6, r6
 800e146:	4283      	cmp	r3, r0
 800e148:	4637      	mov	r7, r6
 800e14a:	dc04      	bgt.n	800e156 <__swbuf_r+0x3a>
 800e14c:	4621      	mov	r1, r4
 800e14e:	4628      	mov	r0, r5
 800e150:	f7ff f94e 	bl	800d3f0 <_fflush_r>
 800e154:	b9e0      	cbnz	r0, 800e190 <__swbuf_r+0x74>
 800e156:	68a3      	ldr	r3, [r4, #8]
 800e158:	3b01      	subs	r3, #1
 800e15a:	60a3      	str	r3, [r4, #8]
 800e15c:	6823      	ldr	r3, [r4, #0]
 800e15e:	1c5a      	adds	r2, r3, #1
 800e160:	6022      	str	r2, [r4, #0]
 800e162:	701e      	strb	r6, [r3, #0]
 800e164:	6962      	ldr	r2, [r4, #20]
 800e166:	1c43      	adds	r3, r0, #1
 800e168:	429a      	cmp	r2, r3
 800e16a:	d004      	beq.n	800e176 <__swbuf_r+0x5a>
 800e16c:	89a3      	ldrh	r3, [r4, #12]
 800e16e:	07db      	lsls	r3, r3, #31
 800e170:	d506      	bpl.n	800e180 <__swbuf_r+0x64>
 800e172:	2e0a      	cmp	r6, #10
 800e174:	d104      	bne.n	800e180 <__swbuf_r+0x64>
 800e176:	4621      	mov	r1, r4
 800e178:	4628      	mov	r0, r5
 800e17a:	f7ff f939 	bl	800d3f0 <_fflush_r>
 800e17e:	b938      	cbnz	r0, 800e190 <__swbuf_r+0x74>
 800e180:	4638      	mov	r0, r7
 800e182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e184:	4621      	mov	r1, r4
 800e186:	4628      	mov	r0, r5
 800e188:	f000 f806 	bl	800e198 <__swsetup_r>
 800e18c:	2800      	cmp	r0, #0
 800e18e:	d0d5      	beq.n	800e13c <__swbuf_r+0x20>
 800e190:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e194:	e7f4      	b.n	800e180 <__swbuf_r+0x64>
	...

0800e198 <__swsetup_r>:
 800e198:	b538      	push	{r3, r4, r5, lr}
 800e19a:	4b2a      	ldr	r3, [pc, #168]	; (800e244 <__swsetup_r+0xac>)
 800e19c:	4605      	mov	r5, r0
 800e19e:	6818      	ldr	r0, [r3, #0]
 800e1a0:	460c      	mov	r4, r1
 800e1a2:	b118      	cbz	r0, 800e1ac <__swsetup_r+0x14>
 800e1a4:	6a03      	ldr	r3, [r0, #32]
 800e1a6:	b90b      	cbnz	r3, 800e1ac <__swsetup_r+0x14>
 800e1a8:	f7fd ffa2 	bl	800c0f0 <__sinit>
 800e1ac:	89a3      	ldrh	r3, [r4, #12]
 800e1ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e1b2:	0718      	lsls	r0, r3, #28
 800e1b4:	d422      	bmi.n	800e1fc <__swsetup_r+0x64>
 800e1b6:	06d9      	lsls	r1, r3, #27
 800e1b8:	d407      	bmi.n	800e1ca <__swsetup_r+0x32>
 800e1ba:	2309      	movs	r3, #9
 800e1bc:	602b      	str	r3, [r5, #0]
 800e1be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e1c2:	81a3      	strh	r3, [r4, #12]
 800e1c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1c8:	e034      	b.n	800e234 <__swsetup_r+0x9c>
 800e1ca:	0758      	lsls	r0, r3, #29
 800e1cc:	d512      	bpl.n	800e1f4 <__swsetup_r+0x5c>
 800e1ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1d0:	b141      	cbz	r1, 800e1e4 <__swsetup_r+0x4c>
 800e1d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1d6:	4299      	cmp	r1, r3
 800e1d8:	d002      	beq.n	800e1e0 <__swsetup_r+0x48>
 800e1da:	4628      	mov	r0, r5
 800e1dc:	f7ff fdce 	bl	800dd7c <_free_r>
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	6363      	str	r3, [r4, #52]	; 0x34
 800e1e4:	89a3      	ldrh	r3, [r4, #12]
 800e1e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e1ea:	81a3      	strh	r3, [r4, #12]
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	6063      	str	r3, [r4, #4]
 800e1f0:	6923      	ldr	r3, [r4, #16]
 800e1f2:	6023      	str	r3, [r4, #0]
 800e1f4:	89a3      	ldrh	r3, [r4, #12]
 800e1f6:	f043 0308 	orr.w	r3, r3, #8
 800e1fa:	81a3      	strh	r3, [r4, #12]
 800e1fc:	6923      	ldr	r3, [r4, #16]
 800e1fe:	b94b      	cbnz	r3, 800e214 <__swsetup_r+0x7c>
 800e200:	89a3      	ldrh	r3, [r4, #12]
 800e202:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e206:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e20a:	d003      	beq.n	800e214 <__swsetup_r+0x7c>
 800e20c:	4621      	mov	r1, r4
 800e20e:	4628      	mov	r0, r5
 800e210:	f000 f840 	bl	800e294 <__smakebuf_r>
 800e214:	89a0      	ldrh	r0, [r4, #12]
 800e216:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e21a:	f010 0301 	ands.w	r3, r0, #1
 800e21e:	d00a      	beq.n	800e236 <__swsetup_r+0x9e>
 800e220:	2300      	movs	r3, #0
 800e222:	60a3      	str	r3, [r4, #8]
 800e224:	6963      	ldr	r3, [r4, #20]
 800e226:	425b      	negs	r3, r3
 800e228:	61a3      	str	r3, [r4, #24]
 800e22a:	6923      	ldr	r3, [r4, #16]
 800e22c:	b943      	cbnz	r3, 800e240 <__swsetup_r+0xa8>
 800e22e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e232:	d1c4      	bne.n	800e1be <__swsetup_r+0x26>
 800e234:	bd38      	pop	{r3, r4, r5, pc}
 800e236:	0781      	lsls	r1, r0, #30
 800e238:	bf58      	it	pl
 800e23a:	6963      	ldrpl	r3, [r4, #20]
 800e23c:	60a3      	str	r3, [r4, #8]
 800e23e:	e7f4      	b.n	800e22a <__swsetup_r+0x92>
 800e240:	2000      	movs	r0, #0
 800e242:	e7f7      	b.n	800e234 <__swsetup_r+0x9c>
 800e244:	2000006c 	.word	0x2000006c

0800e248 <__swhatbuf_r>:
 800e248:	b570      	push	{r4, r5, r6, lr}
 800e24a:	460c      	mov	r4, r1
 800e24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e250:	2900      	cmp	r1, #0
 800e252:	b096      	sub	sp, #88	; 0x58
 800e254:	4615      	mov	r5, r2
 800e256:	461e      	mov	r6, r3
 800e258:	da0d      	bge.n	800e276 <__swhatbuf_r+0x2e>
 800e25a:	89a3      	ldrh	r3, [r4, #12]
 800e25c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e260:	f04f 0100 	mov.w	r1, #0
 800e264:	bf0c      	ite	eq
 800e266:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e26a:	2340      	movne	r3, #64	; 0x40
 800e26c:	2000      	movs	r0, #0
 800e26e:	6031      	str	r1, [r6, #0]
 800e270:	602b      	str	r3, [r5, #0]
 800e272:	b016      	add	sp, #88	; 0x58
 800e274:	bd70      	pop	{r4, r5, r6, pc}
 800e276:	466a      	mov	r2, sp
 800e278:	f000 f848 	bl	800e30c <_fstat_r>
 800e27c:	2800      	cmp	r0, #0
 800e27e:	dbec      	blt.n	800e25a <__swhatbuf_r+0x12>
 800e280:	9901      	ldr	r1, [sp, #4]
 800e282:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e286:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e28a:	4259      	negs	r1, r3
 800e28c:	4159      	adcs	r1, r3
 800e28e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e292:	e7eb      	b.n	800e26c <__swhatbuf_r+0x24>

0800e294 <__smakebuf_r>:
 800e294:	898b      	ldrh	r3, [r1, #12]
 800e296:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e298:	079d      	lsls	r5, r3, #30
 800e29a:	4606      	mov	r6, r0
 800e29c:	460c      	mov	r4, r1
 800e29e:	d507      	bpl.n	800e2b0 <__smakebuf_r+0x1c>
 800e2a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e2a4:	6023      	str	r3, [r4, #0]
 800e2a6:	6123      	str	r3, [r4, #16]
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	6163      	str	r3, [r4, #20]
 800e2ac:	b002      	add	sp, #8
 800e2ae:	bd70      	pop	{r4, r5, r6, pc}
 800e2b0:	ab01      	add	r3, sp, #4
 800e2b2:	466a      	mov	r2, sp
 800e2b4:	f7ff ffc8 	bl	800e248 <__swhatbuf_r>
 800e2b8:	9900      	ldr	r1, [sp, #0]
 800e2ba:	4605      	mov	r5, r0
 800e2bc:	4630      	mov	r0, r6
 800e2be:	f7fe ff91 	bl	800d1e4 <_malloc_r>
 800e2c2:	b948      	cbnz	r0, 800e2d8 <__smakebuf_r+0x44>
 800e2c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2c8:	059a      	lsls	r2, r3, #22
 800e2ca:	d4ef      	bmi.n	800e2ac <__smakebuf_r+0x18>
 800e2cc:	f023 0303 	bic.w	r3, r3, #3
 800e2d0:	f043 0302 	orr.w	r3, r3, #2
 800e2d4:	81a3      	strh	r3, [r4, #12]
 800e2d6:	e7e3      	b.n	800e2a0 <__smakebuf_r+0xc>
 800e2d8:	89a3      	ldrh	r3, [r4, #12]
 800e2da:	6020      	str	r0, [r4, #0]
 800e2dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2e0:	81a3      	strh	r3, [r4, #12]
 800e2e2:	9b00      	ldr	r3, [sp, #0]
 800e2e4:	6163      	str	r3, [r4, #20]
 800e2e6:	9b01      	ldr	r3, [sp, #4]
 800e2e8:	6120      	str	r0, [r4, #16]
 800e2ea:	b15b      	cbz	r3, 800e304 <__smakebuf_r+0x70>
 800e2ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2f0:	4630      	mov	r0, r6
 800e2f2:	f000 f81d 	bl	800e330 <_isatty_r>
 800e2f6:	b128      	cbz	r0, 800e304 <__smakebuf_r+0x70>
 800e2f8:	89a3      	ldrh	r3, [r4, #12]
 800e2fa:	f023 0303 	bic.w	r3, r3, #3
 800e2fe:	f043 0301 	orr.w	r3, r3, #1
 800e302:	81a3      	strh	r3, [r4, #12]
 800e304:	89a3      	ldrh	r3, [r4, #12]
 800e306:	431d      	orrs	r5, r3
 800e308:	81a5      	strh	r5, [r4, #12]
 800e30a:	e7cf      	b.n	800e2ac <__smakebuf_r+0x18>

0800e30c <_fstat_r>:
 800e30c:	b538      	push	{r3, r4, r5, lr}
 800e30e:	4d07      	ldr	r5, [pc, #28]	; (800e32c <_fstat_r+0x20>)
 800e310:	2300      	movs	r3, #0
 800e312:	4604      	mov	r4, r0
 800e314:	4608      	mov	r0, r1
 800e316:	4611      	mov	r1, r2
 800e318:	602b      	str	r3, [r5, #0]
 800e31a:	f7f5 fe2c 	bl	8003f76 <_fstat>
 800e31e:	1c43      	adds	r3, r0, #1
 800e320:	d102      	bne.n	800e328 <_fstat_r+0x1c>
 800e322:	682b      	ldr	r3, [r5, #0]
 800e324:	b103      	cbz	r3, 800e328 <_fstat_r+0x1c>
 800e326:	6023      	str	r3, [r4, #0]
 800e328:	bd38      	pop	{r3, r4, r5, pc}
 800e32a:	bf00      	nop
 800e32c:	200053ec 	.word	0x200053ec

0800e330 <_isatty_r>:
 800e330:	b538      	push	{r3, r4, r5, lr}
 800e332:	4d06      	ldr	r5, [pc, #24]	; (800e34c <_isatty_r+0x1c>)
 800e334:	2300      	movs	r3, #0
 800e336:	4604      	mov	r4, r0
 800e338:	4608      	mov	r0, r1
 800e33a:	602b      	str	r3, [r5, #0]
 800e33c:	f7f5 fe2b 	bl	8003f96 <_isatty>
 800e340:	1c43      	adds	r3, r0, #1
 800e342:	d102      	bne.n	800e34a <_isatty_r+0x1a>
 800e344:	682b      	ldr	r3, [r5, #0]
 800e346:	b103      	cbz	r3, 800e34a <_isatty_r+0x1a>
 800e348:	6023      	str	r3, [r4, #0]
 800e34a:	bd38      	pop	{r3, r4, r5, pc}
 800e34c:	200053ec 	.word	0x200053ec

0800e350 <_raise_r>:
 800e350:	291f      	cmp	r1, #31
 800e352:	b538      	push	{r3, r4, r5, lr}
 800e354:	4604      	mov	r4, r0
 800e356:	460d      	mov	r5, r1
 800e358:	d904      	bls.n	800e364 <_raise_r+0x14>
 800e35a:	2316      	movs	r3, #22
 800e35c:	6003      	str	r3, [r0, #0]
 800e35e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e362:	bd38      	pop	{r3, r4, r5, pc}
 800e364:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e366:	b112      	cbz	r2, 800e36e <_raise_r+0x1e>
 800e368:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e36c:	b94b      	cbnz	r3, 800e382 <_raise_r+0x32>
 800e36e:	4620      	mov	r0, r4
 800e370:	f000 f830 	bl	800e3d4 <_getpid_r>
 800e374:	462a      	mov	r2, r5
 800e376:	4601      	mov	r1, r0
 800e378:	4620      	mov	r0, r4
 800e37a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e37e:	f000 b817 	b.w	800e3b0 <_kill_r>
 800e382:	2b01      	cmp	r3, #1
 800e384:	d00a      	beq.n	800e39c <_raise_r+0x4c>
 800e386:	1c59      	adds	r1, r3, #1
 800e388:	d103      	bne.n	800e392 <_raise_r+0x42>
 800e38a:	2316      	movs	r3, #22
 800e38c:	6003      	str	r3, [r0, #0]
 800e38e:	2001      	movs	r0, #1
 800e390:	e7e7      	b.n	800e362 <_raise_r+0x12>
 800e392:	2400      	movs	r4, #0
 800e394:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e398:	4628      	mov	r0, r5
 800e39a:	4798      	blx	r3
 800e39c:	2000      	movs	r0, #0
 800e39e:	e7e0      	b.n	800e362 <_raise_r+0x12>

0800e3a0 <raise>:
 800e3a0:	4b02      	ldr	r3, [pc, #8]	; (800e3ac <raise+0xc>)
 800e3a2:	4601      	mov	r1, r0
 800e3a4:	6818      	ldr	r0, [r3, #0]
 800e3a6:	f7ff bfd3 	b.w	800e350 <_raise_r>
 800e3aa:	bf00      	nop
 800e3ac:	2000006c 	.word	0x2000006c

0800e3b0 <_kill_r>:
 800e3b0:	b538      	push	{r3, r4, r5, lr}
 800e3b2:	4d07      	ldr	r5, [pc, #28]	; (800e3d0 <_kill_r+0x20>)
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	4604      	mov	r4, r0
 800e3b8:	4608      	mov	r0, r1
 800e3ba:	4611      	mov	r1, r2
 800e3bc:	602b      	str	r3, [r5, #0]
 800e3be:	f7f5 fd7b 	bl	8003eb8 <_kill>
 800e3c2:	1c43      	adds	r3, r0, #1
 800e3c4:	d102      	bne.n	800e3cc <_kill_r+0x1c>
 800e3c6:	682b      	ldr	r3, [r5, #0]
 800e3c8:	b103      	cbz	r3, 800e3cc <_kill_r+0x1c>
 800e3ca:	6023      	str	r3, [r4, #0]
 800e3cc:	bd38      	pop	{r3, r4, r5, pc}
 800e3ce:	bf00      	nop
 800e3d0:	200053ec 	.word	0x200053ec

0800e3d4 <_getpid_r>:
 800e3d4:	f7f5 bd68 	b.w	8003ea8 <_getpid>

0800e3d8 <cos>:
 800e3d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3da:	ec53 2b10 	vmov	r2, r3, d0
 800e3de:	4826      	ldr	r0, [pc, #152]	; (800e478 <cos+0xa0>)
 800e3e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e3e4:	4281      	cmp	r1, r0
 800e3e6:	dc06      	bgt.n	800e3f6 <cos+0x1e>
 800e3e8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800e470 <cos+0x98>
 800e3ec:	b005      	add	sp, #20
 800e3ee:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3f2:	f000 bdf5 	b.w	800efe0 <__kernel_cos>
 800e3f6:	4821      	ldr	r0, [pc, #132]	; (800e47c <cos+0xa4>)
 800e3f8:	4281      	cmp	r1, r0
 800e3fa:	dd09      	ble.n	800e410 <cos+0x38>
 800e3fc:	ee10 0a10 	vmov	r0, s0
 800e400:	4619      	mov	r1, r3
 800e402:	f7f1 ff41 	bl	8000288 <__aeabi_dsub>
 800e406:	ec41 0b10 	vmov	d0, r0, r1
 800e40a:	b005      	add	sp, #20
 800e40c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e410:	4668      	mov	r0, sp
 800e412:	f000 f88d 	bl	800e530 <__ieee754_rem_pio2>
 800e416:	f000 0003 	and.w	r0, r0, #3
 800e41a:	2801      	cmp	r0, #1
 800e41c:	d00b      	beq.n	800e436 <cos+0x5e>
 800e41e:	2802      	cmp	r0, #2
 800e420:	d016      	beq.n	800e450 <cos+0x78>
 800e422:	b9e0      	cbnz	r0, 800e45e <cos+0x86>
 800e424:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e428:	ed9d 0b00 	vldr	d0, [sp]
 800e42c:	f000 fdd8 	bl	800efe0 <__kernel_cos>
 800e430:	ec51 0b10 	vmov	r0, r1, d0
 800e434:	e7e7      	b.n	800e406 <cos+0x2e>
 800e436:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e43a:	ed9d 0b00 	vldr	d0, [sp]
 800e43e:	f000 fe97 	bl	800f170 <__kernel_sin>
 800e442:	ec53 2b10 	vmov	r2, r3, d0
 800e446:	ee10 0a10 	vmov	r0, s0
 800e44a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e44e:	e7da      	b.n	800e406 <cos+0x2e>
 800e450:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e454:	ed9d 0b00 	vldr	d0, [sp]
 800e458:	f000 fdc2 	bl	800efe0 <__kernel_cos>
 800e45c:	e7f1      	b.n	800e442 <cos+0x6a>
 800e45e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e462:	ed9d 0b00 	vldr	d0, [sp]
 800e466:	2001      	movs	r0, #1
 800e468:	f000 fe82 	bl	800f170 <__kernel_sin>
 800e46c:	e7e0      	b.n	800e430 <cos+0x58>
 800e46e:	bf00      	nop
	...
 800e478:	3fe921fb 	.word	0x3fe921fb
 800e47c:	7fefffff 	.word	0x7fefffff

0800e480 <sin>:
 800e480:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e482:	ec53 2b10 	vmov	r2, r3, d0
 800e486:	4828      	ldr	r0, [pc, #160]	; (800e528 <sin+0xa8>)
 800e488:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e48c:	4281      	cmp	r1, r0
 800e48e:	dc07      	bgt.n	800e4a0 <sin+0x20>
 800e490:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800e520 <sin+0xa0>
 800e494:	2000      	movs	r0, #0
 800e496:	b005      	add	sp, #20
 800e498:	f85d eb04 	ldr.w	lr, [sp], #4
 800e49c:	f000 be68 	b.w	800f170 <__kernel_sin>
 800e4a0:	4822      	ldr	r0, [pc, #136]	; (800e52c <sin+0xac>)
 800e4a2:	4281      	cmp	r1, r0
 800e4a4:	dd09      	ble.n	800e4ba <sin+0x3a>
 800e4a6:	ee10 0a10 	vmov	r0, s0
 800e4aa:	4619      	mov	r1, r3
 800e4ac:	f7f1 feec 	bl	8000288 <__aeabi_dsub>
 800e4b0:	ec41 0b10 	vmov	d0, r0, r1
 800e4b4:	b005      	add	sp, #20
 800e4b6:	f85d fb04 	ldr.w	pc, [sp], #4
 800e4ba:	4668      	mov	r0, sp
 800e4bc:	f000 f838 	bl	800e530 <__ieee754_rem_pio2>
 800e4c0:	f000 0003 	and.w	r0, r0, #3
 800e4c4:	2801      	cmp	r0, #1
 800e4c6:	d00c      	beq.n	800e4e2 <sin+0x62>
 800e4c8:	2802      	cmp	r0, #2
 800e4ca:	d011      	beq.n	800e4f0 <sin+0x70>
 800e4cc:	b9f0      	cbnz	r0, 800e50c <sin+0x8c>
 800e4ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e4d2:	ed9d 0b00 	vldr	d0, [sp]
 800e4d6:	2001      	movs	r0, #1
 800e4d8:	f000 fe4a 	bl	800f170 <__kernel_sin>
 800e4dc:	ec51 0b10 	vmov	r0, r1, d0
 800e4e0:	e7e6      	b.n	800e4b0 <sin+0x30>
 800e4e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e4e6:	ed9d 0b00 	vldr	d0, [sp]
 800e4ea:	f000 fd79 	bl	800efe0 <__kernel_cos>
 800e4ee:	e7f5      	b.n	800e4dc <sin+0x5c>
 800e4f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e4f4:	ed9d 0b00 	vldr	d0, [sp]
 800e4f8:	2001      	movs	r0, #1
 800e4fa:	f000 fe39 	bl	800f170 <__kernel_sin>
 800e4fe:	ec53 2b10 	vmov	r2, r3, d0
 800e502:	ee10 0a10 	vmov	r0, s0
 800e506:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e50a:	e7d1      	b.n	800e4b0 <sin+0x30>
 800e50c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e510:	ed9d 0b00 	vldr	d0, [sp]
 800e514:	f000 fd64 	bl	800efe0 <__kernel_cos>
 800e518:	e7f1      	b.n	800e4fe <sin+0x7e>
 800e51a:	bf00      	nop
 800e51c:	f3af 8000 	nop.w
	...
 800e528:	3fe921fb 	.word	0x3fe921fb
 800e52c:	7fefffff 	.word	0x7fefffff

0800e530 <__ieee754_rem_pio2>:
 800e530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e534:	ed2d 8b02 	vpush	{d8}
 800e538:	ec55 4b10 	vmov	r4, r5, d0
 800e53c:	4bca      	ldr	r3, [pc, #808]	; (800e868 <__ieee754_rem_pio2+0x338>)
 800e53e:	b08b      	sub	sp, #44	; 0x2c
 800e540:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e544:	4598      	cmp	r8, r3
 800e546:	4682      	mov	sl, r0
 800e548:	9502      	str	r5, [sp, #8]
 800e54a:	dc08      	bgt.n	800e55e <__ieee754_rem_pio2+0x2e>
 800e54c:	2200      	movs	r2, #0
 800e54e:	2300      	movs	r3, #0
 800e550:	ed80 0b00 	vstr	d0, [r0]
 800e554:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e558:	f04f 0b00 	mov.w	fp, #0
 800e55c:	e028      	b.n	800e5b0 <__ieee754_rem_pio2+0x80>
 800e55e:	4bc3      	ldr	r3, [pc, #780]	; (800e86c <__ieee754_rem_pio2+0x33c>)
 800e560:	4598      	cmp	r8, r3
 800e562:	dc78      	bgt.n	800e656 <__ieee754_rem_pio2+0x126>
 800e564:	9b02      	ldr	r3, [sp, #8]
 800e566:	4ec2      	ldr	r6, [pc, #776]	; (800e870 <__ieee754_rem_pio2+0x340>)
 800e568:	2b00      	cmp	r3, #0
 800e56a:	ee10 0a10 	vmov	r0, s0
 800e56e:	a3b0      	add	r3, pc, #704	; (adr r3, 800e830 <__ieee754_rem_pio2+0x300>)
 800e570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e574:	4629      	mov	r1, r5
 800e576:	dd39      	ble.n	800e5ec <__ieee754_rem_pio2+0xbc>
 800e578:	f7f1 fe86 	bl	8000288 <__aeabi_dsub>
 800e57c:	45b0      	cmp	r8, r6
 800e57e:	4604      	mov	r4, r0
 800e580:	460d      	mov	r5, r1
 800e582:	d01b      	beq.n	800e5bc <__ieee754_rem_pio2+0x8c>
 800e584:	a3ac      	add	r3, pc, #688	; (adr r3, 800e838 <__ieee754_rem_pio2+0x308>)
 800e586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e58a:	f7f1 fe7d 	bl	8000288 <__aeabi_dsub>
 800e58e:	4602      	mov	r2, r0
 800e590:	460b      	mov	r3, r1
 800e592:	e9ca 2300 	strd	r2, r3, [sl]
 800e596:	4620      	mov	r0, r4
 800e598:	4629      	mov	r1, r5
 800e59a:	f7f1 fe75 	bl	8000288 <__aeabi_dsub>
 800e59e:	a3a6      	add	r3, pc, #664	; (adr r3, 800e838 <__ieee754_rem_pio2+0x308>)
 800e5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a4:	f7f1 fe70 	bl	8000288 <__aeabi_dsub>
 800e5a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e5ac:	f04f 0b01 	mov.w	fp, #1
 800e5b0:	4658      	mov	r0, fp
 800e5b2:	b00b      	add	sp, #44	; 0x2c
 800e5b4:	ecbd 8b02 	vpop	{d8}
 800e5b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5bc:	a3a0      	add	r3, pc, #640	; (adr r3, 800e840 <__ieee754_rem_pio2+0x310>)
 800e5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c2:	f7f1 fe61 	bl	8000288 <__aeabi_dsub>
 800e5c6:	a3a0      	add	r3, pc, #640	; (adr r3, 800e848 <__ieee754_rem_pio2+0x318>)
 800e5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5cc:	4604      	mov	r4, r0
 800e5ce:	460d      	mov	r5, r1
 800e5d0:	f7f1 fe5a 	bl	8000288 <__aeabi_dsub>
 800e5d4:	4602      	mov	r2, r0
 800e5d6:	460b      	mov	r3, r1
 800e5d8:	e9ca 2300 	strd	r2, r3, [sl]
 800e5dc:	4620      	mov	r0, r4
 800e5de:	4629      	mov	r1, r5
 800e5e0:	f7f1 fe52 	bl	8000288 <__aeabi_dsub>
 800e5e4:	a398      	add	r3, pc, #608	; (adr r3, 800e848 <__ieee754_rem_pio2+0x318>)
 800e5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ea:	e7db      	b.n	800e5a4 <__ieee754_rem_pio2+0x74>
 800e5ec:	f7f1 fe4e 	bl	800028c <__adddf3>
 800e5f0:	45b0      	cmp	r8, r6
 800e5f2:	4604      	mov	r4, r0
 800e5f4:	460d      	mov	r5, r1
 800e5f6:	d016      	beq.n	800e626 <__ieee754_rem_pio2+0xf6>
 800e5f8:	a38f      	add	r3, pc, #572	; (adr r3, 800e838 <__ieee754_rem_pio2+0x308>)
 800e5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5fe:	f7f1 fe45 	bl	800028c <__adddf3>
 800e602:	4602      	mov	r2, r0
 800e604:	460b      	mov	r3, r1
 800e606:	e9ca 2300 	strd	r2, r3, [sl]
 800e60a:	4620      	mov	r0, r4
 800e60c:	4629      	mov	r1, r5
 800e60e:	f7f1 fe3b 	bl	8000288 <__aeabi_dsub>
 800e612:	a389      	add	r3, pc, #548	; (adr r3, 800e838 <__ieee754_rem_pio2+0x308>)
 800e614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e618:	f7f1 fe38 	bl	800028c <__adddf3>
 800e61c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800e620:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e624:	e7c4      	b.n	800e5b0 <__ieee754_rem_pio2+0x80>
 800e626:	a386      	add	r3, pc, #536	; (adr r3, 800e840 <__ieee754_rem_pio2+0x310>)
 800e628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e62c:	f7f1 fe2e 	bl	800028c <__adddf3>
 800e630:	a385      	add	r3, pc, #532	; (adr r3, 800e848 <__ieee754_rem_pio2+0x318>)
 800e632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e636:	4604      	mov	r4, r0
 800e638:	460d      	mov	r5, r1
 800e63a:	f7f1 fe27 	bl	800028c <__adddf3>
 800e63e:	4602      	mov	r2, r0
 800e640:	460b      	mov	r3, r1
 800e642:	e9ca 2300 	strd	r2, r3, [sl]
 800e646:	4620      	mov	r0, r4
 800e648:	4629      	mov	r1, r5
 800e64a:	f7f1 fe1d 	bl	8000288 <__aeabi_dsub>
 800e64e:	a37e      	add	r3, pc, #504	; (adr r3, 800e848 <__ieee754_rem_pio2+0x318>)
 800e650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e654:	e7e0      	b.n	800e618 <__ieee754_rem_pio2+0xe8>
 800e656:	4b87      	ldr	r3, [pc, #540]	; (800e874 <__ieee754_rem_pio2+0x344>)
 800e658:	4598      	cmp	r8, r3
 800e65a:	f300 80d8 	bgt.w	800e80e <__ieee754_rem_pio2+0x2de>
 800e65e:	f000 fe45 	bl	800f2ec <fabs>
 800e662:	ec55 4b10 	vmov	r4, r5, d0
 800e666:	ee10 0a10 	vmov	r0, s0
 800e66a:	a379      	add	r3, pc, #484	; (adr r3, 800e850 <__ieee754_rem_pio2+0x320>)
 800e66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e670:	4629      	mov	r1, r5
 800e672:	f7f1 ffc1 	bl	80005f8 <__aeabi_dmul>
 800e676:	4b80      	ldr	r3, [pc, #512]	; (800e878 <__ieee754_rem_pio2+0x348>)
 800e678:	2200      	movs	r2, #0
 800e67a:	f7f1 fe07 	bl	800028c <__adddf3>
 800e67e:	f7f2 fa6b 	bl	8000b58 <__aeabi_d2iz>
 800e682:	4683      	mov	fp, r0
 800e684:	f7f1 ff4e 	bl	8000524 <__aeabi_i2d>
 800e688:	4602      	mov	r2, r0
 800e68a:	460b      	mov	r3, r1
 800e68c:	ec43 2b18 	vmov	d8, r2, r3
 800e690:	a367      	add	r3, pc, #412	; (adr r3, 800e830 <__ieee754_rem_pio2+0x300>)
 800e692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e696:	f7f1 ffaf 	bl	80005f8 <__aeabi_dmul>
 800e69a:	4602      	mov	r2, r0
 800e69c:	460b      	mov	r3, r1
 800e69e:	4620      	mov	r0, r4
 800e6a0:	4629      	mov	r1, r5
 800e6a2:	f7f1 fdf1 	bl	8000288 <__aeabi_dsub>
 800e6a6:	a364      	add	r3, pc, #400	; (adr r3, 800e838 <__ieee754_rem_pio2+0x308>)
 800e6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ac:	4606      	mov	r6, r0
 800e6ae:	460f      	mov	r7, r1
 800e6b0:	ec51 0b18 	vmov	r0, r1, d8
 800e6b4:	f7f1 ffa0 	bl	80005f8 <__aeabi_dmul>
 800e6b8:	f1bb 0f1f 	cmp.w	fp, #31
 800e6bc:	4604      	mov	r4, r0
 800e6be:	460d      	mov	r5, r1
 800e6c0:	dc0d      	bgt.n	800e6de <__ieee754_rem_pio2+0x1ae>
 800e6c2:	4b6e      	ldr	r3, [pc, #440]	; (800e87c <__ieee754_rem_pio2+0x34c>)
 800e6c4:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800e6c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6cc:	4543      	cmp	r3, r8
 800e6ce:	d006      	beq.n	800e6de <__ieee754_rem_pio2+0x1ae>
 800e6d0:	4622      	mov	r2, r4
 800e6d2:	462b      	mov	r3, r5
 800e6d4:	4630      	mov	r0, r6
 800e6d6:	4639      	mov	r1, r7
 800e6d8:	f7f1 fdd6 	bl	8000288 <__aeabi_dsub>
 800e6dc:	e00e      	b.n	800e6fc <__ieee754_rem_pio2+0x1cc>
 800e6de:	462b      	mov	r3, r5
 800e6e0:	4622      	mov	r2, r4
 800e6e2:	4630      	mov	r0, r6
 800e6e4:	4639      	mov	r1, r7
 800e6e6:	f7f1 fdcf 	bl	8000288 <__aeabi_dsub>
 800e6ea:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e6ee:	9303      	str	r3, [sp, #12]
 800e6f0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e6f4:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e6f8:	2b10      	cmp	r3, #16
 800e6fa:	dc02      	bgt.n	800e702 <__ieee754_rem_pio2+0x1d2>
 800e6fc:	e9ca 0100 	strd	r0, r1, [sl]
 800e700:	e039      	b.n	800e776 <__ieee754_rem_pio2+0x246>
 800e702:	a34f      	add	r3, pc, #316	; (adr r3, 800e840 <__ieee754_rem_pio2+0x310>)
 800e704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e708:	ec51 0b18 	vmov	r0, r1, d8
 800e70c:	f7f1 ff74 	bl	80005f8 <__aeabi_dmul>
 800e710:	4604      	mov	r4, r0
 800e712:	460d      	mov	r5, r1
 800e714:	4602      	mov	r2, r0
 800e716:	460b      	mov	r3, r1
 800e718:	4630      	mov	r0, r6
 800e71a:	4639      	mov	r1, r7
 800e71c:	f7f1 fdb4 	bl	8000288 <__aeabi_dsub>
 800e720:	4602      	mov	r2, r0
 800e722:	460b      	mov	r3, r1
 800e724:	4680      	mov	r8, r0
 800e726:	4689      	mov	r9, r1
 800e728:	4630      	mov	r0, r6
 800e72a:	4639      	mov	r1, r7
 800e72c:	f7f1 fdac 	bl	8000288 <__aeabi_dsub>
 800e730:	4622      	mov	r2, r4
 800e732:	462b      	mov	r3, r5
 800e734:	f7f1 fda8 	bl	8000288 <__aeabi_dsub>
 800e738:	a343      	add	r3, pc, #268	; (adr r3, 800e848 <__ieee754_rem_pio2+0x318>)
 800e73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e73e:	4604      	mov	r4, r0
 800e740:	460d      	mov	r5, r1
 800e742:	ec51 0b18 	vmov	r0, r1, d8
 800e746:	f7f1 ff57 	bl	80005f8 <__aeabi_dmul>
 800e74a:	4622      	mov	r2, r4
 800e74c:	462b      	mov	r3, r5
 800e74e:	f7f1 fd9b 	bl	8000288 <__aeabi_dsub>
 800e752:	4602      	mov	r2, r0
 800e754:	460b      	mov	r3, r1
 800e756:	4604      	mov	r4, r0
 800e758:	460d      	mov	r5, r1
 800e75a:	4640      	mov	r0, r8
 800e75c:	4649      	mov	r1, r9
 800e75e:	f7f1 fd93 	bl	8000288 <__aeabi_dsub>
 800e762:	9a03      	ldr	r2, [sp, #12]
 800e764:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e768:	1ad3      	subs	r3, r2, r3
 800e76a:	2b31      	cmp	r3, #49	; 0x31
 800e76c:	dc24      	bgt.n	800e7b8 <__ieee754_rem_pio2+0x288>
 800e76e:	e9ca 0100 	strd	r0, r1, [sl]
 800e772:	4646      	mov	r6, r8
 800e774:	464f      	mov	r7, r9
 800e776:	e9da 8900 	ldrd	r8, r9, [sl]
 800e77a:	4630      	mov	r0, r6
 800e77c:	4642      	mov	r2, r8
 800e77e:	464b      	mov	r3, r9
 800e780:	4639      	mov	r1, r7
 800e782:	f7f1 fd81 	bl	8000288 <__aeabi_dsub>
 800e786:	462b      	mov	r3, r5
 800e788:	4622      	mov	r2, r4
 800e78a:	f7f1 fd7d 	bl	8000288 <__aeabi_dsub>
 800e78e:	9b02      	ldr	r3, [sp, #8]
 800e790:	2b00      	cmp	r3, #0
 800e792:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e796:	f6bf af0b 	bge.w	800e5b0 <__ieee754_rem_pio2+0x80>
 800e79a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e79e:	f8ca 3004 	str.w	r3, [sl, #4]
 800e7a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e7a6:	f8ca 8000 	str.w	r8, [sl]
 800e7aa:	f8ca 0008 	str.w	r0, [sl, #8]
 800e7ae:	f8ca 300c 	str.w	r3, [sl, #12]
 800e7b2:	f1cb 0b00 	rsb	fp, fp, #0
 800e7b6:	e6fb      	b.n	800e5b0 <__ieee754_rem_pio2+0x80>
 800e7b8:	a327      	add	r3, pc, #156	; (adr r3, 800e858 <__ieee754_rem_pio2+0x328>)
 800e7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7be:	ec51 0b18 	vmov	r0, r1, d8
 800e7c2:	f7f1 ff19 	bl	80005f8 <__aeabi_dmul>
 800e7c6:	4604      	mov	r4, r0
 800e7c8:	460d      	mov	r5, r1
 800e7ca:	4602      	mov	r2, r0
 800e7cc:	460b      	mov	r3, r1
 800e7ce:	4640      	mov	r0, r8
 800e7d0:	4649      	mov	r1, r9
 800e7d2:	f7f1 fd59 	bl	8000288 <__aeabi_dsub>
 800e7d6:	4602      	mov	r2, r0
 800e7d8:	460b      	mov	r3, r1
 800e7da:	4606      	mov	r6, r0
 800e7dc:	460f      	mov	r7, r1
 800e7de:	4640      	mov	r0, r8
 800e7e0:	4649      	mov	r1, r9
 800e7e2:	f7f1 fd51 	bl	8000288 <__aeabi_dsub>
 800e7e6:	4622      	mov	r2, r4
 800e7e8:	462b      	mov	r3, r5
 800e7ea:	f7f1 fd4d 	bl	8000288 <__aeabi_dsub>
 800e7ee:	a31c      	add	r3, pc, #112	; (adr r3, 800e860 <__ieee754_rem_pio2+0x330>)
 800e7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f4:	4604      	mov	r4, r0
 800e7f6:	460d      	mov	r5, r1
 800e7f8:	ec51 0b18 	vmov	r0, r1, d8
 800e7fc:	f7f1 fefc 	bl	80005f8 <__aeabi_dmul>
 800e800:	4622      	mov	r2, r4
 800e802:	462b      	mov	r3, r5
 800e804:	f7f1 fd40 	bl	8000288 <__aeabi_dsub>
 800e808:	4604      	mov	r4, r0
 800e80a:	460d      	mov	r5, r1
 800e80c:	e760      	b.n	800e6d0 <__ieee754_rem_pio2+0x1a0>
 800e80e:	4b1c      	ldr	r3, [pc, #112]	; (800e880 <__ieee754_rem_pio2+0x350>)
 800e810:	4598      	cmp	r8, r3
 800e812:	dd37      	ble.n	800e884 <__ieee754_rem_pio2+0x354>
 800e814:	ee10 2a10 	vmov	r2, s0
 800e818:	462b      	mov	r3, r5
 800e81a:	4620      	mov	r0, r4
 800e81c:	4629      	mov	r1, r5
 800e81e:	f7f1 fd33 	bl	8000288 <__aeabi_dsub>
 800e822:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e826:	e9ca 0100 	strd	r0, r1, [sl]
 800e82a:	e695      	b.n	800e558 <__ieee754_rem_pio2+0x28>
 800e82c:	f3af 8000 	nop.w
 800e830:	54400000 	.word	0x54400000
 800e834:	3ff921fb 	.word	0x3ff921fb
 800e838:	1a626331 	.word	0x1a626331
 800e83c:	3dd0b461 	.word	0x3dd0b461
 800e840:	1a600000 	.word	0x1a600000
 800e844:	3dd0b461 	.word	0x3dd0b461
 800e848:	2e037073 	.word	0x2e037073
 800e84c:	3ba3198a 	.word	0x3ba3198a
 800e850:	6dc9c883 	.word	0x6dc9c883
 800e854:	3fe45f30 	.word	0x3fe45f30
 800e858:	2e000000 	.word	0x2e000000
 800e85c:	3ba3198a 	.word	0x3ba3198a
 800e860:	252049c1 	.word	0x252049c1
 800e864:	397b839a 	.word	0x397b839a
 800e868:	3fe921fb 	.word	0x3fe921fb
 800e86c:	4002d97b 	.word	0x4002d97b
 800e870:	3ff921fb 	.word	0x3ff921fb
 800e874:	413921fb 	.word	0x413921fb
 800e878:	3fe00000 	.word	0x3fe00000
 800e87c:	0801040c 	.word	0x0801040c
 800e880:	7fefffff 	.word	0x7fefffff
 800e884:	ea4f 5628 	mov.w	r6, r8, asr #20
 800e888:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800e88c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800e890:	4620      	mov	r0, r4
 800e892:	460d      	mov	r5, r1
 800e894:	f7f2 f960 	bl	8000b58 <__aeabi_d2iz>
 800e898:	f7f1 fe44 	bl	8000524 <__aeabi_i2d>
 800e89c:	4602      	mov	r2, r0
 800e89e:	460b      	mov	r3, r1
 800e8a0:	4620      	mov	r0, r4
 800e8a2:	4629      	mov	r1, r5
 800e8a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e8a8:	f7f1 fcee 	bl	8000288 <__aeabi_dsub>
 800e8ac:	4b21      	ldr	r3, [pc, #132]	; (800e934 <__ieee754_rem_pio2+0x404>)
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	f7f1 fea2 	bl	80005f8 <__aeabi_dmul>
 800e8b4:	460d      	mov	r5, r1
 800e8b6:	4604      	mov	r4, r0
 800e8b8:	f7f2 f94e 	bl	8000b58 <__aeabi_d2iz>
 800e8bc:	f7f1 fe32 	bl	8000524 <__aeabi_i2d>
 800e8c0:	4602      	mov	r2, r0
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	4620      	mov	r0, r4
 800e8c6:	4629      	mov	r1, r5
 800e8c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e8cc:	f7f1 fcdc 	bl	8000288 <__aeabi_dsub>
 800e8d0:	4b18      	ldr	r3, [pc, #96]	; (800e934 <__ieee754_rem_pio2+0x404>)
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	f7f1 fe90 	bl	80005f8 <__aeabi_dmul>
 800e8d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e8dc:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800e8e0:	2703      	movs	r7, #3
 800e8e2:	2400      	movs	r4, #0
 800e8e4:	2500      	movs	r5, #0
 800e8e6:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800e8ea:	4622      	mov	r2, r4
 800e8ec:	462b      	mov	r3, r5
 800e8ee:	46b9      	mov	r9, r7
 800e8f0:	3f01      	subs	r7, #1
 800e8f2:	f7f2 f8e9 	bl	8000ac8 <__aeabi_dcmpeq>
 800e8f6:	2800      	cmp	r0, #0
 800e8f8:	d1f5      	bne.n	800e8e6 <__ieee754_rem_pio2+0x3b6>
 800e8fa:	4b0f      	ldr	r3, [pc, #60]	; (800e938 <__ieee754_rem_pio2+0x408>)
 800e8fc:	9301      	str	r3, [sp, #4]
 800e8fe:	2302      	movs	r3, #2
 800e900:	9300      	str	r3, [sp, #0]
 800e902:	4632      	mov	r2, r6
 800e904:	464b      	mov	r3, r9
 800e906:	4651      	mov	r1, sl
 800e908:	a804      	add	r0, sp, #16
 800e90a:	f000 f819 	bl	800e940 <__kernel_rem_pio2>
 800e90e:	9b02      	ldr	r3, [sp, #8]
 800e910:	2b00      	cmp	r3, #0
 800e912:	4683      	mov	fp, r0
 800e914:	f6bf ae4c 	bge.w	800e5b0 <__ieee754_rem_pio2+0x80>
 800e918:	e9da 2100 	ldrd	r2, r1, [sl]
 800e91c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e920:	e9ca 2300 	strd	r2, r3, [sl]
 800e924:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800e928:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e92c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800e930:	e73f      	b.n	800e7b2 <__ieee754_rem_pio2+0x282>
 800e932:	bf00      	nop
 800e934:	41700000 	.word	0x41700000
 800e938:	0801048c 	.word	0x0801048c
 800e93c:	00000000 	.word	0x00000000

0800e940 <__kernel_rem_pio2>:
 800e940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e944:	ed2d 8b02 	vpush	{d8}
 800e948:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e94c:	f112 0f14 	cmn.w	r2, #20
 800e950:	9306      	str	r3, [sp, #24]
 800e952:	9104      	str	r1, [sp, #16]
 800e954:	4bc2      	ldr	r3, [pc, #776]	; (800ec60 <__kernel_rem_pio2+0x320>)
 800e956:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e958:	9009      	str	r0, [sp, #36]	; 0x24
 800e95a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e95e:	9300      	str	r3, [sp, #0]
 800e960:	9b06      	ldr	r3, [sp, #24]
 800e962:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800e966:	bfa8      	it	ge
 800e968:	1ed4      	subge	r4, r2, #3
 800e96a:	9305      	str	r3, [sp, #20]
 800e96c:	bfb2      	itee	lt
 800e96e:	2400      	movlt	r4, #0
 800e970:	2318      	movge	r3, #24
 800e972:	fb94 f4f3 	sdivge	r4, r4, r3
 800e976:	f06f 0317 	mvn.w	r3, #23
 800e97a:	fb04 3303 	mla	r3, r4, r3, r3
 800e97e:	eb03 0a02 	add.w	sl, r3, r2
 800e982:	9b00      	ldr	r3, [sp, #0]
 800e984:	9a05      	ldr	r2, [sp, #20]
 800e986:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800ec50 <__kernel_rem_pio2+0x310>
 800e98a:	eb03 0802 	add.w	r8, r3, r2
 800e98e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e990:	1aa7      	subs	r7, r4, r2
 800e992:	ae20      	add	r6, sp, #128	; 0x80
 800e994:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e998:	2500      	movs	r5, #0
 800e99a:	4545      	cmp	r5, r8
 800e99c:	dd13      	ble.n	800e9c6 <__kernel_rem_pio2+0x86>
 800e99e:	9b06      	ldr	r3, [sp, #24]
 800e9a0:	aa20      	add	r2, sp, #128	; 0x80
 800e9a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e9a6:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e9aa:	f04f 0800 	mov.w	r8, #0
 800e9ae:	9b00      	ldr	r3, [sp, #0]
 800e9b0:	4598      	cmp	r8, r3
 800e9b2:	dc31      	bgt.n	800ea18 <__kernel_rem_pio2+0xd8>
 800e9b4:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800ec50 <__kernel_rem_pio2+0x310>
 800e9b8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e9bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e9c0:	462f      	mov	r7, r5
 800e9c2:	2600      	movs	r6, #0
 800e9c4:	e01b      	b.n	800e9fe <__kernel_rem_pio2+0xbe>
 800e9c6:	42ef      	cmn	r7, r5
 800e9c8:	d407      	bmi.n	800e9da <__kernel_rem_pio2+0x9a>
 800e9ca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e9ce:	f7f1 fda9 	bl	8000524 <__aeabi_i2d>
 800e9d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e9d6:	3501      	adds	r5, #1
 800e9d8:	e7df      	b.n	800e99a <__kernel_rem_pio2+0x5a>
 800e9da:	ec51 0b18 	vmov	r0, r1, d8
 800e9de:	e7f8      	b.n	800e9d2 <__kernel_rem_pio2+0x92>
 800e9e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9e4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e9e8:	f7f1 fe06 	bl	80005f8 <__aeabi_dmul>
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9f4:	f7f1 fc4a 	bl	800028c <__adddf3>
 800e9f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9fc:	3601      	adds	r6, #1
 800e9fe:	9b05      	ldr	r3, [sp, #20]
 800ea00:	429e      	cmp	r6, r3
 800ea02:	f1a7 0708 	sub.w	r7, r7, #8
 800ea06:	ddeb      	ble.n	800e9e0 <__kernel_rem_pio2+0xa0>
 800ea08:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ea0c:	f108 0801 	add.w	r8, r8, #1
 800ea10:	ecab 7b02 	vstmia	fp!, {d7}
 800ea14:	3508      	adds	r5, #8
 800ea16:	e7ca      	b.n	800e9ae <__kernel_rem_pio2+0x6e>
 800ea18:	9b00      	ldr	r3, [sp, #0]
 800ea1a:	aa0c      	add	r2, sp, #48	; 0x30
 800ea1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ea20:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea22:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800ea24:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ea28:	9c00      	ldr	r4, [sp, #0]
 800ea2a:	930a      	str	r3, [sp, #40]	; 0x28
 800ea2c:	00e3      	lsls	r3, r4, #3
 800ea2e:	9308      	str	r3, [sp, #32]
 800ea30:	ab98      	add	r3, sp, #608	; 0x260
 800ea32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ea36:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800ea3a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800ea3e:	ab70      	add	r3, sp, #448	; 0x1c0
 800ea40:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800ea44:	46c3      	mov	fp, r8
 800ea46:	46a1      	mov	r9, r4
 800ea48:	f1b9 0f00 	cmp.w	r9, #0
 800ea4c:	f1a5 0508 	sub.w	r5, r5, #8
 800ea50:	dc77      	bgt.n	800eb42 <__kernel_rem_pio2+0x202>
 800ea52:	ec47 6b10 	vmov	d0, r6, r7
 800ea56:	4650      	mov	r0, sl
 800ea58:	f000 fc52 	bl	800f300 <scalbn>
 800ea5c:	ec57 6b10 	vmov	r6, r7, d0
 800ea60:	2200      	movs	r2, #0
 800ea62:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ea66:	ee10 0a10 	vmov	r0, s0
 800ea6a:	4639      	mov	r1, r7
 800ea6c:	f7f1 fdc4 	bl	80005f8 <__aeabi_dmul>
 800ea70:	ec41 0b10 	vmov	d0, r0, r1
 800ea74:	f000 fcc4 	bl	800f400 <floor>
 800ea78:	4b7a      	ldr	r3, [pc, #488]	; (800ec64 <__kernel_rem_pio2+0x324>)
 800ea7a:	ec51 0b10 	vmov	r0, r1, d0
 800ea7e:	2200      	movs	r2, #0
 800ea80:	f7f1 fdba 	bl	80005f8 <__aeabi_dmul>
 800ea84:	4602      	mov	r2, r0
 800ea86:	460b      	mov	r3, r1
 800ea88:	4630      	mov	r0, r6
 800ea8a:	4639      	mov	r1, r7
 800ea8c:	f7f1 fbfc 	bl	8000288 <__aeabi_dsub>
 800ea90:	460f      	mov	r7, r1
 800ea92:	4606      	mov	r6, r0
 800ea94:	f7f2 f860 	bl	8000b58 <__aeabi_d2iz>
 800ea98:	9002      	str	r0, [sp, #8]
 800ea9a:	f7f1 fd43 	bl	8000524 <__aeabi_i2d>
 800ea9e:	4602      	mov	r2, r0
 800eaa0:	460b      	mov	r3, r1
 800eaa2:	4630      	mov	r0, r6
 800eaa4:	4639      	mov	r1, r7
 800eaa6:	f7f1 fbef 	bl	8000288 <__aeabi_dsub>
 800eaaa:	f1ba 0f00 	cmp.w	sl, #0
 800eaae:	4606      	mov	r6, r0
 800eab0:	460f      	mov	r7, r1
 800eab2:	dd6d      	ble.n	800eb90 <__kernel_rem_pio2+0x250>
 800eab4:	1e61      	subs	r1, r4, #1
 800eab6:	ab0c      	add	r3, sp, #48	; 0x30
 800eab8:	9d02      	ldr	r5, [sp, #8]
 800eaba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eabe:	f1ca 0018 	rsb	r0, sl, #24
 800eac2:	fa43 f200 	asr.w	r2, r3, r0
 800eac6:	4415      	add	r5, r2
 800eac8:	4082      	lsls	r2, r0
 800eaca:	1a9b      	subs	r3, r3, r2
 800eacc:	aa0c      	add	r2, sp, #48	; 0x30
 800eace:	9502      	str	r5, [sp, #8]
 800ead0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ead4:	f1ca 0217 	rsb	r2, sl, #23
 800ead8:	fa43 fb02 	asr.w	fp, r3, r2
 800eadc:	f1bb 0f00 	cmp.w	fp, #0
 800eae0:	dd65      	ble.n	800ebae <__kernel_rem_pio2+0x26e>
 800eae2:	9b02      	ldr	r3, [sp, #8]
 800eae4:	2200      	movs	r2, #0
 800eae6:	3301      	adds	r3, #1
 800eae8:	9302      	str	r3, [sp, #8]
 800eaea:	4615      	mov	r5, r2
 800eaec:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800eaf0:	4294      	cmp	r4, r2
 800eaf2:	f300 809f 	bgt.w	800ec34 <__kernel_rem_pio2+0x2f4>
 800eaf6:	f1ba 0f00 	cmp.w	sl, #0
 800eafa:	dd07      	ble.n	800eb0c <__kernel_rem_pio2+0x1cc>
 800eafc:	f1ba 0f01 	cmp.w	sl, #1
 800eb00:	f000 80c1 	beq.w	800ec86 <__kernel_rem_pio2+0x346>
 800eb04:	f1ba 0f02 	cmp.w	sl, #2
 800eb08:	f000 80c7 	beq.w	800ec9a <__kernel_rem_pio2+0x35a>
 800eb0c:	f1bb 0f02 	cmp.w	fp, #2
 800eb10:	d14d      	bne.n	800ebae <__kernel_rem_pio2+0x26e>
 800eb12:	4632      	mov	r2, r6
 800eb14:	463b      	mov	r3, r7
 800eb16:	4954      	ldr	r1, [pc, #336]	; (800ec68 <__kernel_rem_pio2+0x328>)
 800eb18:	2000      	movs	r0, #0
 800eb1a:	f7f1 fbb5 	bl	8000288 <__aeabi_dsub>
 800eb1e:	4606      	mov	r6, r0
 800eb20:	460f      	mov	r7, r1
 800eb22:	2d00      	cmp	r5, #0
 800eb24:	d043      	beq.n	800ebae <__kernel_rem_pio2+0x26e>
 800eb26:	4650      	mov	r0, sl
 800eb28:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800ec58 <__kernel_rem_pio2+0x318>
 800eb2c:	f000 fbe8 	bl	800f300 <scalbn>
 800eb30:	4630      	mov	r0, r6
 800eb32:	4639      	mov	r1, r7
 800eb34:	ec53 2b10 	vmov	r2, r3, d0
 800eb38:	f7f1 fba6 	bl	8000288 <__aeabi_dsub>
 800eb3c:	4606      	mov	r6, r0
 800eb3e:	460f      	mov	r7, r1
 800eb40:	e035      	b.n	800ebae <__kernel_rem_pio2+0x26e>
 800eb42:	4b4a      	ldr	r3, [pc, #296]	; (800ec6c <__kernel_rem_pio2+0x32c>)
 800eb44:	2200      	movs	r2, #0
 800eb46:	4630      	mov	r0, r6
 800eb48:	4639      	mov	r1, r7
 800eb4a:	f7f1 fd55 	bl	80005f8 <__aeabi_dmul>
 800eb4e:	f7f2 f803 	bl	8000b58 <__aeabi_d2iz>
 800eb52:	f7f1 fce7 	bl	8000524 <__aeabi_i2d>
 800eb56:	4602      	mov	r2, r0
 800eb58:	460b      	mov	r3, r1
 800eb5a:	ec43 2b18 	vmov	d8, r2, r3
 800eb5e:	4b44      	ldr	r3, [pc, #272]	; (800ec70 <__kernel_rem_pio2+0x330>)
 800eb60:	2200      	movs	r2, #0
 800eb62:	f7f1 fd49 	bl	80005f8 <__aeabi_dmul>
 800eb66:	4602      	mov	r2, r0
 800eb68:	460b      	mov	r3, r1
 800eb6a:	4630      	mov	r0, r6
 800eb6c:	4639      	mov	r1, r7
 800eb6e:	f7f1 fb8b 	bl	8000288 <__aeabi_dsub>
 800eb72:	f7f1 fff1 	bl	8000b58 <__aeabi_d2iz>
 800eb76:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eb7a:	f84b 0b04 	str.w	r0, [fp], #4
 800eb7e:	ec51 0b18 	vmov	r0, r1, d8
 800eb82:	f7f1 fb83 	bl	800028c <__adddf3>
 800eb86:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800eb8a:	4606      	mov	r6, r0
 800eb8c:	460f      	mov	r7, r1
 800eb8e:	e75b      	b.n	800ea48 <__kernel_rem_pio2+0x108>
 800eb90:	d106      	bne.n	800eba0 <__kernel_rem_pio2+0x260>
 800eb92:	1e63      	subs	r3, r4, #1
 800eb94:	aa0c      	add	r2, sp, #48	; 0x30
 800eb96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb9a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800eb9e:	e79d      	b.n	800eadc <__kernel_rem_pio2+0x19c>
 800eba0:	4b34      	ldr	r3, [pc, #208]	; (800ec74 <__kernel_rem_pio2+0x334>)
 800eba2:	2200      	movs	r2, #0
 800eba4:	f7f1 ffae 	bl	8000b04 <__aeabi_dcmpge>
 800eba8:	2800      	cmp	r0, #0
 800ebaa:	d140      	bne.n	800ec2e <__kernel_rem_pio2+0x2ee>
 800ebac:	4683      	mov	fp, r0
 800ebae:	2200      	movs	r2, #0
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	4630      	mov	r0, r6
 800ebb4:	4639      	mov	r1, r7
 800ebb6:	f7f1 ff87 	bl	8000ac8 <__aeabi_dcmpeq>
 800ebba:	2800      	cmp	r0, #0
 800ebbc:	f000 80c1 	beq.w	800ed42 <__kernel_rem_pio2+0x402>
 800ebc0:	1e65      	subs	r5, r4, #1
 800ebc2:	462b      	mov	r3, r5
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	9900      	ldr	r1, [sp, #0]
 800ebc8:	428b      	cmp	r3, r1
 800ebca:	da6d      	bge.n	800eca8 <__kernel_rem_pio2+0x368>
 800ebcc:	2a00      	cmp	r2, #0
 800ebce:	f000 808a 	beq.w	800ece6 <__kernel_rem_pio2+0x3a6>
 800ebd2:	ab0c      	add	r3, sp, #48	; 0x30
 800ebd4:	f1aa 0a18 	sub.w	sl, sl, #24
 800ebd8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	f000 80ae 	beq.w	800ed3e <__kernel_rem_pio2+0x3fe>
 800ebe2:	4650      	mov	r0, sl
 800ebe4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800ec58 <__kernel_rem_pio2+0x318>
 800ebe8:	f000 fb8a 	bl	800f300 <scalbn>
 800ebec:	1c6b      	adds	r3, r5, #1
 800ebee:	00da      	lsls	r2, r3, #3
 800ebf0:	9205      	str	r2, [sp, #20]
 800ebf2:	ec57 6b10 	vmov	r6, r7, d0
 800ebf6:	aa70      	add	r2, sp, #448	; 0x1c0
 800ebf8:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800ec6c <__kernel_rem_pio2+0x32c>
 800ebfc:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800ec00:	462c      	mov	r4, r5
 800ec02:	f04f 0800 	mov.w	r8, #0
 800ec06:	2c00      	cmp	r4, #0
 800ec08:	f280 80d4 	bge.w	800edb4 <__kernel_rem_pio2+0x474>
 800ec0c:	462c      	mov	r4, r5
 800ec0e:	2c00      	cmp	r4, #0
 800ec10:	f2c0 8102 	blt.w	800ee18 <__kernel_rem_pio2+0x4d8>
 800ec14:	4b18      	ldr	r3, [pc, #96]	; (800ec78 <__kernel_rem_pio2+0x338>)
 800ec16:	461e      	mov	r6, r3
 800ec18:	ab70      	add	r3, sp, #448	; 0x1c0
 800ec1a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800ec1e:	1b2b      	subs	r3, r5, r4
 800ec20:	f04f 0900 	mov.w	r9, #0
 800ec24:	f04f 0a00 	mov.w	sl, #0
 800ec28:	2700      	movs	r7, #0
 800ec2a:	9306      	str	r3, [sp, #24]
 800ec2c:	e0e6      	b.n	800edfc <__kernel_rem_pio2+0x4bc>
 800ec2e:	f04f 0b02 	mov.w	fp, #2
 800ec32:	e756      	b.n	800eae2 <__kernel_rem_pio2+0x1a2>
 800ec34:	f8d8 3000 	ldr.w	r3, [r8]
 800ec38:	bb05      	cbnz	r5, 800ec7c <__kernel_rem_pio2+0x33c>
 800ec3a:	b123      	cbz	r3, 800ec46 <__kernel_rem_pio2+0x306>
 800ec3c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800ec40:	f8c8 3000 	str.w	r3, [r8]
 800ec44:	2301      	movs	r3, #1
 800ec46:	3201      	adds	r2, #1
 800ec48:	f108 0804 	add.w	r8, r8, #4
 800ec4c:	461d      	mov	r5, r3
 800ec4e:	e74f      	b.n	800eaf0 <__kernel_rem_pio2+0x1b0>
	...
 800ec5c:	3ff00000 	.word	0x3ff00000
 800ec60:	080105d8 	.word	0x080105d8
 800ec64:	40200000 	.word	0x40200000
 800ec68:	3ff00000 	.word	0x3ff00000
 800ec6c:	3e700000 	.word	0x3e700000
 800ec70:	41700000 	.word	0x41700000
 800ec74:	3fe00000 	.word	0x3fe00000
 800ec78:	08010598 	.word	0x08010598
 800ec7c:	1acb      	subs	r3, r1, r3
 800ec7e:	f8c8 3000 	str.w	r3, [r8]
 800ec82:	462b      	mov	r3, r5
 800ec84:	e7df      	b.n	800ec46 <__kernel_rem_pio2+0x306>
 800ec86:	1e62      	subs	r2, r4, #1
 800ec88:	ab0c      	add	r3, sp, #48	; 0x30
 800ec8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec8e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ec92:	a90c      	add	r1, sp, #48	; 0x30
 800ec94:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ec98:	e738      	b.n	800eb0c <__kernel_rem_pio2+0x1cc>
 800ec9a:	1e62      	subs	r2, r4, #1
 800ec9c:	ab0c      	add	r3, sp, #48	; 0x30
 800ec9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eca2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eca6:	e7f4      	b.n	800ec92 <__kernel_rem_pio2+0x352>
 800eca8:	a90c      	add	r1, sp, #48	; 0x30
 800ecaa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ecae:	3b01      	subs	r3, #1
 800ecb0:	430a      	orrs	r2, r1
 800ecb2:	e788      	b.n	800ebc6 <__kernel_rem_pio2+0x286>
 800ecb4:	3301      	adds	r3, #1
 800ecb6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ecba:	2900      	cmp	r1, #0
 800ecbc:	d0fa      	beq.n	800ecb4 <__kernel_rem_pio2+0x374>
 800ecbe:	9a08      	ldr	r2, [sp, #32]
 800ecc0:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800ecc4:	446a      	add	r2, sp
 800ecc6:	3a98      	subs	r2, #152	; 0x98
 800ecc8:	9208      	str	r2, [sp, #32]
 800ecca:	9a06      	ldr	r2, [sp, #24]
 800eccc:	a920      	add	r1, sp, #128	; 0x80
 800ecce:	18a2      	adds	r2, r4, r2
 800ecd0:	18e3      	adds	r3, r4, r3
 800ecd2:	f104 0801 	add.w	r8, r4, #1
 800ecd6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800ecda:	9302      	str	r3, [sp, #8]
 800ecdc:	9b02      	ldr	r3, [sp, #8]
 800ecde:	4543      	cmp	r3, r8
 800ece0:	da04      	bge.n	800ecec <__kernel_rem_pio2+0x3ac>
 800ece2:	461c      	mov	r4, r3
 800ece4:	e6a2      	b.n	800ea2c <__kernel_rem_pio2+0xec>
 800ece6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ece8:	2301      	movs	r3, #1
 800ecea:	e7e4      	b.n	800ecb6 <__kernel_rem_pio2+0x376>
 800ecec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecee:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800ecf2:	f7f1 fc17 	bl	8000524 <__aeabi_i2d>
 800ecf6:	e8e5 0102 	strd	r0, r1, [r5], #8
 800ecfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ecfc:	46ab      	mov	fp, r5
 800ecfe:	461c      	mov	r4, r3
 800ed00:	f04f 0900 	mov.w	r9, #0
 800ed04:	2600      	movs	r6, #0
 800ed06:	2700      	movs	r7, #0
 800ed08:	9b05      	ldr	r3, [sp, #20]
 800ed0a:	4599      	cmp	r9, r3
 800ed0c:	dd06      	ble.n	800ed1c <__kernel_rem_pio2+0x3dc>
 800ed0e:	9b08      	ldr	r3, [sp, #32]
 800ed10:	e8e3 6702 	strd	r6, r7, [r3], #8
 800ed14:	f108 0801 	add.w	r8, r8, #1
 800ed18:	9308      	str	r3, [sp, #32]
 800ed1a:	e7df      	b.n	800ecdc <__kernel_rem_pio2+0x39c>
 800ed1c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ed20:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800ed24:	f7f1 fc68 	bl	80005f8 <__aeabi_dmul>
 800ed28:	4602      	mov	r2, r0
 800ed2a:	460b      	mov	r3, r1
 800ed2c:	4630      	mov	r0, r6
 800ed2e:	4639      	mov	r1, r7
 800ed30:	f7f1 faac 	bl	800028c <__adddf3>
 800ed34:	f109 0901 	add.w	r9, r9, #1
 800ed38:	4606      	mov	r6, r0
 800ed3a:	460f      	mov	r7, r1
 800ed3c:	e7e4      	b.n	800ed08 <__kernel_rem_pio2+0x3c8>
 800ed3e:	3d01      	subs	r5, #1
 800ed40:	e747      	b.n	800ebd2 <__kernel_rem_pio2+0x292>
 800ed42:	ec47 6b10 	vmov	d0, r6, r7
 800ed46:	f1ca 0000 	rsb	r0, sl, #0
 800ed4a:	f000 fad9 	bl	800f300 <scalbn>
 800ed4e:	ec57 6b10 	vmov	r6, r7, d0
 800ed52:	4ba0      	ldr	r3, [pc, #640]	; (800efd4 <__kernel_rem_pio2+0x694>)
 800ed54:	ee10 0a10 	vmov	r0, s0
 800ed58:	2200      	movs	r2, #0
 800ed5a:	4639      	mov	r1, r7
 800ed5c:	f7f1 fed2 	bl	8000b04 <__aeabi_dcmpge>
 800ed60:	b1f8      	cbz	r0, 800eda2 <__kernel_rem_pio2+0x462>
 800ed62:	4b9d      	ldr	r3, [pc, #628]	; (800efd8 <__kernel_rem_pio2+0x698>)
 800ed64:	2200      	movs	r2, #0
 800ed66:	4630      	mov	r0, r6
 800ed68:	4639      	mov	r1, r7
 800ed6a:	f7f1 fc45 	bl	80005f8 <__aeabi_dmul>
 800ed6e:	f7f1 fef3 	bl	8000b58 <__aeabi_d2iz>
 800ed72:	4680      	mov	r8, r0
 800ed74:	f7f1 fbd6 	bl	8000524 <__aeabi_i2d>
 800ed78:	4b96      	ldr	r3, [pc, #600]	; (800efd4 <__kernel_rem_pio2+0x694>)
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	f7f1 fc3c 	bl	80005f8 <__aeabi_dmul>
 800ed80:	460b      	mov	r3, r1
 800ed82:	4602      	mov	r2, r0
 800ed84:	4639      	mov	r1, r7
 800ed86:	4630      	mov	r0, r6
 800ed88:	f7f1 fa7e 	bl	8000288 <__aeabi_dsub>
 800ed8c:	f7f1 fee4 	bl	8000b58 <__aeabi_d2iz>
 800ed90:	1c65      	adds	r5, r4, #1
 800ed92:	ab0c      	add	r3, sp, #48	; 0x30
 800ed94:	f10a 0a18 	add.w	sl, sl, #24
 800ed98:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ed9c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800eda0:	e71f      	b.n	800ebe2 <__kernel_rem_pio2+0x2a2>
 800eda2:	4630      	mov	r0, r6
 800eda4:	4639      	mov	r1, r7
 800eda6:	f7f1 fed7 	bl	8000b58 <__aeabi_d2iz>
 800edaa:	ab0c      	add	r3, sp, #48	; 0x30
 800edac:	4625      	mov	r5, r4
 800edae:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800edb2:	e716      	b.n	800ebe2 <__kernel_rem_pio2+0x2a2>
 800edb4:	ab0c      	add	r3, sp, #48	; 0x30
 800edb6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800edba:	f7f1 fbb3 	bl	8000524 <__aeabi_i2d>
 800edbe:	4632      	mov	r2, r6
 800edc0:	463b      	mov	r3, r7
 800edc2:	f7f1 fc19 	bl	80005f8 <__aeabi_dmul>
 800edc6:	4642      	mov	r2, r8
 800edc8:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800edcc:	464b      	mov	r3, r9
 800edce:	4630      	mov	r0, r6
 800edd0:	4639      	mov	r1, r7
 800edd2:	f7f1 fc11 	bl	80005f8 <__aeabi_dmul>
 800edd6:	3c01      	subs	r4, #1
 800edd8:	4606      	mov	r6, r0
 800edda:	460f      	mov	r7, r1
 800eddc:	e713      	b.n	800ec06 <__kernel_rem_pio2+0x2c6>
 800edde:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800ede2:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800ede6:	f7f1 fc07 	bl	80005f8 <__aeabi_dmul>
 800edea:	4602      	mov	r2, r0
 800edec:	460b      	mov	r3, r1
 800edee:	4648      	mov	r0, r9
 800edf0:	4651      	mov	r1, sl
 800edf2:	f7f1 fa4b 	bl	800028c <__adddf3>
 800edf6:	3701      	adds	r7, #1
 800edf8:	4681      	mov	r9, r0
 800edfa:	468a      	mov	sl, r1
 800edfc:	9b00      	ldr	r3, [sp, #0]
 800edfe:	429f      	cmp	r7, r3
 800ee00:	dc02      	bgt.n	800ee08 <__kernel_rem_pio2+0x4c8>
 800ee02:	9b06      	ldr	r3, [sp, #24]
 800ee04:	429f      	cmp	r7, r3
 800ee06:	ddea      	ble.n	800edde <__kernel_rem_pio2+0x49e>
 800ee08:	9a06      	ldr	r2, [sp, #24]
 800ee0a:	ab48      	add	r3, sp, #288	; 0x120
 800ee0c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800ee10:	e9c6 9a00 	strd	r9, sl, [r6]
 800ee14:	3c01      	subs	r4, #1
 800ee16:	e6fa      	b.n	800ec0e <__kernel_rem_pio2+0x2ce>
 800ee18:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ee1a:	2b02      	cmp	r3, #2
 800ee1c:	dc0b      	bgt.n	800ee36 <__kernel_rem_pio2+0x4f6>
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	dc39      	bgt.n	800ee96 <__kernel_rem_pio2+0x556>
 800ee22:	d05d      	beq.n	800eee0 <__kernel_rem_pio2+0x5a0>
 800ee24:	9b02      	ldr	r3, [sp, #8]
 800ee26:	f003 0007 	and.w	r0, r3, #7
 800ee2a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800ee2e:	ecbd 8b02 	vpop	{d8}
 800ee32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee36:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ee38:	2b03      	cmp	r3, #3
 800ee3a:	d1f3      	bne.n	800ee24 <__kernel_rem_pio2+0x4e4>
 800ee3c:	9b05      	ldr	r3, [sp, #20]
 800ee3e:	9500      	str	r5, [sp, #0]
 800ee40:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800ee44:	eb0d 0403 	add.w	r4, sp, r3
 800ee48:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800ee4c:	46a2      	mov	sl, r4
 800ee4e:	9b00      	ldr	r3, [sp, #0]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	f1aa 0a08 	sub.w	sl, sl, #8
 800ee56:	dc69      	bgt.n	800ef2c <__kernel_rem_pio2+0x5ec>
 800ee58:	46aa      	mov	sl, r5
 800ee5a:	f1ba 0f01 	cmp.w	sl, #1
 800ee5e:	f1a4 0408 	sub.w	r4, r4, #8
 800ee62:	f300 8083 	bgt.w	800ef6c <__kernel_rem_pio2+0x62c>
 800ee66:	9c05      	ldr	r4, [sp, #20]
 800ee68:	ab48      	add	r3, sp, #288	; 0x120
 800ee6a:	441c      	add	r4, r3
 800ee6c:	2000      	movs	r0, #0
 800ee6e:	2100      	movs	r1, #0
 800ee70:	2d01      	cmp	r5, #1
 800ee72:	f300 809a 	bgt.w	800efaa <__kernel_rem_pio2+0x66a>
 800ee76:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800ee7a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800ee7e:	f1bb 0f00 	cmp.w	fp, #0
 800ee82:	f040 8098 	bne.w	800efb6 <__kernel_rem_pio2+0x676>
 800ee86:	9b04      	ldr	r3, [sp, #16]
 800ee88:	e9c3 7800 	strd	r7, r8, [r3]
 800ee8c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800ee90:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ee94:	e7c6      	b.n	800ee24 <__kernel_rem_pio2+0x4e4>
 800ee96:	9e05      	ldr	r6, [sp, #20]
 800ee98:	ab48      	add	r3, sp, #288	; 0x120
 800ee9a:	441e      	add	r6, r3
 800ee9c:	462c      	mov	r4, r5
 800ee9e:	2000      	movs	r0, #0
 800eea0:	2100      	movs	r1, #0
 800eea2:	2c00      	cmp	r4, #0
 800eea4:	da33      	bge.n	800ef0e <__kernel_rem_pio2+0x5ce>
 800eea6:	f1bb 0f00 	cmp.w	fp, #0
 800eeaa:	d036      	beq.n	800ef1a <__kernel_rem_pio2+0x5da>
 800eeac:	4602      	mov	r2, r0
 800eeae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eeb2:	9c04      	ldr	r4, [sp, #16]
 800eeb4:	e9c4 2300 	strd	r2, r3, [r4]
 800eeb8:	4602      	mov	r2, r0
 800eeba:	460b      	mov	r3, r1
 800eebc:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800eec0:	f7f1 f9e2 	bl	8000288 <__aeabi_dsub>
 800eec4:	ae4a      	add	r6, sp, #296	; 0x128
 800eec6:	2401      	movs	r4, #1
 800eec8:	42a5      	cmp	r5, r4
 800eeca:	da29      	bge.n	800ef20 <__kernel_rem_pio2+0x5e0>
 800eecc:	f1bb 0f00 	cmp.w	fp, #0
 800eed0:	d002      	beq.n	800eed8 <__kernel_rem_pio2+0x598>
 800eed2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eed6:	4619      	mov	r1, r3
 800eed8:	9b04      	ldr	r3, [sp, #16]
 800eeda:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800eede:	e7a1      	b.n	800ee24 <__kernel_rem_pio2+0x4e4>
 800eee0:	9c05      	ldr	r4, [sp, #20]
 800eee2:	ab48      	add	r3, sp, #288	; 0x120
 800eee4:	441c      	add	r4, r3
 800eee6:	2000      	movs	r0, #0
 800eee8:	2100      	movs	r1, #0
 800eeea:	2d00      	cmp	r5, #0
 800eeec:	da09      	bge.n	800ef02 <__kernel_rem_pio2+0x5c2>
 800eeee:	f1bb 0f00 	cmp.w	fp, #0
 800eef2:	d002      	beq.n	800eefa <__kernel_rem_pio2+0x5ba>
 800eef4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eef8:	4619      	mov	r1, r3
 800eefa:	9b04      	ldr	r3, [sp, #16]
 800eefc:	e9c3 0100 	strd	r0, r1, [r3]
 800ef00:	e790      	b.n	800ee24 <__kernel_rem_pio2+0x4e4>
 800ef02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ef06:	f7f1 f9c1 	bl	800028c <__adddf3>
 800ef0a:	3d01      	subs	r5, #1
 800ef0c:	e7ed      	b.n	800eeea <__kernel_rem_pio2+0x5aa>
 800ef0e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800ef12:	f7f1 f9bb 	bl	800028c <__adddf3>
 800ef16:	3c01      	subs	r4, #1
 800ef18:	e7c3      	b.n	800eea2 <__kernel_rem_pio2+0x562>
 800ef1a:	4602      	mov	r2, r0
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	e7c8      	b.n	800eeb2 <__kernel_rem_pio2+0x572>
 800ef20:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ef24:	f7f1 f9b2 	bl	800028c <__adddf3>
 800ef28:	3401      	adds	r4, #1
 800ef2a:	e7cd      	b.n	800eec8 <__kernel_rem_pio2+0x588>
 800ef2c:	e9da 8900 	ldrd	r8, r9, [sl]
 800ef30:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ef34:	9b00      	ldr	r3, [sp, #0]
 800ef36:	3b01      	subs	r3, #1
 800ef38:	9300      	str	r3, [sp, #0]
 800ef3a:	4632      	mov	r2, r6
 800ef3c:	463b      	mov	r3, r7
 800ef3e:	4640      	mov	r0, r8
 800ef40:	4649      	mov	r1, r9
 800ef42:	f7f1 f9a3 	bl	800028c <__adddf3>
 800ef46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ef4a:	4602      	mov	r2, r0
 800ef4c:	460b      	mov	r3, r1
 800ef4e:	4640      	mov	r0, r8
 800ef50:	4649      	mov	r1, r9
 800ef52:	f7f1 f999 	bl	8000288 <__aeabi_dsub>
 800ef56:	4632      	mov	r2, r6
 800ef58:	463b      	mov	r3, r7
 800ef5a:	f7f1 f997 	bl	800028c <__adddf3>
 800ef5e:	ed9d 7b06 	vldr	d7, [sp, #24]
 800ef62:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ef66:	ed8a 7b00 	vstr	d7, [sl]
 800ef6a:	e770      	b.n	800ee4e <__kernel_rem_pio2+0x50e>
 800ef6c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ef70:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ef74:	4640      	mov	r0, r8
 800ef76:	4632      	mov	r2, r6
 800ef78:	463b      	mov	r3, r7
 800ef7a:	4649      	mov	r1, r9
 800ef7c:	f7f1 f986 	bl	800028c <__adddf3>
 800ef80:	e9cd 0100 	strd	r0, r1, [sp]
 800ef84:	4602      	mov	r2, r0
 800ef86:	460b      	mov	r3, r1
 800ef88:	4640      	mov	r0, r8
 800ef8a:	4649      	mov	r1, r9
 800ef8c:	f7f1 f97c 	bl	8000288 <__aeabi_dsub>
 800ef90:	4632      	mov	r2, r6
 800ef92:	463b      	mov	r3, r7
 800ef94:	f7f1 f97a 	bl	800028c <__adddf3>
 800ef98:	ed9d 7b00 	vldr	d7, [sp]
 800ef9c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800efa0:	ed84 7b00 	vstr	d7, [r4]
 800efa4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800efa8:	e757      	b.n	800ee5a <__kernel_rem_pio2+0x51a>
 800efaa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800efae:	f7f1 f96d 	bl	800028c <__adddf3>
 800efb2:	3d01      	subs	r5, #1
 800efb4:	e75c      	b.n	800ee70 <__kernel_rem_pio2+0x530>
 800efb6:	9b04      	ldr	r3, [sp, #16]
 800efb8:	9a04      	ldr	r2, [sp, #16]
 800efba:	601f      	str	r7, [r3, #0]
 800efbc:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800efc0:	605c      	str	r4, [r3, #4]
 800efc2:	609d      	str	r5, [r3, #8]
 800efc4:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800efc8:	60d3      	str	r3, [r2, #12]
 800efca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800efce:	6110      	str	r0, [r2, #16]
 800efd0:	6153      	str	r3, [r2, #20]
 800efd2:	e727      	b.n	800ee24 <__kernel_rem_pio2+0x4e4>
 800efd4:	41700000 	.word	0x41700000
 800efd8:	3e700000 	.word	0x3e700000
 800efdc:	00000000 	.word	0x00000000

0800efe0 <__kernel_cos>:
 800efe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efe4:	ec57 6b10 	vmov	r6, r7, d0
 800efe8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800efec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800eff0:	ed8d 1b00 	vstr	d1, [sp]
 800eff4:	da07      	bge.n	800f006 <__kernel_cos+0x26>
 800eff6:	ee10 0a10 	vmov	r0, s0
 800effa:	4639      	mov	r1, r7
 800effc:	f7f1 fdac 	bl	8000b58 <__aeabi_d2iz>
 800f000:	2800      	cmp	r0, #0
 800f002:	f000 8088 	beq.w	800f116 <__kernel_cos+0x136>
 800f006:	4632      	mov	r2, r6
 800f008:	463b      	mov	r3, r7
 800f00a:	4630      	mov	r0, r6
 800f00c:	4639      	mov	r1, r7
 800f00e:	f7f1 faf3 	bl	80005f8 <__aeabi_dmul>
 800f012:	4b51      	ldr	r3, [pc, #324]	; (800f158 <__kernel_cos+0x178>)
 800f014:	2200      	movs	r2, #0
 800f016:	4604      	mov	r4, r0
 800f018:	460d      	mov	r5, r1
 800f01a:	f7f1 faed 	bl	80005f8 <__aeabi_dmul>
 800f01e:	a340      	add	r3, pc, #256	; (adr r3, 800f120 <__kernel_cos+0x140>)
 800f020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f024:	4682      	mov	sl, r0
 800f026:	468b      	mov	fp, r1
 800f028:	4620      	mov	r0, r4
 800f02a:	4629      	mov	r1, r5
 800f02c:	f7f1 fae4 	bl	80005f8 <__aeabi_dmul>
 800f030:	a33d      	add	r3, pc, #244	; (adr r3, 800f128 <__kernel_cos+0x148>)
 800f032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f036:	f7f1 f929 	bl	800028c <__adddf3>
 800f03a:	4622      	mov	r2, r4
 800f03c:	462b      	mov	r3, r5
 800f03e:	f7f1 fadb 	bl	80005f8 <__aeabi_dmul>
 800f042:	a33b      	add	r3, pc, #236	; (adr r3, 800f130 <__kernel_cos+0x150>)
 800f044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f048:	f7f1 f91e 	bl	8000288 <__aeabi_dsub>
 800f04c:	4622      	mov	r2, r4
 800f04e:	462b      	mov	r3, r5
 800f050:	f7f1 fad2 	bl	80005f8 <__aeabi_dmul>
 800f054:	a338      	add	r3, pc, #224	; (adr r3, 800f138 <__kernel_cos+0x158>)
 800f056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f05a:	f7f1 f917 	bl	800028c <__adddf3>
 800f05e:	4622      	mov	r2, r4
 800f060:	462b      	mov	r3, r5
 800f062:	f7f1 fac9 	bl	80005f8 <__aeabi_dmul>
 800f066:	a336      	add	r3, pc, #216	; (adr r3, 800f140 <__kernel_cos+0x160>)
 800f068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f06c:	f7f1 f90c 	bl	8000288 <__aeabi_dsub>
 800f070:	4622      	mov	r2, r4
 800f072:	462b      	mov	r3, r5
 800f074:	f7f1 fac0 	bl	80005f8 <__aeabi_dmul>
 800f078:	a333      	add	r3, pc, #204	; (adr r3, 800f148 <__kernel_cos+0x168>)
 800f07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f07e:	f7f1 f905 	bl	800028c <__adddf3>
 800f082:	4622      	mov	r2, r4
 800f084:	462b      	mov	r3, r5
 800f086:	f7f1 fab7 	bl	80005f8 <__aeabi_dmul>
 800f08a:	4622      	mov	r2, r4
 800f08c:	462b      	mov	r3, r5
 800f08e:	f7f1 fab3 	bl	80005f8 <__aeabi_dmul>
 800f092:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f096:	4604      	mov	r4, r0
 800f098:	460d      	mov	r5, r1
 800f09a:	4630      	mov	r0, r6
 800f09c:	4639      	mov	r1, r7
 800f09e:	f7f1 faab 	bl	80005f8 <__aeabi_dmul>
 800f0a2:	460b      	mov	r3, r1
 800f0a4:	4602      	mov	r2, r0
 800f0a6:	4629      	mov	r1, r5
 800f0a8:	4620      	mov	r0, r4
 800f0aa:	f7f1 f8ed 	bl	8000288 <__aeabi_dsub>
 800f0ae:	4b2b      	ldr	r3, [pc, #172]	; (800f15c <__kernel_cos+0x17c>)
 800f0b0:	4598      	cmp	r8, r3
 800f0b2:	4606      	mov	r6, r0
 800f0b4:	460f      	mov	r7, r1
 800f0b6:	dc10      	bgt.n	800f0da <__kernel_cos+0xfa>
 800f0b8:	4602      	mov	r2, r0
 800f0ba:	460b      	mov	r3, r1
 800f0bc:	4650      	mov	r0, sl
 800f0be:	4659      	mov	r1, fp
 800f0c0:	f7f1 f8e2 	bl	8000288 <__aeabi_dsub>
 800f0c4:	460b      	mov	r3, r1
 800f0c6:	4926      	ldr	r1, [pc, #152]	; (800f160 <__kernel_cos+0x180>)
 800f0c8:	4602      	mov	r2, r0
 800f0ca:	2000      	movs	r0, #0
 800f0cc:	f7f1 f8dc 	bl	8000288 <__aeabi_dsub>
 800f0d0:	ec41 0b10 	vmov	d0, r0, r1
 800f0d4:	b003      	add	sp, #12
 800f0d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0da:	4b22      	ldr	r3, [pc, #136]	; (800f164 <__kernel_cos+0x184>)
 800f0dc:	4920      	ldr	r1, [pc, #128]	; (800f160 <__kernel_cos+0x180>)
 800f0de:	4598      	cmp	r8, r3
 800f0e0:	bfcc      	ite	gt
 800f0e2:	4d21      	ldrgt	r5, [pc, #132]	; (800f168 <__kernel_cos+0x188>)
 800f0e4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f0e8:	2400      	movs	r4, #0
 800f0ea:	4622      	mov	r2, r4
 800f0ec:	462b      	mov	r3, r5
 800f0ee:	2000      	movs	r0, #0
 800f0f0:	f7f1 f8ca 	bl	8000288 <__aeabi_dsub>
 800f0f4:	4622      	mov	r2, r4
 800f0f6:	4680      	mov	r8, r0
 800f0f8:	4689      	mov	r9, r1
 800f0fa:	462b      	mov	r3, r5
 800f0fc:	4650      	mov	r0, sl
 800f0fe:	4659      	mov	r1, fp
 800f100:	f7f1 f8c2 	bl	8000288 <__aeabi_dsub>
 800f104:	4632      	mov	r2, r6
 800f106:	463b      	mov	r3, r7
 800f108:	f7f1 f8be 	bl	8000288 <__aeabi_dsub>
 800f10c:	4602      	mov	r2, r0
 800f10e:	460b      	mov	r3, r1
 800f110:	4640      	mov	r0, r8
 800f112:	4649      	mov	r1, r9
 800f114:	e7da      	b.n	800f0cc <__kernel_cos+0xec>
 800f116:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f150 <__kernel_cos+0x170>
 800f11a:	e7db      	b.n	800f0d4 <__kernel_cos+0xf4>
 800f11c:	f3af 8000 	nop.w
 800f120:	be8838d4 	.word	0xbe8838d4
 800f124:	bda8fae9 	.word	0xbda8fae9
 800f128:	bdb4b1c4 	.word	0xbdb4b1c4
 800f12c:	3e21ee9e 	.word	0x3e21ee9e
 800f130:	809c52ad 	.word	0x809c52ad
 800f134:	3e927e4f 	.word	0x3e927e4f
 800f138:	19cb1590 	.word	0x19cb1590
 800f13c:	3efa01a0 	.word	0x3efa01a0
 800f140:	16c15177 	.word	0x16c15177
 800f144:	3f56c16c 	.word	0x3f56c16c
 800f148:	5555554c 	.word	0x5555554c
 800f14c:	3fa55555 	.word	0x3fa55555
 800f150:	00000000 	.word	0x00000000
 800f154:	3ff00000 	.word	0x3ff00000
 800f158:	3fe00000 	.word	0x3fe00000
 800f15c:	3fd33332 	.word	0x3fd33332
 800f160:	3ff00000 	.word	0x3ff00000
 800f164:	3fe90000 	.word	0x3fe90000
 800f168:	3fd20000 	.word	0x3fd20000
 800f16c:	00000000 	.word	0x00000000

0800f170 <__kernel_sin>:
 800f170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f174:	ed2d 8b04 	vpush	{d8-d9}
 800f178:	eeb0 8a41 	vmov.f32	s16, s2
 800f17c:	eef0 8a61 	vmov.f32	s17, s3
 800f180:	ec55 4b10 	vmov	r4, r5, d0
 800f184:	b083      	sub	sp, #12
 800f186:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f18a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f18e:	9001      	str	r0, [sp, #4]
 800f190:	da06      	bge.n	800f1a0 <__kernel_sin+0x30>
 800f192:	ee10 0a10 	vmov	r0, s0
 800f196:	4629      	mov	r1, r5
 800f198:	f7f1 fcde 	bl	8000b58 <__aeabi_d2iz>
 800f19c:	2800      	cmp	r0, #0
 800f19e:	d051      	beq.n	800f244 <__kernel_sin+0xd4>
 800f1a0:	4622      	mov	r2, r4
 800f1a2:	462b      	mov	r3, r5
 800f1a4:	4620      	mov	r0, r4
 800f1a6:	4629      	mov	r1, r5
 800f1a8:	f7f1 fa26 	bl	80005f8 <__aeabi_dmul>
 800f1ac:	4682      	mov	sl, r0
 800f1ae:	468b      	mov	fp, r1
 800f1b0:	4602      	mov	r2, r0
 800f1b2:	460b      	mov	r3, r1
 800f1b4:	4620      	mov	r0, r4
 800f1b6:	4629      	mov	r1, r5
 800f1b8:	f7f1 fa1e 	bl	80005f8 <__aeabi_dmul>
 800f1bc:	a341      	add	r3, pc, #260	; (adr r3, 800f2c4 <__kernel_sin+0x154>)
 800f1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c2:	4680      	mov	r8, r0
 800f1c4:	4689      	mov	r9, r1
 800f1c6:	4650      	mov	r0, sl
 800f1c8:	4659      	mov	r1, fp
 800f1ca:	f7f1 fa15 	bl	80005f8 <__aeabi_dmul>
 800f1ce:	a33f      	add	r3, pc, #252	; (adr r3, 800f2cc <__kernel_sin+0x15c>)
 800f1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1d4:	f7f1 f858 	bl	8000288 <__aeabi_dsub>
 800f1d8:	4652      	mov	r2, sl
 800f1da:	465b      	mov	r3, fp
 800f1dc:	f7f1 fa0c 	bl	80005f8 <__aeabi_dmul>
 800f1e0:	a33c      	add	r3, pc, #240	; (adr r3, 800f2d4 <__kernel_sin+0x164>)
 800f1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1e6:	f7f1 f851 	bl	800028c <__adddf3>
 800f1ea:	4652      	mov	r2, sl
 800f1ec:	465b      	mov	r3, fp
 800f1ee:	f7f1 fa03 	bl	80005f8 <__aeabi_dmul>
 800f1f2:	a33a      	add	r3, pc, #232	; (adr r3, 800f2dc <__kernel_sin+0x16c>)
 800f1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f8:	f7f1 f846 	bl	8000288 <__aeabi_dsub>
 800f1fc:	4652      	mov	r2, sl
 800f1fe:	465b      	mov	r3, fp
 800f200:	f7f1 f9fa 	bl	80005f8 <__aeabi_dmul>
 800f204:	a337      	add	r3, pc, #220	; (adr r3, 800f2e4 <__kernel_sin+0x174>)
 800f206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f20a:	f7f1 f83f 	bl	800028c <__adddf3>
 800f20e:	9b01      	ldr	r3, [sp, #4]
 800f210:	4606      	mov	r6, r0
 800f212:	460f      	mov	r7, r1
 800f214:	b9eb      	cbnz	r3, 800f252 <__kernel_sin+0xe2>
 800f216:	4602      	mov	r2, r0
 800f218:	460b      	mov	r3, r1
 800f21a:	4650      	mov	r0, sl
 800f21c:	4659      	mov	r1, fp
 800f21e:	f7f1 f9eb 	bl	80005f8 <__aeabi_dmul>
 800f222:	a325      	add	r3, pc, #148	; (adr r3, 800f2b8 <__kernel_sin+0x148>)
 800f224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f228:	f7f1 f82e 	bl	8000288 <__aeabi_dsub>
 800f22c:	4642      	mov	r2, r8
 800f22e:	464b      	mov	r3, r9
 800f230:	f7f1 f9e2 	bl	80005f8 <__aeabi_dmul>
 800f234:	4602      	mov	r2, r0
 800f236:	460b      	mov	r3, r1
 800f238:	4620      	mov	r0, r4
 800f23a:	4629      	mov	r1, r5
 800f23c:	f7f1 f826 	bl	800028c <__adddf3>
 800f240:	4604      	mov	r4, r0
 800f242:	460d      	mov	r5, r1
 800f244:	ec45 4b10 	vmov	d0, r4, r5
 800f248:	b003      	add	sp, #12
 800f24a:	ecbd 8b04 	vpop	{d8-d9}
 800f24e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f252:	4b1b      	ldr	r3, [pc, #108]	; (800f2c0 <__kernel_sin+0x150>)
 800f254:	ec51 0b18 	vmov	r0, r1, d8
 800f258:	2200      	movs	r2, #0
 800f25a:	f7f1 f9cd 	bl	80005f8 <__aeabi_dmul>
 800f25e:	4632      	mov	r2, r6
 800f260:	ec41 0b19 	vmov	d9, r0, r1
 800f264:	463b      	mov	r3, r7
 800f266:	4640      	mov	r0, r8
 800f268:	4649      	mov	r1, r9
 800f26a:	f7f1 f9c5 	bl	80005f8 <__aeabi_dmul>
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	ec51 0b19 	vmov	r0, r1, d9
 800f276:	f7f1 f807 	bl	8000288 <__aeabi_dsub>
 800f27a:	4652      	mov	r2, sl
 800f27c:	465b      	mov	r3, fp
 800f27e:	f7f1 f9bb 	bl	80005f8 <__aeabi_dmul>
 800f282:	ec53 2b18 	vmov	r2, r3, d8
 800f286:	f7f0 ffff 	bl	8000288 <__aeabi_dsub>
 800f28a:	a30b      	add	r3, pc, #44	; (adr r3, 800f2b8 <__kernel_sin+0x148>)
 800f28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f290:	4606      	mov	r6, r0
 800f292:	460f      	mov	r7, r1
 800f294:	4640      	mov	r0, r8
 800f296:	4649      	mov	r1, r9
 800f298:	f7f1 f9ae 	bl	80005f8 <__aeabi_dmul>
 800f29c:	4602      	mov	r2, r0
 800f29e:	460b      	mov	r3, r1
 800f2a0:	4630      	mov	r0, r6
 800f2a2:	4639      	mov	r1, r7
 800f2a4:	f7f0 fff2 	bl	800028c <__adddf3>
 800f2a8:	4602      	mov	r2, r0
 800f2aa:	460b      	mov	r3, r1
 800f2ac:	4620      	mov	r0, r4
 800f2ae:	4629      	mov	r1, r5
 800f2b0:	f7f0 ffea 	bl	8000288 <__aeabi_dsub>
 800f2b4:	e7c4      	b.n	800f240 <__kernel_sin+0xd0>
 800f2b6:	bf00      	nop
 800f2b8:	55555549 	.word	0x55555549
 800f2bc:	3fc55555 	.word	0x3fc55555
 800f2c0:	3fe00000 	.word	0x3fe00000
 800f2c4:	5acfd57c 	.word	0x5acfd57c
 800f2c8:	3de5d93a 	.word	0x3de5d93a
 800f2cc:	8a2b9ceb 	.word	0x8a2b9ceb
 800f2d0:	3e5ae5e6 	.word	0x3e5ae5e6
 800f2d4:	57b1fe7d 	.word	0x57b1fe7d
 800f2d8:	3ec71de3 	.word	0x3ec71de3
 800f2dc:	19c161d5 	.word	0x19c161d5
 800f2e0:	3f2a01a0 	.word	0x3f2a01a0
 800f2e4:	1110f8a6 	.word	0x1110f8a6
 800f2e8:	3f811111 	.word	0x3f811111

0800f2ec <fabs>:
 800f2ec:	ec51 0b10 	vmov	r0, r1, d0
 800f2f0:	ee10 2a10 	vmov	r2, s0
 800f2f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f2f8:	ec43 2b10 	vmov	d0, r2, r3
 800f2fc:	4770      	bx	lr
	...

0800f300 <scalbn>:
 800f300:	b570      	push	{r4, r5, r6, lr}
 800f302:	ec55 4b10 	vmov	r4, r5, d0
 800f306:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f30a:	4606      	mov	r6, r0
 800f30c:	462b      	mov	r3, r5
 800f30e:	b999      	cbnz	r1, 800f338 <scalbn+0x38>
 800f310:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f314:	4323      	orrs	r3, r4
 800f316:	d03f      	beq.n	800f398 <scalbn+0x98>
 800f318:	4b35      	ldr	r3, [pc, #212]	; (800f3f0 <scalbn+0xf0>)
 800f31a:	4629      	mov	r1, r5
 800f31c:	ee10 0a10 	vmov	r0, s0
 800f320:	2200      	movs	r2, #0
 800f322:	f7f1 f969 	bl	80005f8 <__aeabi_dmul>
 800f326:	4b33      	ldr	r3, [pc, #204]	; (800f3f4 <scalbn+0xf4>)
 800f328:	429e      	cmp	r6, r3
 800f32a:	4604      	mov	r4, r0
 800f32c:	460d      	mov	r5, r1
 800f32e:	da10      	bge.n	800f352 <scalbn+0x52>
 800f330:	a327      	add	r3, pc, #156	; (adr r3, 800f3d0 <scalbn+0xd0>)
 800f332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f336:	e01f      	b.n	800f378 <scalbn+0x78>
 800f338:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f33c:	4291      	cmp	r1, r2
 800f33e:	d10c      	bne.n	800f35a <scalbn+0x5a>
 800f340:	ee10 2a10 	vmov	r2, s0
 800f344:	4620      	mov	r0, r4
 800f346:	4629      	mov	r1, r5
 800f348:	f7f0 ffa0 	bl	800028c <__adddf3>
 800f34c:	4604      	mov	r4, r0
 800f34e:	460d      	mov	r5, r1
 800f350:	e022      	b.n	800f398 <scalbn+0x98>
 800f352:	460b      	mov	r3, r1
 800f354:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f358:	3936      	subs	r1, #54	; 0x36
 800f35a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f35e:	4296      	cmp	r6, r2
 800f360:	dd0d      	ble.n	800f37e <scalbn+0x7e>
 800f362:	2d00      	cmp	r5, #0
 800f364:	a11c      	add	r1, pc, #112	; (adr r1, 800f3d8 <scalbn+0xd8>)
 800f366:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f36a:	da02      	bge.n	800f372 <scalbn+0x72>
 800f36c:	a11c      	add	r1, pc, #112	; (adr r1, 800f3e0 <scalbn+0xe0>)
 800f36e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f372:	a319      	add	r3, pc, #100	; (adr r3, 800f3d8 <scalbn+0xd8>)
 800f374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f378:	f7f1 f93e 	bl	80005f8 <__aeabi_dmul>
 800f37c:	e7e6      	b.n	800f34c <scalbn+0x4c>
 800f37e:	1872      	adds	r2, r6, r1
 800f380:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f384:	428a      	cmp	r2, r1
 800f386:	dcec      	bgt.n	800f362 <scalbn+0x62>
 800f388:	2a00      	cmp	r2, #0
 800f38a:	dd08      	ble.n	800f39e <scalbn+0x9e>
 800f38c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f390:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f394:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f398:	ec45 4b10 	vmov	d0, r4, r5
 800f39c:	bd70      	pop	{r4, r5, r6, pc}
 800f39e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f3a2:	da08      	bge.n	800f3b6 <scalbn+0xb6>
 800f3a4:	2d00      	cmp	r5, #0
 800f3a6:	a10a      	add	r1, pc, #40	; (adr r1, 800f3d0 <scalbn+0xd0>)
 800f3a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f3ac:	dac0      	bge.n	800f330 <scalbn+0x30>
 800f3ae:	a10e      	add	r1, pc, #56	; (adr r1, 800f3e8 <scalbn+0xe8>)
 800f3b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f3b4:	e7bc      	b.n	800f330 <scalbn+0x30>
 800f3b6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f3ba:	3236      	adds	r2, #54	; 0x36
 800f3bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f3c0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f3c4:	4620      	mov	r0, r4
 800f3c6:	4b0c      	ldr	r3, [pc, #48]	; (800f3f8 <scalbn+0xf8>)
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	e7d5      	b.n	800f378 <scalbn+0x78>
 800f3cc:	f3af 8000 	nop.w
 800f3d0:	c2f8f359 	.word	0xc2f8f359
 800f3d4:	01a56e1f 	.word	0x01a56e1f
 800f3d8:	8800759c 	.word	0x8800759c
 800f3dc:	7e37e43c 	.word	0x7e37e43c
 800f3e0:	8800759c 	.word	0x8800759c
 800f3e4:	fe37e43c 	.word	0xfe37e43c
 800f3e8:	c2f8f359 	.word	0xc2f8f359
 800f3ec:	81a56e1f 	.word	0x81a56e1f
 800f3f0:	43500000 	.word	0x43500000
 800f3f4:	ffff3cb0 	.word	0xffff3cb0
 800f3f8:	3c900000 	.word	0x3c900000
 800f3fc:	00000000 	.word	0x00000000

0800f400 <floor>:
 800f400:	ec51 0b10 	vmov	r0, r1, d0
 800f404:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f40c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800f410:	2e13      	cmp	r6, #19
 800f412:	ee10 5a10 	vmov	r5, s0
 800f416:	ee10 8a10 	vmov	r8, s0
 800f41a:	460c      	mov	r4, r1
 800f41c:	dc31      	bgt.n	800f482 <floor+0x82>
 800f41e:	2e00      	cmp	r6, #0
 800f420:	da14      	bge.n	800f44c <floor+0x4c>
 800f422:	a333      	add	r3, pc, #204	; (adr r3, 800f4f0 <floor+0xf0>)
 800f424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f428:	f7f0 ff30 	bl	800028c <__adddf3>
 800f42c:	2200      	movs	r2, #0
 800f42e:	2300      	movs	r3, #0
 800f430:	f7f1 fb72 	bl	8000b18 <__aeabi_dcmpgt>
 800f434:	b138      	cbz	r0, 800f446 <floor+0x46>
 800f436:	2c00      	cmp	r4, #0
 800f438:	da53      	bge.n	800f4e2 <floor+0xe2>
 800f43a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800f43e:	4325      	orrs	r5, r4
 800f440:	d052      	beq.n	800f4e8 <floor+0xe8>
 800f442:	4c2d      	ldr	r4, [pc, #180]	; (800f4f8 <floor+0xf8>)
 800f444:	2500      	movs	r5, #0
 800f446:	4621      	mov	r1, r4
 800f448:	4628      	mov	r0, r5
 800f44a:	e024      	b.n	800f496 <floor+0x96>
 800f44c:	4f2b      	ldr	r7, [pc, #172]	; (800f4fc <floor+0xfc>)
 800f44e:	4137      	asrs	r7, r6
 800f450:	ea01 0307 	and.w	r3, r1, r7
 800f454:	4303      	orrs	r3, r0
 800f456:	d01e      	beq.n	800f496 <floor+0x96>
 800f458:	a325      	add	r3, pc, #148	; (adr r3, 800f4f0 <floor+0xf0>)
 800f45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f45e:	f7f0 ff15 	bl	800028c <__adddf3>
 800f462:	2200      	movs	r2, #0
 800f464:	2300      	movs	r3, #0
 800f466:	f7f1 fb57 	bl	8000b18 <__aeabi_dcmpgt>
 800f46a:	2800      	cmp	r0, #0
 800f46c:	d0eb      	beq.n	800f446 <floor+0x46>
 800f46e:	2c00      	cmp	r4, #0
 800f470:	bfbe      	ittt	lt
 800f472:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800f476:	4133      	asrlt	r3, r6
 800f478:	18e4      	addlt	r4, r4, r3
 800f47a:	ea24 0407 	bic.w	r4, r4, r7
 800f47e:	2500      	movs	r5, #0
 800f480:	e7e1      	b.n	800f446 <floor+0x46>
 800f482:	2e33      	cmp	r6, #51	; 0x33
 800f484:	dd0b      	ble.n	800f49e <floor+0x9e>
 800f486:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f48a:	d104      	bne.n	800f496 <floor+0x96>
 800f48c:	ee10 2a10 	vmov	r2, s0
 800f490:	460b      	mov	r3, r1
 800f492:	f7f0 fefb 	bl	800028c <__adddf3>
 800f496:	ec41 0b10 	vmov	d0, r0, r1
 800f49a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f49e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800f4a2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f4a6:	40df      	lsrs	r7, r3
 800f4a8:	4238      	tst	r0, r7
 800f4aa:	d0f4      	beq.n	800f496 <floor+0x96>
 800f4ac:	a310      	add	r3, pc, #64	; (adr r3, 800f4f0 <floor+0xf0>)
 800f4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b2:	f7f0 feeb 	bl	800028c <__adddf3>
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	f7f1 fb2d 	bl	8000b18 <__aeabi_dcmpgt>
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	d0c1      	beq.n	800f446 <floor+0x46>
 800f4c2:	2c00      	cmp	r4, #0
 800f4c4:	da0a      	bge.n	800f4dc <floor+0xdc>
 800f4c6:	2e14      	cmp	r6, #20
 800f4c8:	d101      	bne.n	800f4ce <floor+0xce>
 800f4ca:	3401      	adds	r4, #1
 800f4cc:	e006      	b.n	800f4dc <floor+0xdc>
 800f4ce:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800f4d2:	2301      	movs	r3, #1
 800f4d4:	40b3      	lsls	r3, r6
 800f4d6:	441d      	add	r5, r3
 800f4d8:	45a8      	cmp	r8, r5
 800f4da:	d8f6      	bhi.n	800f4ca <floor+0xca>
 800f4dc:	ea25 0507 	bic.w	r5, r5, r7
 800f4e0:	e7b1      	b.n	800f446 <floor+0x46>
 800f4e2:	2500      	movs	r5, #0
 800f4e4:	462c      	mov	r4, r5
 800f4e6:	e7ae      	b.n	800f446 <floor+0x46>
 800f4e8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800f4ec:	e7ab      	b.n	800f446 <floor+0x46>
 800f4ee:	bf00      	nop
 800f4f0:	8800759c 	.word	0x8800759c
 800f4f4:	7e37e43c 	.word	0x7e37e43c
 800f4f8:	bff00000 	.word	0xbff00000
 800f4fc:	000fffff 	.word	0x000fffff

0800f500 <_init>:
 800f500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f502:	bf00      	nop
 800f504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f506:	bc08      	pop	{r3}
 800f508:	469e      	mov	lr, r3
 800f50a:	4770      	bx	lr

0800f50c <_fini>:
 800f50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f50e:	bf00      	nop
 800f510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f512:	bc08      	pop	{r3}
 800f514:	469e      	mov	lr, r3
 800f516:	4770      	bx	lr
