//! RV64 Zknh extension

#[cfg(test)]
mod tests;

use crate::instructions::isa::{IsaExtension, MAX_ISA_EXTENSIONS};
use crate::instructions::{Instruction, InstructionIsa};
use crate::registers::general_purpose::Register;
use ab_riscv_macros::instruction;
use core::fmt;

/// RISC-V RV64 Zknh instruction (SHA-256 and SHA-512 sigma functions)
#[instruction]
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
pub enum Rv64ZknhInstruction<Reg> {
    Sha256Sig0 { rd: Reg, rs1: Reg },
    Sha256Sig1 { rd: Reg, rs1: Reg },
    Sha256Sum0 { rd: Reg, rs1: Reg },
    Sha256Sum1 { rd: Reg, rs1: Reg },
    Sha512Sig0 { rd: Reg, rs1: Reg },
    Sha512Sig1 { rd: Reg, rs1: Reg },
    Sha512Sum0 { rd: Reg, rs1: Reg },
    Sha512Sum1 { rd: Reg, rs1: Reg },
}

#[instruction]
const impl<Reg> Instruction for Rv64ZknhInstruction<Reg>
where
    Reg: [const] Register<Type = u64>,
{
    const ALIGNMENT: u8 = align_of::<u32>() as u8;

    type Reg = Reg;

    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic(const))]
    fn try_decode(instruction: u32) -> Option<Self> {
        let opcode = (instruction & 0b111_1111) as u8;
        let rd_bits = ((instruction >> 7) & 0x1f) as u8;
        let funct3 = ((instruction >> 12) & 0b111) as u8;
        let rs1_bits = ((instruction >> 15) & 0x1f) as u8;
        let funct5 = ((instruction >> 20) & 0x1f) as u8;
        let funct7 = ((instruction >> 25) & 0b111_1111) as u8;

        match opcode {
            // I-type format (OP-IMM encoding)
            0b001_0011 => {
                if funct3 != 0b001 || funct7 != 0b000_1000 {
                    None
                } else {
                    let rd = Reg::from_bits(rd_bits)?;
                    let rs1 = Reg::from_bits(rs1_bits)?;
                    match funct5 {
                        // SHA-256 instructions
                        0b0_0010 => Some(Self::Sha256Sig0 { rd, rs1 }),
                        0b0_0011 => Some(Self::Sha256Sig1 { rd, rs1 }),
                        0b0_0000 => Some(Self::Sha256Sum0 { rd, rs1 }),
                        0b0_0001 => Some(Self::Sha256Sum1 { rd, rs1 }),
                        // SHA-512 instructions
                        0b0_0110 => Some(Self::Sha512Sig0 { rd, rs1 }),
                        0b0_0111 => Some(Self::Sha512Sig1 { rd, rs1 }),
                        0b0_0100 => Some(Self::Sha512Sum0 { rd, rs1 }),
                        0b0_0101 => Some(Self::Sha512Sum1 { rd, rs1 }),
                        _ => None,
                    }
                }
            }
            _ => None,
        }
    }

    #[inline(always)]
    fn size(&self) -> u8 {
        size_of::<u32>() as u8
    }
}

#[instruction]
impl<Reg, Cfg> InstructionIsa<Cfg> for Rv64ZknhInstruction<Reg>
where
    Reg: Register<Type = u64>,
{
    const OWN_ISA_EXTENSIONS: &'static [IsaExtension] = &[IsaExtension::new("zknh", 1, 0)];
}

#[instruction]
impl<Reg> fmt::Display for Rv64ZknhInstruction<Reg>
where
    Reg: fmt::Display,
{
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            Self::Sha256Sig0 { rd, rs1 } => write!(f, "sha256sig0 {rd}, {rs1}"),
            Self::Sha256Sig1 { rd, rs1 } => write!(f, "sha256sig1 {rd}, {rs1}"),
            Self::Sha256Sum0 { rd, rs1 } => write!(f, "sha256sum0 {rd}, {rs1}"),
            Self::Sha256Sum1 { rd, rs1 } => write!(f, "sha256sum1 {rd}, {rs1}"),
            Self::Sha512Sig0 { rd, rs1 } => write!(f, "sha512sig0 {rd}, {rs1}"),
            Self::Sha512Sig1 { rd, rs1 } => write!(f, "sha512sig1 {rd}, {rs1}"),
            Self::Sha512Sum0 { rd, rs1 } => write!(f, "sha512sum0 {rd}, {rs1}"),
            Self::Sha512Sum1 { rd, rs1 } => write!(f, "sha512sum1 {rd}, {rs1}"),
        }
    }
}
