Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinx/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09bf266100dd4e66a2a622e75643c95d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_mod_mul_behav xil_defaultlib.test_bench_mod_mul -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture logic of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_ascii [bcd_ascii_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_drive [oled_drive_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.mod_mul_with_oled [mod_mul_with_oled_default]
Compiling architecture behavior of entity xil_defaultlib.test_bench_mod_mul
Built simulation snapshot test_bench_mod_mul_behav
