<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mfd › sta2x11-mfd.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sta2x11-mfd.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2009-2011 Wind River Systems, Inc.</span>
<span class="cm"> * Copyright (c) 2011 ST Microelectronics (Alessandro Rubini)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> * See the GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> * The STMicroelectronics ConneXt (STA2X11) chip has several unrelated</span>
<span class="cm"> * functions in one PCI endpoint functions. This driver simply</span>
<span class="cm"> * registers the platform devices in this iomemregion and exports a few</span>
<span class="cm"> * functions to access common registers</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __STA2X11_MFD_H</span>
<span class="cp">#define __STA2X11_MFD_H</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * The MFD PCI block includes the GPIO peripherals and other register blocks.</span>
<span class="cm"> * For GPIO, we have 32*4 bits (I use &quot;gsta&quot; for &quot;gpio sta2x11&quot;.)</span>
<span class="cm"> */</span>
<span class="cp">#define GSTA_GPIO_PER_BLOCK	32</span>
<span class="cp">#define GSTA_NR_BLOCKS		4</span>
<span class="cp">#define GSTA_NR_GPIO		(GSTA_GPIO_PER_BLOCK * GSTA_NR_BLOCKS)</span>

<span class="cm">/* Pinconfig is set by the board definition: altfunc, pull-up, pull-down */</span>
<span class="k">struct</span> <span class="n">sta2x11_gpio_pdata</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">pinconfig</span><span class="p">[</span><span class="n">GSTA_NR_GPIO</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Macros below lifted from sh_pfc.h, with minor differences */</span>
<span class="cp">#define PINMUX_TYPE_NONE		0</span>
<span class="cp">#define PINMUX_TYPE_FUNCTION		1</span>
<span class="cp">#define PINMUX_TYPE_OUTPUT_LOW		2</span>
<span class="cp">#define PINMUX_TYPE_OUTPUT_HIGH		3</span>
<span class="cp">#define PINMUX_TYPE_INPUT		4</span>
<span class="cp">#define PINMUX_TYPE_INPUT_PULLUP	5</span>
<span class="cp">#define PINMUX_TYPE_INPUT_PULLDOWN	6</span>

<span class="cm">/* Give names to GPIO pins, like PXA does, taken from the manual */</span>
<span class="cp">#define STA2X11_GPIO0			0</span>
<span class="cp">#define STA2X11_GPIO1			1</span>
<span class="cp">#define STA2X11_GPIO2			2</span>
<span class="cp">#define STA2X11_GPIO3			3</span>
<span class="cp">#define STA2X11_GPIO4			4</span>
<span class="cp">#define STA2X11_GPIO5			5</span>
<span class="cp">#define STA2X11_GPIO6			6</span>
<span class="cp">#define STA2X11_GPIO7			7</span>
<span class="cp">#define STA2X11_GPIO8_RGBOUT_RED7	8</span>
<span class="cp">#define STA2X11_GPIO9_RGBOUT_RED6	9</span>
<span class="cp">#define STA2X11_GPIO10_RGBOUT_RED5	10</span>
<span class="cp">#define STA2X11_GPIO11_RGBOUT_RED4	11</span>
<span class="cp">#define STA2X11_GPIO12_RGBOUT_RED3	12</span>
<span class="cp">#define STA2X11_GPIO13_RGBOUT_RED2	13</span>
<span class="cp">#define STA2X11_GPIO14_RGBOUT_RED1	14</span>
<span class="cp">#define STA2X11_GPIO15_RGBOUT_RED0	15</span>
<span class="cp">#define STA2X11_GPIO16_RGBOUT_GREEN7	16</span>
<span class="cp">#define STA2X11_GPIO17_RGBOUT_GREEN6	17</span>
<span class="cp">#define STA2X11_GPIO18_RGBOUT_GREEN5	18</span>
<span class="cp">#define STA2X11_GPIO19_RGBOUT_GREEN4	19</span>
<span class="cp">#define STA2X11_GPIO20_RGBOUT_GREEN3	20</span>
<span class="cp">#define STA2X11_GPIO21_RGBOUT_GREEN2	21</span>
<span class="cp">#define STA2X11_GPIO22_RGBOUT_GREEN1	22</span>
<span class="cp">#define STA2X11_GPIO23_RGBOUT_GREEN0	23</span>
<span class="cp">#define STA2X11_GPIO24_RGBOUT_BLUE7	24</span>
<span class="cp">#define STA2X11_GPIO25_RGBOUT_BLUE6	25</span>
<span class="cp">#define STA2X11_GPIO26_RGBOUT_BLUE5	26</span>
<span class="cp">#define STA2X11_GPIO27_RGBOUT_BLUE4	27</span>
<span class="cp">#define STA2X11_GPIO28_RGBOUT_BLUE3	28</span>
<span class="cp">#define STA2X11_GPIO29_RGBOUT_BLUE2	29</span>
<span class="cp">#define STA2X11_GPIO30_RGBOUT_BLUE1	30</span>
<span class="cp">#define STA2X11_GPIO31_RGBOUT_BLUE0	31</span>
<span class="cp">#define STA2X11_GPIO32_RGBOUT_VSYNCH	32</span>
<span class="cp">#define STA2X11_GPIO33_RGBOUT_HSYNCH	33</span>
<span class="cp">#define STA2X11_GPIO34_RGBOUT_DEN	34</span>
<span class="cp">#define STA2X11_GPIO35_ETH_CRS_DV	35</span>
<span class="cp">#define STA2X11_GPIO36_ETH_TXD1		36</span>
<span class="cp">#define STA2X11_GPIO37_ETH_TXD0		37</span>
<span class="cp">#define STA2X11_GPIO38_ETH_TX_EN	38</span>
<span class="cp">#define STA2X11_GPIO39_MDIO		39</span>
<span class="cp">#define STA2X11_GPIO40_ETH_REF_CLK	40</span>
<span class="cp">#define STA2X11_GPIO41_ETH_RXD1		41</span>
<span class="cp">#define STA2X11_GPIO42_ETH_RXD0		42</span>
<span class="cp">#define STA2X11_GPIO43_MDC		43</span>
<span class="cp">#define STA2X11_GPIO44_CAN_TX		44</span>
<span class="cp">#define STA2X11_GPIO45_CAN_RX		45</span>
<span class="cp">#define STA2X11_GPIO46_MLB_DAT		46</span>
<span class="cp">#define STA2X11_GPIO47_MLB_SIG		47</span>
<span class="cp">#define STA2X11_GPIO48_SPI0_CLK		48</span>
<span class="cp">#define STA2X11_GPIO49_SPI0_TXD		49</span>
<span class="cp">#define STA2X11_GPIO50_SPI0_RXD		50</span>
<span class="cp">#define STA2X11_GPIO51_SPI0_FRM		51</span>
<span class="cp">#define STA2X11_GPIO52_SPI1_CLK		52</span>
<span class="cp">#define STA2X11_GPIO53_SPI1_TXD		53</span>
<span class="cp">#define STA2X11_GPIO54_SPI1_RXD		54</span>
<span class="cp">#define STA2X11_GPIO55_SPI1_FRM		55</span>
<span class="cp">#define STA2X11_GPIO56_SPI2_CLK		56</span>
<span class="cp">#define STA2X11_GPIO57_SPI2_TXD		57</span>
<span class="cp">#define STA2X11_GPIO58_SPI2_RXD		58</span>
<span class="cp">#define STA2X11_GPIO59_SPI2_FRM		59</span>
<span class="cp">#define STA2X11_GPIO60_I2C0_SCL		60</span>
<span class="cp">#define STA2X11_GPIO61_I2C0_SDA		61</span>
<span class="cp">#define STA2X11_GPIO62_I2C1_SCL		62</span>
<span class="cp">#define STA2X11_GPIO63_I2C1_SDA		63</span>
<span class="cp">#define STA2X11_GPIO64_I2C2_SCL		64</span>
<span class="cp">#define STA2X11_GPIO65_I2C2_SDA		65</span>
<span class="cp">#define STA2X11_GPIO66_I2C3_SCL		66</span>
<span class="cp">#define STA2X11_GPIO67_I2C3_SDA		67</span>
<span class="cp">#define STA2X11_GPIO68_MSP0_RCK		68</span>
<span class="cp">#define STA2X11_GPIO69_MSP0_RXD		69</span>
<span class="cp">#define STA2X11_GPIO70_MSP0_RFS		70</span>
<span class="cp">#define STA2X11_GPIO71_MSP0_TCK		71</span>
<span class="cp">#define STA2X11_GPIO72_MSP0_TXD		72</span>
<span class="cp">#define STA2X11_GPIO73_MSP0_TFS		73</span>
<span class="cp">#define STA2X11_GPIO74_MSP0_SCK		74</span>
<span class="cp">#define STA2X11_GPIO75_MSP1_CK		75</span>
<span class="cp">#define STA2X11_GPIO76_MSP1_RXD		76</span>
<span class="cp">#define STA2X11_GPIO77_MSP1_FS		77</span>
<span class="cp">#define STA2X11_GPIO78_MSP1_TXD		78</span>
<span class="cp">#define STA2X11_GPIO79_MSP2_CK		79</span>
<span class="cp">#define STA2X11_GPIO80_MSP2_RXD		80</span>
<span class="cp">#define STA2X11_GPIO81_MSP2_FS		81</span>
<span class="cp">#define STA2X11_GPIO82_MSP2_TXD		82</span>
<span class="cp">#define STA2X11_GPIO83_MSP3_CK		83</span>
<span class="cp">#define STA2X11_GPIO84_MSP3_RXD		84</span>
<span class="cp">#define STA2X11_GPIO85_MSP3_FS		85</span>
<span class="cp">#define STA2X11_GPIO86_MSP3_TXD		86</span>
<span class="cp">#define STA2X11_GPIO87_MSP4_CK		87</span>
<span class="cp">#define STA2X11_GPIO88_MSP4_RXD		88</span>
<span class="cp">#define STA2X11_GPIO89_MSP4_FS		89</span>
<span class="cp">#define STA2X11_GPIO90_MSP4_TXD		90</span>
<span class="cp">#define STA2X11_GPIO91_MSP5_CK		91</span>
<span class="cp">#define STA2X11_GPIO92_MSP5_RXD		92</span>
<span class="cp">#define STA2X11_GPIO93_MSP5_FS		93</span>
<span class="cp">#define STA2X11_GPIO94_MSP5_TXD		94</span>
<span class="cp">#define STA2X11_GPIO95_SDIO3_DAT3	95</span>
<span class="cp">#define STA2X11_GPIO96_SDIO3_DAT2	96</span>
<span class="cp">#define STA2X11_GPIO97_SDIO3_DAT1	97</span>
<span class="cp">#define STA2X11_GPIO98_SDIO3_DAT0	98</span>
<span class="cp">#define STA2X11_GPIO99_SDIO3_CLK	99</span>
<span class="cp">#define STA2X11_GPIO100_SDIO3_CMD	100</span>
<span class="cp">#define STA2X11_GPIO101			101</span>
<span class="cp">#define STA2X11_GPIO102			102</span>
<span class="cp">#define STA2X11_GPIO103			103</span>
<span class="cp">#define STA2X11_GPIO104			104</span>
<span class="cp">#define STA2X11_GPIO105_SDIO2_DAT3	105</span>
<span class="cp">#define STA2X11_GPIO106_SDIO2_DAT2	106</span>
<span class="cp">#define STA2X11_GPIO107_SDIO2_DAT1	107</span>
<span class="cp">#define STA2X11_GPIO108_SDIO2_DAT0	108</span>
<span class="cp">#define STA2X11_GPIO109_SDIO2_CLK	109</span>
<span class="cp">#define STA2X11_GPIO110_SDIO2_CMD	110</span>
<span class="cp">#define STA2X11_GPIO111			111</span>
<span class="cp">#define STA2X11_GPIO112			112</span>
<span class="cp">#define STA2X11_GPIO113			113</span>
<span class="cp">#define STA2X11_GPIO114			114</span>
<span class="cp">#define STA2X11_GPIO115_SDIO1_DAT3	115</span>
<span class="cp">#define STA2X11_GPIO116_SDIO1_DAT2	116</span>
<span class="cp">#define STA2X11_GPIO117_SDIO1_DAT1	117</span>
<span class="cp">#define STA2X11_GPIO118_SDIO1_DAT0	118</span>
<span class="cp">#define STA2X11_GPIO119_SDIO1_CLK	119</span>
<span class="cp">#define STA2X11_GPIO120_SDIO1_CMD	120</span>
<span class="cp">#define STA2X11_GPIO121			121</span>
<span class="cp">#define STA2X11_GPIO122			122</span>
<span class="cp">#define STA2X11_GPIO123			123</span>
<span class="cp">#define STA2X11_GPIO124			124</span>
<span class="cp">#define STA2X11_GPIO125_UART2_TXD	125</span>
<span class="cp">#define STA2X11_GPIO126_UART2_RXD	126</span>
<span class="cp">#define STA2X11_GPIO127_UART3_TXD	127</span>

<span class="cm">/*</span>
<span class="cm"> * The APB bridge has its own registers, needed by our users as well.</span>
<span class="cm"> * They are accessed with the following read/mask/write function.</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="n">sta2x11_apbreg_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="cm">/* CAN and MLB */</span>
<span class="cp">#define APBREG_BSR	0x00	</span><span class="cm">/* Bridge Status Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PAER	0x08	</span><span class="cm">/* Peripherals Address Error Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PWAC	0x20	</span><span class="cm">/* Peripheral Write Access Control reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PRAC	0x40	</span><span class="cm">/* Peripheral Read Access Control reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PCG	0x60	</span><span class="cm">/* Peripheral Clock Gating Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PUR	0x80	</span><span class="cm">/* Peripheral Under Reset Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_EMU_PCG	0xA0	</span><span class="cm">/* Emulator Peripheral Clock Gating Reg */</span><span class="cp"></span>

<span class="cp">#define APBREG_CAN	(1 &lt;&lt; 1)</span>
<span class="cp">#define APBREG_MLB	(1 &lt;&lt; 3)</span>

<span class="cm">/* SARAC */</span>
<span class="cp">#define APBREG_BSR_SARAC     0x100 </span><span class="cm">/* Bridge Status Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PAER_SARAC    0x108 </span><span class="cm">/* Peripherals Address Error Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PWAC_SARAC    0x120 </span><span class="cm">/* Peripheral Write Access Control reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PRAC_SARAC    0x140 </span><span class="cm">/* Peripheral Read Access Control reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PCG_SARAC     0x160 </span><span class="cm">/* Peripheral Clock Gating Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_PUR_SARAC     0x180 </span><span class="cm">/* Peripheral Under Reset Reg */</span><span class="cp"></span>
<span class="cp">#define APBREG_EMU_PCG_SARAC 0x1A0 </span><span class="cm">/* Emulator Peripheral Clock Gating Reg */</span><span class="cp"></span>

<span class="cp">#define APBREG_SARAC	(1 &lt;&lt; 2)</span>

<span class="cm">/*</span>
<span class="cm"> * The system controller has its own registers. Some of these are accessed</span>
<span class="cm"> * by out users as well, using the following read/mask/write/function</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="n">sta2x11_sctl_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="cp">#define SCTL_SCCTL		0x00	</span><span class="cm">/* System controller control register */</span><span class="cp"></span>
<span class="cp">#define SCTL_ARMCFG		0x04	</span><span class="cm">/* ARM configuration register */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPLLCTL		0x08	</span><span class="cm">/* PLL control status register */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPLLFCTRL		0x0c	</span><span class="cm">/* PLL frequency control register */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCRESFRACT		0x10	</span><span class="cm">/* PLL fractional input register */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCRESCTRL1		0x14	</span><span class="cm">/* Peripheral reset control 1 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCRESXTRL2		0x18	</span><span class="cm">/* Peripheral reset control 2 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPEREN0		0x1c	</span><span class="cm">/* Peripheral clock enable register 0 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPEREN1		0x20	</span><span class="cm">/* Peripheral clock enable register 1 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPEREN2		0x24	</span><span class="cm">/* Peripheral clock enable register 2 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCGRST		0x28	</span><span class="cm">/* Peripheral global reset */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPCIPMCR1		0x30	</span><span class="cm">/* PCI power management control 1 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPCIPMCR2		0x34	</span><span class="cm">/* PCI power management control 2 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPCIPMSR1		0x38	</span><span class="cm">/* PCI power management status 1 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPCIPMSR2		0x3c	</span><span class="cm">/* PCI power management status 2 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCPCIPMSR3		0x40	</span><span class="cm">/* PCI power management status 3 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCINTREN		0x44	</span><span class="cm">/* Interrupt enable */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCRISR		0x48	</span><span class="cm">/* RAW interrupt status */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCCLKSTAT0		0x4c	</span><span class="cm">/* Peripheral clocks status 0 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCCLKSTAT1		0x50	</span><span class="cm">/* Peripheral clocks status 1 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCCLKSTAT2		0x54	</span><span class="cm">/* Peripheral clocks status 2 */</span><span class="cp"></span>
<span class="cp">#define SCTL_SCRSTSTA		0x58	</span><span class="cm">/* Reset status register */</span><span class="cp"></span>

<span class="cp">#define SCTL_SCRESCTRL1_USB_PHY_POR	(1 &lt;&lt; 0)</span>
<span class="cp">#define SCTL_SCRESCTRL1_USB_OTG	(1 &lt;&lt; 1)</span>
<span class="cp">#define SCTL_SCRESCTRL1_USB_HRST	(1 &lt;&lt; 2)</span>
<span class="cp">#define SCTL_SCRESCTRL1_USB_PHY_HOST	(1 &lt;&lt; 3)</span>
<span class="cp">#define SCTL_SCRESCTRL1_SATAII	(1 &lt;&lt; 4)</span>
<span class="cp">#define SCTL_SCRESCTRL1_VIP		(1 &lt;&lt; 5)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MMC0	(1 &lt;&lt; 6)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MMC1	(1 &lt;&lt; 7)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_GPIO0	(1 &lt;&lt; 8)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_GPIO1	(1 &lt;&lt; 9)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_GPIO2	(1 &lt;&lt; 10)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_GPIO3	(1 &lt;&lt; 11)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MTU0	(1 &lt;&lt; 12)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_SPI0	(1 &lt;&lt; 13)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_SPI1	(1 &lt;&lt; 14)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_SPI2	(1 &lt;&lt; 15)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_MCI0	(1 &lt;&lt; 16)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_MCI1	(1 &lt;&lt; 17)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PRE_HSI2C0	(1 &lt;&lt; 18)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_HSI2C1	(1 &lt;&lt; 19)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_HSI2C2	(1 &lt;&lt; 20)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_HSI2C3	(1 &lt;&lt; 21)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MSP0	(1 &lt;&lt; 22)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MSP1	(1 &lt;&lt; 23)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MSP2	(1 &lt;&lt; 24)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MSP3	(1 &lt;&lt; 25)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MSP4	(1 &lt;&lt; 26)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MSP5	(1 &lt;&lt; 27)</span>
<span class="cp">#define SCTL_SCRESCTRL1_PER_MMC	(1 &lt;&lt; 28)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_MSP0	(1 &lt;&lt; 29)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_MSP1	(1 &lt;&lt; 30)</span>
<span class="cp">#define SCTL_SCRESCTRL1_KER_MSP2	(1 &lt;&lt; 31)</span>

<span class="cp">#define SCTL_SCPEREN0_UART0		(1 &lt;&lt; 0)</span>
<span class="cp">#define SCTL_SCPEREN0_UART1		(1 &lt;&lt; 1)</span>
<span class="cp">#define SCTL_SCPEREN0_UART2		(1 &lt;&lt; 2)</span>
<span class="cp">#define SCTL_SCPEREN0_UART3		(1 &lt;&lt; 3)</span>
<span class="cp">#define SCTL_SCPEREN0_MSP0		(1 &lt;&lt; 4)</span>
<span class="cp">#define SCTL_SCPEREN0_MSP1		(1 &lt;&lt; 5)</span>
<span class="cp">#define SCTL_SCPEREN0_MSP2		(1 &lt;&lt; 6)</span>
<span class="cp">#define SCTL_SCPEREN0_MSP3		(1 &lt;&lt; 7)</span>
<span class="cp">#define SCTL_SCPEREN0_MSP4		(1 &lt;&lt; 8)</span>
<span class="cp">#define SCTL_SCPEREN0_MSP5		(1 &lt;&lt; 9)</span>
<span class="cp">#define SCTL_SCPEREN0_SPI0		(1 &lt;&lt; 10)</span>
<span class="cp">#define SCTL_SCPEREN0_SPI1		(1 &lt;&lt; 11)</span>
<span class="cp">#define SCTL_SCPEREN0_SPI2		(1 &lt;&lt; 12)</span>
<span class="cp">#define SCTL_SCPEREN0_I2C0		(1 &lt;&lt; 13)</span>
<span class="cp">#define SCTL_SCPEREN0_I2C1		(1 &lt;&lt; 14)</span>
<span class="cp">#define SCTL_SCPEREN0_I2C2		(1 &lt;&lt; 15)</span>
<span class="cp">#define SCTL_SCPEREN0_I2C3		(1 &lt;&lt; 16)</span>
<span class="cp">#define SCTL_SCPEREN0_SVDO_LVDS		(1 &lt;&lt; 17)</span>
<span class="cp">#define SCTL_SCPEREN0_USB_HOST		(1 &lt;&lt; 18)</span>
<span class="cp">#define SCTL_SCPEREN0_USB_OTG		(1 &lt;&lt; 19)</span>
<span class="cp">#define SCTL_SCPEREN0_MCI0		(1 &lt;&lt; 20)</span>
<span class="cp">#define SCTL_SCPEREN0_MCI1		(1 &lt;&lt; 21)</span>
<span class="cp">#define SCTL_SCPEREN0_MCI2		(1 &lt;&lt; 22)</span>
<span class="cp">#define SCTL_SCPEREN0_MCI3		(1 &lt;&lt; 23)</span>
<span class="cp">#define SCTL_SCPEREN0_SATA		(1 &lt;&lt; 24)</span>
<span class="cp">#define SCTL_SCPEREN0_ETHERNET		(1 &lt;&lt; 25)</span>
<span class="cp">#define SCTL_SCPEREN0_VIC		(1 &lt;&lt; 26)</span>
<span class="cp">#define SCTL_SCPEREN0_DMA_AUDIO		(1 &lt;&lt; 27)</span>
<span class="cp">#define SCTL_SCPEREN0_DMA_SOC		(1 &lt;&lt; 28)</span>
<span class="cp">#define SCTL_SCPEREN0_RAM		(1 &lt;&lt; 29)</span>
<span class="cp">#define SCTL_SCPEREN0_VIP		(1 &lt;&lt; 30)</span>
<span class="cp">#define SCTL_SCPEREN0_ARM		(1 &lt;&lt; 31)</span>

<span class="cp">#define SCTL_SCPEREN1_UART0		(1 &lt;&lt; 0)</span>
<span class="cp">#define SCTL_SCPEREN1_UART1		(1 &lt;&lt; 1)</span>
<span class="cp">#define SCTL_SCPEREN1_UART2		(1 &lt;&lt; 2)</span>
<span class="cp">#define SCTL_SCPEREN1_UART3		(1 &lt;&lt; 3)</span>
<span class="cp">#define SCTL_SCPEREN1_MSP0		(1 &lt;&lt; 4)</span>
<span class="cp">#define SCTL_SCPEREN1_MSP1		(1 &lt;&lt; 5)</span>
<span class="cp">#define SCTL_SCPEREN1_MSP2		(1 &lt;&lt; 6)</span>
<span class="cp">#define SCTL_SCPEREN1_MSP3		(1 &lt;&lt; 7)</span>
<span class="cp">#define SCTL_SCPEREN1_MSP4		(1 &lt;&lt; 8)</span>
<span class="cp">#define SCTL_SCPEREN1_MSP5		(1 &lt;&lt; 9)</span>
<span class="cp">#define SCTL_SCPEREN1_SPI0		(1 &lt;&lt; 10)</span>
<span class="cp">#define SCTL_SCPEREN1_SPI1		(1 &lt;&lt; 11)</span>
<span class="cp">#define SCTL_SCPEREN1_SPI2		(1 &lt;&lt; 12)</span>
<span class="cp">#define SCTL_SCPEREN1_I2C0		(1 &lt;&lt; 13)</span>
<span class="cp">#define SCTL_SCPEREN1_I2C1		(1 &lt;&lt; 14)</span>
<span class="cp">#define SCTL_SCPEREN1_I2C2		(1 &lt;&lt; 15)</span>
<span class="cp">#define SCTL_SCPEREN1_I2C3		(1 &lt;&lt; 16)</span>
<span class="cp">#define SCTL_SCPEREN1_USB_PHY		(1 &lt;&lt; 17)</span>

<span class="cp">#endif </span><span class="cm">/* __STA2X11_MFD_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
