Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e68ad956cc34fa49a7cc99066704586 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_proc_behav xil_defaultlib.tb_proc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'SW' [D:/Users/Desktop/5semestr/apc/lab2/project_1/project_1.srcs/sim_1/new/tb_proc.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'adr' [D:/Users/Desktop/5semestr/apc/lab2/project_1/project_1.srcs/sources_1/new/processor.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
