

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
602920b265651c424cc105e9db1eeff5  /home/jiwei/saws2/gpu_local_barrier/sat_local
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=sat_local.cu
self exe links to: /home/jiwei/saws2/gpu_local_barrier/sat_local
Running md5sum using "md5sum /home/jiwei/saws2/gpu_local_barrier/sat_local "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/jiwei/saws2/gpu_local_barrier/sat_local > _cuobjdump_complete_output_p3cJ01"
Parsing file _cuobjdump_complete_output_p3cJ01
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: sat_local.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: sat_local.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z3satPiS_S_ii : hostFun 0x0x401377, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_32282_33_non_const_s32" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3satPiS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3satPiS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z3satPiS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3satPiS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z3satPiS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3satPiS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3satPiS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z3satPiS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (_1.ptx:77) @%p1 bra $Lt_0_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_1.ptx:474) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:78) bra.uni $LBB52__Z3satPiS_S_ii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_1.ptx:474) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:95) @%p2 bra $Lt_0_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_1.ptx:474) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0f8 (_1.ptx:96) bra.uni $LBB52__Z3satPiS_S_ii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_1.ptx:474) exit;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x168 (_1.ptx:114) @%p3 bra $Lt_0_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:470) mov.s32 %r163, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:128) @%p4 bra $Lt_0_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_1.ptx:452) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x220 (_1.ptx:138) @%p7 bra $Lt_0_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:179) mov.u32 %r58, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x240 (_1.ptx:142) @%p8 bra $Lt_0_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:179) mov.u32 %r58, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x298 (_1.ptx:153) @%p9 bra $Lt_0_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:175) mov.s32 %r57, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2f8 (_1.ptx:168) bra.uni $Lt_0_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:175) mov.s32 %r57, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x368 (_1.ptx:188) @%p12 bra $Lt_0_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (_1.ptx:229) and.b32 %r76, %r42, %r61;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3a8 (_1.ptx:196) @%p13 bra $Lt_0_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (_1.ptx:229) and.b32 %r76, %r42, %r61;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x428 (_1.ptx:212) @%p14 bra $Lt_0_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x468 (_1.ptx:225) mov.s32 %r75, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x458 (_1.ptx:219) bra.uni $Lt_0_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x468 (_1.ptx:225) mov.s32 %r75, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x490 (_1.ptx:232) @%p15 bra $Lt_0_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x598 (_1.ptx:271) and.b32 %r91, %r41, %r60;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:241) @%p16 bra $Lt_0_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x598 (_1.ptx:271) and.b32 %r91, %r41, %r60;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:245) @%p17 bra $Lt_0_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x598 (_1.ptx:271) and.b32 %r91, %r41, %r60;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x5b0 (_1.ptx:274) @%p18 bra $Lt_0_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_1.ptx:452) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x600 (_1.ptx:284) @%p21 bra $Lt_0_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:290) mov.u32 %r100, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x610 (_1.ptx:286) bra.uni $Lt_0_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:290) mov.u32 %r100, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x650 (_1.ptx:296) @%p23 bra $Lt_0_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:310) mov.u32 %r109, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x6a0 (_1.ptx:306) @%p24 bra $Lt_0_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:310) mov.u32 %r109, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x6e0 (_1.ptx:316) @%p26 bra $Lt_0_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:327) and.b32 %r115, %r101, %r110;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x718 (_1.ptx:323) @%p27 bra $Lt_0_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:327) and.b32 %r115, %r101, %r110;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x740 (_1.ptx:330) @%p28 bra $Lt_0_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c8 (_1.ptx:352) mov.u32 %r125, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x760 (_1.ptx:335) @%p29 bra $Lt_0_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c8 (_1.ptx:352) mov.u32 %r125, 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x7b8 (_1.ptx:346) @%p30 bra $Lt_0_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c8 (_1.ptx:352) mov.u32 %r125, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x7d8 (_1.ptx:354) @%p31 bra $Lt_0_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_1.ptx:452) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x848 (_1.ptx:368) @%p40 bra $Lt_0_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e0 (_1.ptx:389) mov.s32 %r139, 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x910 (_1.ptx:395) @%p42 bra $Lt_0_35330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:408) mov.s32 %r146, 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x998 (_1.ptx:414) @%p44 bra $Lt_0_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:431) and.b32 %r154, %r140, %r147;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xa28 (_1.ptx:434) @%p45 bra $Lt_0_36354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:446) mov.s32 %r157, 1;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xaa0 (_1.ptx:456) @%p46 bra $Lt_0_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:457) bra.uni $Lt_0_25858;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xaa8 (_1.ptx:457) bra.uni $Lt_0_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:470) mov.s32 %r163, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3satPiS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3satPiS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_87EiRd"
Running: cat _ptx_87EiRd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZpITHp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZpITHp --output-file  /dev/null 2> _ptx_87EiRdinfo"
GPGPU-Sim PTX: Kernel '_Z3satPiS_S_ii' : regs=20, lmem=0, smem=1024, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_87EiRd _ptx2_ZpITHp _ptx_87EiRdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x401377 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_S_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_S_ii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z3satPiS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 20480 (ipc=41.0) sim_rate=20480 (inst/sec) elapsed = 0:0:00:01 / Thu Jan 21 08:42:22 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,3,0) tid=(15,13,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(15,13,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,2,0) tid=(8,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: WARNING (_1.ptx:358) ** reading undefined register '%p35' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,3,0) tid=(11,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,0,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 706290 (ipc=117.7) sim_rate=353145 (inst/sec) elapsed = 0:0:00:02 / Thu Jan 21 08:42:24 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,1,0) tid=(14,12,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,3,0) tid=(7,10,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,0,0) tid=(14,11,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,2,0) tid=(14,12,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,1,0) tid=(11,5,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,1,0) tid=(9,15,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,3,0) tid=(0,9,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,3,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1639041 (ipc=182.1) sim_rate=546347 (inst/sec) elapsed = 0:0:00:03 / Thu Jan 21 08:42:25 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,0,0) tid=(12,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,3,0) tid=(11,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,2,0) tid=(12,7,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,1,0) tid=(6,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,2,0) tid=(2,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2429564 (ipc=211.3) sim_rate=607391 (inst/sec) elapsed = 0:0:00:04 / Thu Jan 21 08:42:26 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,1,0) tid=(10,4,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,2,0) tid=(10,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,0,0) tid=(15,6,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(10,3,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,2,0) tid=(7,13,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3206931 (ipc=229.1) sim_rate=641386 (inst/sec) elapsed = 0:0:00:05 / Thu Jan 21 08:42:27 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,3,0) tid=(5,10,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,3,0) tid=(12,3,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,0,0) tid=(12,10,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,2,0) tid=(1,14,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,1,0) tid=(14,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,1,0) tid=(4,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(2,0,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3996903 (ipc=242.2) sim_rate=666150 (inst/sec) elapsed = 0:0:00:06 / Thu Jan 21 08:42:28 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,3,0) tid=(6,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,0,0) tid=(12,7,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,2,0) tid=(9,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,1,0) tid=(6,15,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,0,0) tid=(13,4,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,3,0) tid=(9,10,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,3,0) tid=(0,9,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,0,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 4928372 (ipc=252.7) sim_rate=704053 (inst/sec) elapsed = 0:0:00:07 / Thu Jan 21 08:42:29 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(3,2,0) tid=(0,15,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,0,0) tid=(7,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,3,0) tid=(5,2,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,3,0) tid=(2,12,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,2,0) tid=(10,13,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,3,0) tid=(12,3,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,0,0) tid=(12,11,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,2,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 5719112 (ipc=260.0) sim_rate=714889 (inst/sec) elapsed = 0:0:00:08 / Thu Jan 21 08:42:30 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,3,0) tid=(3,11,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,1,0) tid=(3,14,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,3,0) tid=(15,4,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,3,0) tid=(0,10,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,2,0) tid=(10,5,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,3,0) tid=(1,8,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,0,0) tid=(12,3,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,1,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 6485936 (ipc=264.7) sim_rate=720659 (inst/sec) elapsed = 0:0:00:09 / Thu Jan 21 08:42:31 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,2,0) tid=(11,13,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,3,0) tid=(3,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(12,9,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,1,0) tid=(15,11,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,2,0) tid=(10,2,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,1,0) tid=(10,12,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 7270278 (ipc=269.3) sim_rate=727027 (inst/sec) elapsed = 0:0:00:10 / Thu Jan 21 08:42:32 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,2,0) tid=(14,13,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(3,1,0) tid=(5,8,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(3,1,0) tid=(14,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,1,0) tid=(0,15,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,3,0) tid=(2,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,0,0) tid=(1,8,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,3,0) tid=(11,15,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 8195975 (ipc=273.2) sim_rate=745088 (inst/sec) elapsed = 0:0:00:11 / Thu Jan 21 08:42:33 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,1,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30156,0), 1 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,0,0) tid=(6,2,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,3,0) tid=(5,14,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,0,0) tid=(2,11,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,2,0) tid=(5,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,1,0) tid=(15,12,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,0,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 8911499 (ipc=274.2) sim_rate=742624 (inst/sec) elapsed = 0:0:00:12 / Thu Jan 21 08:42:34 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,0,0) tid=(4,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,3,0) tid=(12,6,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,3,0) tid=(9,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,1,0) tid=(6,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,1,0) tid=(14,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,2,0) tid=(1,15,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,3,0) tid=(9,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,0,0) tid=(8,8,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,1,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 9782216 (ipc=275.6) sim_rate=752478 (inst/sec) elapsed = 0:0:00:13 / Thu Jan 21 08:42:35 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,2,0) tid=(11,5,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(3,3,0) tid=(3,11,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,2,0) tid=(0,9,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,2,0) tid=(10,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(3,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,2,0) tid=(13,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,1,0) tid=(12,5,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(3,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 10653955 (ipc=276.7) sim_rate=760996 (inst/sec) elapsed = 0:0:00:14 / Thu Jan 21 08:42:36 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,1,0) tid=(12,5,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(3,2,0) tid=(10,7,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,3,0) tid=(10,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,0,0) tid=(0,12,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(2,0,0) tid=(2,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,2,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 11537331 (ipc=278.0) sim_rate=769155 (inst/sec) elapsed = 0:0:00:15 / Thu Jan 21 08:42:37 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(2,1,0) tid=(15,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,2,0) tid=(6,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,2,0) tid=(5,11,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,2,0) tid=(7,15,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,1,0) tid=(2,12,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,1,0) tid=(4,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,3,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 12400181 (ipc=278.7) sim_rate=775011 (inst/sec) elapsed = 0:0:00:16 / Thu Jan 21 08:42:38 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,1,0) tid=(13,4,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,3,0) tid=(14,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(3,2,0) tid=(13,13,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,1,0) tid=(5,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1,0,0) tid=(10,13,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 13252153 (ipc=279.0) sim_rate=779538 (inst/sec) elapsed = 0:0:00:17 / Thu Jan 21 08:42:39 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,3,0) tid=(14,12,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,2,0) tid=(4,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,3,0) tid=(13,5,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,3,0) tid=(3,8,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,0,0) tid=(12,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,3,0) tid=(8,9,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1,2,0) tid=(9,6,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,0,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 14112898 (ipc=279.5) sim_rate=784049 (inst/sec) elapsed = 0:0:00:18 / Thu Jan 21 08:42:40 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,3,0) tid=(0,15,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,1,0) tid=(8,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,2,0) tid=(12,10,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,2,0) tid=(10,2,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,2,0) tid=(2,8,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,3,0) tid=(2,11,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(3,2,0) tid=(9,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 14964932 (ipc=279.7) sim_rate=787628 (inst/sec) elapsed = 0:0:00:19 / Thu Jan 21 08:42:41 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1,0,0) tid=(13,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53676,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z3satPiS_S_ii').
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(2,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,3,0) tid=(14,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: Shader 2 finished CTA #0 (55084,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,3,0) tid=(0,11,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,3,0) tid=(14,12,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,2,0) tid=(15,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,0,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 15811656 (ipc=277.4) sim_rate=790582 (inst/sec) elapsed = 0:0:00:20 / Thu Jan 21 08:42:42 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,1,0) tid=(3,11,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,3,0) tid=(15,14,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,1,0) tid=(9,14,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,2,0) tid=(2,3,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,3,0) tid=(13,4,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,1,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 16668977 (ipc=275.5) sim_rate=793760 (inst/sec) elapsed = 0:0:00:21 / Thu Jan 21 08:42:43 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,1,0) tid=(13,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,1,0) tid=(2,4,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(3,2,0) tid=(8,13,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,2,0) tid=(4,5,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(3,3,0) tid=(3,13,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(3,1,0) tid=(10,4,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 17514778 (ipc=273.7) sim_rate=796126 (inst/sec) elapsed = 0:0:00:22 / Thu Jan 21 08:42:44 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,3,0) tid=(12,3,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,2,0) tid=(13,11,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,0,0) tid=(4,13,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(3,3,0) tid=(5,14,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,2,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 18234461 (ipc=272.2) sim_rate=792802 (inst/sec) elapsed = 0:0:00:23 / Thu Jan 21 08:42:45 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,3,0) tid=(8,8,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(3,3,0) tid=(14,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,3,0) tid=(0,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(3,1,0) tid=(12,3,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,2,0) tid=(3,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(3,0,0) tid=(0,15,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,2,0) tid=(12,10,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,1,0) tid=(9,2,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 19056795 (ipc=270.3) sim_rate=794033 (inst/sec) elapsed = 0:0:00:24 / Thu Jan 21 08:42:46 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,3,0) tid=(10,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(2,2,0) tid=(0,13,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(3,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,3,0) tid=(2,3,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(2,3,0) tid=(14,8,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1,2,0) tid=(10,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(3,0,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 19877274 (ipc=268.6) sim_rate=795090 (inst/sec) elapsed = 0:0:00:25 / Thu Jan 21 08:42:47 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2,2,0) tid=(10,10,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2,1,0) tid=(1,9,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(3,1,0) tid=(10,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2,1,0) tid=(10,1,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(2,2,0) tid=(3,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(2,2,0) tid=(14,8,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(2,1,0) tid=(12,5,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1,1,0) tid=(12,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: Shader 9 finished CTA #0 (77066,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2,2,0) tid=(10,3,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(3,1,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 20778868 (ipc=266.4) sim_rate=799187 (inst/sec) elapsed = 0:0:00:26 / Thu Jan 21 08:42:48 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(3,0,0) tid=(12,11,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,3,0) tid=(8,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(3,3,0) tid=(9,12,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,1,0) tid=(12,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(3,0,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (80620,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (80791,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z3satPiS_S_ii').
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,1,0) tid=(7,15,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(3,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 21527293 (ipc=262.5) sim_rate=797307 (inst/sec) elapsed = 0:0:00:27 / Thu Jan 21 08:42:49 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,1,0) tid=(4,4,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(3,3,0) tid=(9,3,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2,2,0) tid=(5,11,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(3,0,0) tid=(12,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(2,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 22300638 (ipc=257.8) sim_rate=796451 (inst/sec) elapsed = 0:0:00:28 / Thu Jan 21 08:42:50 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2,3,0) tid=(8,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,1,0) tid=(10,2,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1,3,0) tid=(13,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(3,0,0) tid=(10,2,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2,3,0) tid=(4,11,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 23071536 (ipc=253.5) sim_rate=795570 (inst/sec) elapsed = 0:0:00:29 / Thu Jan 21 08:42:51 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,3,0) tid=(9,3,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,2,0) tid=(11,5,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,3,0) tid=(13,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2,2,0) tid=(6,13,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,3,0) tid=(7,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,2,0) tid=(8,15,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2,3,0) tid=(13,13,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 23892561 (ipc=248.9) sim_rate=796418 (inst/sec) elapsed = 0:0:00:30 / Thu Jan 21 08:42:52 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2,2,0) tid=(1,15,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(3,2,0) tid=(9,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(2,3,0) tid=(13,5,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(3,1,0) tid=(1,11,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,3,0) tid=(8,11,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(1,3,0) tid=(2,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (100340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 24601946 (ipc=244.8) sim_rate=793611 (inst/sec) elapsed = 0:0:00:31 / Thu Jan 21 08:42:53 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,3,0) tid=(8,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(3,3,0) tid=(2,12,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(2,3,0) tid=(0,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(3,2,0) tid=(14,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(3,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(2,3,0) tid=(3,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: cycles simulated: 105500  inst.: 25322043 (ipc=240.0) sim_rate=791313 (inst/sec) elapsed = 0:0:00:32 / Thu Jan 21 08:42:54 2016
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(3,2,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (105788,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (105874,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z3satPiS_S_ii').
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(2,2,0) tid=(2,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (106843,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z3satPiS_S_ii').
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(3,2,0) tid=(6,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(3,3,0) tid=(14,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(3,3,0) tid=(2,11,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,3,0) tid=(8,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(3,3,0) tid=(2,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(1,3,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 26031755 (ipc=230.4) sim_rate=788841 (inst/sec) elapsed = 0:0:00:33 / Thu Jan 21 08:42:55 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,1,0) tid=(11,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(1,3,0) tid=(8,2,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(3,1,0) tid=(10,6,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(3,1,0) tid=(8,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(3,1,0) tid=(8,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(3,2,0) tid=(10,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 26686686 (ipc=222.4) sim_rate=784902 (inst/sec) elapsed = 0:0:00:34 / Thu Jan 21 08:42:56 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(2,3,0) tid=(15,5,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3,2,0) tid=(5,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,1,0) tid=(10,11,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(3,2,0) tid=(15,2,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,3,0) tid=(4,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(2,3,0) tid=(13,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(2,3,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 27341288 (ipc=214.4) sim_rate=781179 (inst/sec) elapsed = 0:0:00:35 / Thu Jan 21 08:42:57 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,3,0) tid=(1,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,2,0) tid=(7,13,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: Shader 14 finished CTA #0 (130761,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z3satPiS_S_ii').
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(2,3,0) tid=(8,9,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: Shader 8 finished CTA #0 (132027,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (132860,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z3satPiS_S_ii').
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 27918858 (ipc=203.0) sim_rate=775523 (inst/sec) elapsed = 0:0:00:36 / Thu Jan 21 08:42:58 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,3,0) tid=(8,4,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(3,3,0) tid=(11,12,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(3,2,0) tid=(3,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(2,3,0) tid=(14,8,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(3,3,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 28409487 (ipc=189.4) sim_rate=767823 (inst/sec) elapsed = 0:0:00:37 / Thu Jan 21 08:42:59 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,3,0) tid=(2,14,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(3,3,0) tid=(0,11,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: Shader 12 finished CTA #0 (158156,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (158985,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,3,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 28794484 (ipc=172.4) sim_rate=757749 (inst/sec) elapsed = 0:0:00:38 / Thu Jan 21 08:43:00 2016
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(3,3,0) tid=(6,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (183859,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z3satPiS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_S_ii' finished on shader 1.
kernel_name = _Z3satPiS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 183860
gpu_sim_insn = 28918018
gpu_ipc =     157.2828
gpu_tot_sim_cycle = 183860
gpu_tot_sim_insn = 28918018
gpu_tot_ipc =     157.2828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1058
gpu_stall_icnt2sh    = 896
gpu_total_sim_rate=761000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 752917
	L1I_total_cache_misses = 2254
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1547, Miss = 313, Miss_rate = 0.202, Pending_hits = 165, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2815, Miss = 591, Miss_rate = 0.210, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1305, Miss = 295, Miss_rate = 0.226, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1353, Miss = 311, Miss_rate = 0.230, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1402, Miss = 295, Miss_rate = 0.210, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1294, Miss = 296, Miss_rate = 0.229, Pending_hits = 171, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1392, Miss = 296, Miss_rate = 0.213, Pending_hits = 171, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1441, Miss = 313, Miss_rate = 0.217, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1493, Miss = 296, Miss_rate = 0.198, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1327, Miss = 296, Miss_rate = 0.223, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1444, Miss = 296, Miss_rate = 0.205, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1494, Miss = 313, Miss_rate = 0.210, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1546, Miss = 296, Miss_rate = 0.191, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1361, Miss = 296, Miss_rate = 0.217, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1495, Miss = 296, Miss_rate = 0.198, Pending_hits = 166, Reservation_fails = 0
	L1D_total_cache_accesses = 22709
	L1D_total_cache_misses = 4799
	L1D_total_cache_miss_rate = 0.2113
	L1D_total_cache_pending_hits = 2694
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 5748
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0223
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4559
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5620
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 750663
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2254
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
25497, 14901, 14989, 15077, 15165, 15253, 15341, 15429, 
gpgpu_n_tot_thrd_icount = 41447520
gpgpu_n_tot_w_icount = 1295235
gpgpu_n_stall_shd_mem = 7840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4559
gpgpu_n_mem_write_global = 4224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 18485
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 2098623
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24756
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6352	W0_Idle:801759	W0_Scoreboard:1222144	W1:132583	W2:175924	W3:4656	W4:640	W5:4224	W6:640	W7:4224	W8:640	W9:4224	W10:640	W11:4224	W12:640	W13:4224	W14:640	W15:32184	W16:448	W17:4032	W18:448	W19:4032	W20:448	W21:4032	W22:448	W23:4032	W24:448	W25:4032	W26:448	W27:4032	W28:448	W29:896	W30:140784	W31:448	W32:755472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36472 {8:4559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 168960 {40:4224,}
traffic_breakdown_coretomem[INST_ACC_R] = 3424 {8:428,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 620024 {136:4559,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33792 {8:4224,}
traffic_breakdown_memtocore[INST_ACC_R] = 58208 {136:428,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 151 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 183859 
mrq_lat_table:397 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8660 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9157 	66 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2411 	1183 	962 	18 	0 	0 	0 	0 	0 	3 	62 	204 	719 	2415 	821 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	350 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       328      3916         0         0     10690     16335      6959     12829         0         0         0         0         0         0         0         0 
dram[1]:      1212      4525         0         0     11621     17268      8043     13775         0         0         0         0         0         0         0         0 
dram[2]:      2062      5184         0         0     12532      6679      9160     14743         0         0         0         0         0         0         0         0 
dram[3]:      2357      5782         0         0     13471      7747     10091     15666         0         0         0         0         0         0         0         0 
dram[4]:      2985      3868         0         0     14446      8863      4574     16632         0         0         0         0         0         0         0         0 
dram[5]:      3578         0         0         0     15366      9796     11919     17572         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan 10.000000 10.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan 10.000000 10.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan 10.000000 12.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000      -nan      -nan 10.000000 12.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  2.000000      -nan      -nan 10.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 408/37 = 11.027027
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0        10        10        12        10         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0        10        10        12        10         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0        10        12        12        10         0         0         0         0         0         0         0         0 
dram[3]:         2         2         0         0        10        12        12        10         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0        10        12        11        10         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0        10        12        10        10         0         0         0         0         0         0         0         0 
total reads: 280
min_bank_accesses = 0!
chip skew: 48/44 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        10        10         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        10        10         0         0         0         0         0         0         0         0 
total reads: 128
min_bank_accesses = 0!
chip skew: 22/20 = 1.10
average mf latency per bank:
dram[0]:       1295         0    none      none         402       405      4872      4953    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         404       403      4848      4885    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         403       403      4955      4923    none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none         402       404      4832      4862    none      none      none      none      none      none      none      none  
dram[4]:          0         0    none      none         403       413      5658      4996    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         403       403      4847      4915    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268       252       251         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       271       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       271       251       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       271       268       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242694 n_nop=242568 n_act=8 n_pre=2 n_req=69 n_rd=94 n_write=22 bw_util=0.0009559
n_activity=1149 dram_eff=0.2019
bk0: 6a 242622i bk1: 4a 242673i bk2: 0a 242696i bk3: 0a 242696i bk4: 20a 242644i bk5: 20a 242642i bk6: 24a 242509i bk7: 20a 242538i bk8: 0a 242690i bk9: 0a 242691i bk10: 0a 242694i bk11: 0a 242694i bk12: 0a 242694i bk13: 0a 242694i bk14: 0a 242694i bk15: 0a 242694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.35654e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242694 n_nop=242574 n_act=6 n_pre=0 n_req=68 n_rd=92 n_write=22 bw_util=0.0009395
n_activity=1060 dram_eff=0.2151
bk0: 4a 242674i bk1: 4a 242675i bk2: 0a 242695i bk3: 0a 242696i bk4: 20a 242644i bk5: 20a 242642i bk6: 24a 242509i bk7: 20a 242535i bk8: 0a 242690i bk9: 0a 242691i bk10: 0a 242694i bk11: 0a 242694i bk12: 0a 242694i bk13: 0a 242694i bk14: 0a 242694i bk15: 0a 242694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.76858e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242694 n_nop=242570 n_act=6 n_pre=0 n_req=70 n_rd=96 n_write=22 bw_util=0.0009724
n_activity=1090 dram_eff=0.2165
bk0: 4a 242674i bk1: 4a 242675i bk2: 0a 242695i bk3: 0a 242695i bk4: 20a 242643i bk5: 24a 242633i bk6: 24a 242511i bk7: 20a 242537i bk8: 0a 242692i bk9: 0a 242693i bk10: 0a 242694i bk11: 0a 242694i bk12: 0a 242694i bk13: 0a 242694i bk14: 0a 242694i bk15: 0a 242694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.35654e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242694 n_nop=242570 n_act=6 n_pre=0 n_req=70 n_rd=96 n_write=22 bw_util=0.0009724
n_activity=1090 dram_eff=0.2165
bk0: 4a 242674i bk1: 4a 242675i bk2: 0a 242694i bk3: 0a 242695i bk4: 20a 242643i bk5: 24a 242633i bk6: 24a 242510i bk7: 20a 242537i bk8: 0a 242692i bk9: 0a 242693i bk10: 0a 242694i bk11: 0a 242694i bk12: 0a 242694i bk13: 0a 242694i bk14: 0a 242694i bk15: 0a 242694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.35654e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242694 n_nop=242574 n_act=6 n_pre=0 n_req=67 n_rd=94 n_write=20 bw_util=0.0009395
n_activity=1064 dram_eff=0.2143
bk0: 4a 242674i bk1: 4a 242675i bk2: 0a 242694i bk3: 0a 242697i bk4: 20a 242644i bk5: 24a 242634i bk6: 22a 242529i bk7: 20a 242536i bk8: 0a 242690i bk9: 0a 242692i bk10: 0a 242693i bk11: 0a 242694i bk12: 0a 242694i bk13: 0a 242694i bk14: 0a 242694i bk15: 0a 242694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.47225e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242694 n_nop=242581 n_act=5 n_pre=0 n_req=64 n_rd=88 n_write=20 bw_util=0.00089
n_activity=983 dram_eff=0.2197
bk0: 4a 242674i bk1: 0a 242695i bk2: 0a 242695i bk3: 0a 242696i bk4: 20a 242643i bk5: 24a 242633i bk6: 20a 242539i bk7: 20a 242537i bk8: 0a 242691i bk9: 0a 242693i bk10: 0a 242694i bk11: 0a 242694i bk12: 0a 242694i bk13: 0a 242694i bk14: 0a 242694i bk15: 0a 242694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.35654e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 851, Miss = 25, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 344
L2_cache_bank[1]: Access = 705, Miss = 22, Miss_rate = 0.031, Pending_hits = 11, Reservation_fails = 182
L2_cache_bank[2]: Access = 852, Miss = 24, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 185
L2_cache_bank[3]: Access = 707, Miss = 22, Miss_rate = 0.031, Pending_hits = 11, Reservation_fails = 98
L2_cache_bank[4]: Access = 852, Miss = 24, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 95
L2_cache_bank[5]: Access = 711, Miss = 24, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 848, Miss = 24, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 189
L2_cache_bank[7]: Access = 710, Miss = 24, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 879, Miss = 23, Miss_rate = 0.026, Pending_hits = 11, Reservation_fails = 189
L2_cache_bank[9]: Access = 710, Miss = 24, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 101
L2_cache_bank[10]: Access = 721, Miss = 22, Miss_rate = 0.031, Pending_hits = 7, Reservation_fails = 100
L2_cache_bank[11]: Access = 680, Miss = 22, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 9226
L2_total_cache_misses = 280
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 98
L2_total_cache_reservation_fails = 1483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 361
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1376
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=29204
icnt_total_pkts_simt_to_mem=13450
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3579
	minimum = 6
	maximum = 76
Network latency average = 10.1813
	minimum = 6
	maximum = 75
Slowest packet = 13608
Flit latency average = 11.3636
	minimum = 6
	maximum = 71
Slowest flit = 31559
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.003717
	minimum = 0.00307843 (at node 5)
	maximum = 0.00612422 (at node 1)
Accepted packet rate average = 0.003717
	minimum = 0.00307843 (at node 5)
	maximum = 0.00612422 (at node 1)
Injected flit rate average = 0.00859229
	minimum = 0.0045143 (at node 5)
	maximum = 0.0148156 (at node 17)
Accepted flit rate average= 0.00859229
	minimum = 0.00543892 (at node 26)
	maximum = 0.0191232 (at node 1)
Injected packet length average = 2.31162
Accepted packet length average = 2.31162
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3579 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Network latency average = 10.1813 (1 samples)
	minimum = 6 (1 samples)
	maximum = 75 (1 samples)
Flit latency average = 11.3636 (1 samples)
	minimum = 6 (1 samples)
	maximum = 71 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.003717 (1 samples)
	minimum = 0.00307843 (1 samples)
	maximum = 0.00612422 (1 samples)
Accepted packet rate average = 0.003717 (1 samples)
	minimum = 0.00307843 (1 samples)
	maximum = 0.00612422 (1 samples)
Injected flit rate average = 0.00859229 (1 samples)
	minimum = 0.0045143 (1 samples)
	maximum = 0.0148156 (1 samples)
Accepted flit rate average = 0.00859229 (1 samples)
	minimum = 0.00543892 (1 samples)
	maximum = 0.0191232 (1 samples)
Injected packet size average = 2.31162 (1 samples)
Accepted packet size average = 2.31162 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 761000 (inst/sec)
gpgpu_simulation_rate = 4838 (cycle/sec)
Compare with CPU result: 
mismatch: 0
