
Recibir_Comandos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef3c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bb8  0800f140  0800f140  0001f140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011cf8  08011cf8  000309bc  2**0
                  CONTENTS
  4 .ARM          00000008  08011cf8  08011cf8  00021cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d00  08011d00  000309bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011d00  08011d00  00021d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011d08  08011d08  00021d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009bc  20000000  08011d0c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  200009bc  080126c8  000309bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000af4  080126c8  00030af4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000309bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011be5  00000000  00000000  000309ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022c4  00000000  00000000  000425cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  00044898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d28  00000000  00000000  000456a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029254  00000000  00000000  000463d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ce2  00000000  00000000  0006f624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd8db  00000000  00000000  00081306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017ebe1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005908  00000000  00000000  0017ec34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  0018453c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  00184578  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200009bc 	.word	0x200009bc
 800021c:	00000000 	.word	0x00000000
 8000220:	0800f124 	.word	0x0800f124

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200009c0 	.word	0x200009c0
 800023c:	0800f124 	.word	0x0800f124

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <Saludo>:

/**
 *
 */

void Saludo(void) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	printf("\x1b[2J"); //Clear the screen
 80009e0:	4814      	ldr	r0, [pc, #80]	; (8000a34 <Saludo+0x58>)
 80009e2:	f004 ff3f 	bl	8005864 <printf>
	printf("\n\r***************************************************************");
 80009e6:	4814      	ldr	r0, [pc, #80]	; (8000a38 <Saludo+0x5c>)
 80009e8:	f004 ff3c 	bl	8005864 <printf>
	printf("\n\r* Universidad Escuela Colombiana de Ingenieria Julio Garavito *");
 80009ec:	4813      	ldr	r0, [pc, #76]	; (8000a3c <Saludo+0x60>)
 80009ee:	f004 ff39 	bl	8005864 <printf>
	printf("\n\r*                    DMIC - B - 2022                          *");
 80009f2:	4813      	ldr	r0, [pc, #76]	; (8000a40 <Saludo+0x64>)
 80009f4:	f004 ff36 	bl	8005864 <printf>
	printf("\n\r*\t Jose De La Hoz                                       *");
 80009f8:	4812      	ldr	r0, [pc, #72]	; (8000a44 <Saludo+0x68>)
 80009fa:	f004 ff33 	bl	8005864 <printf>
	printf("\n\r*\t Jhan Carlos Reyes                                    *");
 80009fe:	4812      	ldr	r0, [pc, #72]	; (8000a48 <Saludo+0x6c>)
 8000a00:	f004 ff30 	bl	8005864 <printf>
	printf("\n\r*\t Esneider Silva                                       *");
 8000a04:	4811      	ldr	r0, [pc, #68]	; (8000a4c <Saludo+0x70>)
 8000a06:	f004 ff2d 	bl	8005864 <printf>
	printf("\n\r*\t\t'GENERADOR DE NUMEROS PSEUDOALEATORIO'        *");
 8000a0a:	4811      	ldr	r0, [pc, #68]	; (8000a50 <Saludo+0x74>)
 8000a0c:	f004 ff2a 	bl	8005864 <printf>
	printf("\n\r* Desarrollado para una tarjeta NUCLE0-F767ZI                 *");
 8000a10:	4810      	ldr	r0, [pc, #64]	; (8000a54 <Saludo+0x78>)
 8000a12:	f004 ff27 	bl	8005864 <printf>
	printf("\n\r***************************************************************");
 8000a16:	4808      	ldr	r0, [pc, #32]	; (8000a38 <Saludo+0x5c>)
 8000a18:	f004 ff24 	bl	8005864 <printf>
	printf("\r\n");
 8000a1c:	480e      	ldr	r0, [pc, #56]	; (8000a58 <Saludo+0x7c>)
 8000a1e:	f004 ff79 	bl	8005914 <puts>
	printf("\n\rPara una mejor experiencia, habilite la opcion de eco local en su terminal");
 8000a22:	480e      	ldr	r0, [pc, #56]	; (8000a5c <Saludo+0x80>)
 8000a24:	f004 ff1e 	bl	8005864 <printf>
	printf("\r\n");
 8000a28:	480b      	ldr	r0, [pc, #44]	; (8000a58 <Saludo+0x7c>)
 8000a2a:	f004 ff73 	bl	8005914 <puts>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	0800f140 	.word	0x0800f140
 8000a38:	0800f148 	.word	0x0800f148
 8000a3c:	0800f18c 	.word	0x0800f18c
 8000a40:	0800f1d0 	.word	0x0800f1d0
 8000a44:	0800f214 	.word	0x0800f214
 8000a48:	0800f250 	.word	0x0800f250
 8000a4c:	0800f28c 	.word	0x0800f28c
 8000a50:	0800f2c8 	.word	0x0800f2c8
 8000a54:	0800f300 	.word	0x0800f300
 8000a58:	0800f344 	.word	0x0800f344
 8000a5c:	0800f348 	.word	0x0800f348

08000a60 <Help>:
    printf("\r\n");
    printf("\r\nDato ingresado invalido !!!");

}

void Help(void) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	printf("\n\rPara mÃ¡s informaciÃ³n de un comando especÃ­fico, escriba 'help <comando>'");
 8000a64:	480e      	ldr	r0, [pc, #56]	; (8000aa0 <Help+0x40>)
 8000a66:	f004 fefd 	bl	8005864 <printf>
	printf("\n\r Donde <comando> es uno de los siguientes:");
 8000a6a:	480e      	ldr	r0, [pc, #56]	; (8000aa4 <Help+0x44>)
 8000a6c:	f004 fefa 	bl	8005864 <printf>
	printf("\n\r\t ledc");
 8000a70:	480d      	ldr	r0, [pc, #52]	; (8000aa8 <Help+0x48>)
 8000a72:	f004 fef7 	bl	8005864 <printf>
	printf("\n\r\t lfsr");
 8000a76:	480d      	ldr	r0, [pc, #52]	; (8000aac <Help+0x4c>)
 8000a78:	f004 fef4 	bl	8005864 <printf>
	printf("\n\r\t time");
 8000a7c:	480c      	ldr	r0, [pc, #48]	; (8000ab0 <Help+0x50>)
 8000a7e:	f004 fef1 	bl	8005864 <printf>
	printf("\n\r\t temp");
 8000a82:	480c      	ldr	r0, [pc, #48]	; (8000ab4 <Help+0x54>)
 8000a84:	f004 feee 	bl	8005864 <printf>
	printf("\n\r\t rege");
 8000a88:	480b      	ldr	r0, [pc, #44]	; (8000ab8 <Help+0x58>)
 8000a8a:	f004 feeb 	bl	8005864 <printf>
	printf("\n\r\t prin");
 8000a8e:	480b      	ldr	r0, [pc, #44]	; (8000abc <Help+0x5c>)
 8000a90:	f004 fee8 	bl	8005864 <printf>
	printf("\r\n");
 8000a94:	480a      	ldr	r0, [pc, #40]	; (8000ac0 <Help+0x60>)
 8000a96:	f004 ff3d 	bl	8005914 <puts>
}
 8000a9a:	bf00      	nop
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	0800f478 	.word	0x0800f478
 8000aa4:	0800f4cc 	.word	0x0800f4cc
 8000aa8:	0800f4fc 	.word	0x0800f4fc
 8000aac:	0800f508 	.word	0x0800f508
 8000ab0:	0800f514 	.word	0x0800f514
 8000ab4:	0800f520 	.word	0x0800f520
 8000ab8:	0800f52c 	.word	0x0800f52c
 8000abc:	0800f538 	.word	0x0800f538
 8000ac0:	0800f344 	.word	0x0800f344

08000ac4 <H_Ledc>:

void H_Ledc(void){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	printf("\n\r Hace titilar un led a una velocidad configurable.");
 8000ac8:	4808      	ldr	r0, [pc, #32]	; (8000aec <H_Ledc+0x28>)
 8000aca:	f004 fecb 	bl	8005864 <printf>
	printf("\n\r ledcontrol <argumento>");
 8000ace:	4808      	ldr	r0, [pc, #32]	; (8000af0 <H_Ledc+0x2c>)
 8000ad0:	f004 fec8 	bl	8005864 <printf>
	printf("\n\r\t    argumento\t determina la frecuencia de encendido y apagado del led (0.1, 0.2,..., 1,.., 10) Hz");
 8000ad4:	4807      	ldr	r0, [pc, #28]	; (8000af4 <H_Ledc+0x30>)
 8000ad6:	f004 fec5 	bl	8005864 <printf>
	printf("\n\r\t    los posibles valores del argumento estÃ¡n entre 1 y 100");
 8000ada:	4807      	ldr	r0, [pc, #28]	; (8000af8 <H_Ledc+0x34>)
 8000adc:	f004 fec2 	bl	8005864 <printf>
	printf("\r\n");
 8000ae0:	4806      	ldr	r0, [pc, #24]	; (8000afc <H_Ledc+0x38>)
 8000ae2:	f004 ff17 	bl	8005914 <puts>
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	0800f544 	.word	0x0800f544
 8000af0:	0800f57c 	.word	0x0800f57c
 8000af4:	0800f598 	.word	0x0800f598
 8000af8:	0800f600 	.word	0x0800f600
 8000afc:	0800f344 	.word	0x0800f344

08000b00 <H_Time>:




void H_Time(void){
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
	printf("\n\r Toma la fecha y hora del RTC y lo presenta en pantalla.");
 8000b04:	4806      	ldr	r0, [pc, #24]	; (8000b20 <H_Time+0x20>)
 8000b06:	f004 fead 	bl	8005864 <printf>
	printf("\n\r\t tiempo [vacio]");
 8000b0a:	4806      	ldr	r0, [pc, #24]	; (8000b24 <H_Time+0x24>)
 8000b0c:	f004 feaa 	bl	8005864 <printf>
	printf("\n\r\t\t  este comando no requiere de un argumentos");
 8000b10:	4805      	ldr	r0, [pc, #20]	; (8000b28 <H_Time+0x28>)
 8000b12:	f004 fea7 	bl	8005864 <printf>
	printf("\r\n");
 8000b16:	4805      	ldr	r0, [pc, #20]	; (8000b2c <H_Time+0x2c>)
 8000b18:	f004 fefc 	bl	8005914 <puts>
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	0800f644 	.word	0x0800f644
 8000b24:	0800f680 	.word	0x0800f680
 8000b28:	0800f694 	.word	0x0800f694
 8000b2c:	0800f344 	.word	0x0800f344

08000b30 <H_Temp>:

void H_Temp(void){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	printf("\n\r Toma la temperatura del perifÃ©rico de la tarjeta nÃºcleo y la presenta en la terminal.");
 8000b34:	4806      	ldr	r0, [pc, #24]	; (8000b50 <H_Temp+0x20>)
 8000b36:	f004 fe95 	bl	8005864 <printf>
	printf("\n\r\t temp [vacio]");
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <H_Temp+0x24>)
 8000b3c:	f004 fe92 	bl	8005864 <printf>
	printf("\n\r\t\t este comando no requiere de un argumentos");
 8000b40:	4805      	ldr	r0, [pc, #20]	; (8000b58 <H_Temp+0x28>)
 8000b42:	f004 fe8f 	bl	8005864 <printf>
	printf("\r\n");
 8000b46:	4805      	ldr	r0, [pc, #20]	; (8000b5c <H_Temp+0x2c>)
 8000b48:	f004 fee4 	bl	8005914 <puts>
}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	0800f6c4 	.word	0x0800f6c4
 8000b54:	0800f724 	.word	0x0800f724
 8000b58:	0800f738 	.word	0x0800f738
 8000b5c:	0800f344 	.word	0x0800f344

08000b60 <H_Rege>:

void H_Rege(void){
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
	printf("\n\r Permite gestionar los registros de ejecuciÃ³n almacenados en la memoria no volÃ¡til.");
 8000b64:	4809      	ldr	r0, [pc, #36]	; (8000b8c <H_Rege+0x2c>)
 8000b66:	f004 fe7d 	bl	8005864 <printf>
	printf("\n\r\t rege <argumento>");
 8000b6a:	4809      	ldr	r0, [pc, #36]	; (8000b90 <H_Rege+0x30>)
 8000b6c:	f004 fe7a 	bl	8005864 <printf>
	printf("\n\r\t\t    r  permite leer los datos guardados en los registros");
 8000b70:	4808      	ldr	r0, [pc, #32]	; (8000b94 <H_Rege+0x34>)
 8000b72:	f004 fe77 	bl	8005864 <printf>
	printf("\n\r\t\t    w  permite modificar o escribir por primera vez en los registros");
 8000b76:	4808      	ldr	r0, [pc, #32]	; (8000b98 <H_Rege+0x38>)
 8000b78:	f004 fe74 	bl	8005864 <printf>
	printf("\n\r\t\t    s  muestra el estado de los registros");
 8000b7c:	4807      	ldr	r0, [pc, #28]	; (8000b9c <H_Rege+0x3c>)
 8000b7e:	f004 fe71 	bl	8005864 <printf>
	printf("\r\n");
 8000b82:	4807      	ldr	r0, [pc, #28]	; (8000ba0 <H_Rege+0x40>)
 8000b84:	f004 fec6 	bl	8005914 <puts>
}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	0800f768 	.word	0x0800f768
 8000b90:	0800f7c4 	.word	0x0800f7c4
 8000b94:	0800f7dc 	.word	0x0800f7dc
 8000b98:	0800f81c 	.word	0x0800f81c
 8000b9c:	0800f868 	.word	0x0800f868
 8000ba0:	0800f344 	.word	0x0800f344

08000ba4 <H_Prin>:

void H_Prin(void){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	printf("\n\r Permite determinar si durante la ejecuciÃ³n de al secuencia pseudoaleatoria se imprimen");
 8000ba8:	4809      	ldr	r0, [pc, #36]	; (8000bd0 <H_Prin+0x2c>)
 8000baa:	f004 fe5b 	bl	8005864 <printf>
	printf("\n\r los nÃºmeros o solo se indica que se estÃ¡ corriendo la secuencia.");
 8000bae:	4809      	ldr	r0, [pc, #36]	; (8000bd4 <H_Prin+0x30>)
 8000bb0:	f004 fe58 	bl	8005864 <printf>
	printf("\n\r\t impresion <argumento>");
 8000bb4:	4808      	ldr	r0, [pc, #32]	; (8000bd8 <H_Prin+0x34>)
 8000bb6:	f004 fe55 	bl	8005864 <printf>
	printf("\n\r\t\t    d deshabilita la impresiÃ³n de los nÃºmeros de la secuencia y emite una seÃ±al de ejecuciÃ³n");
 8000bba:	4808      	ldr	r0, [pc, #32]	; (8000bdc <H_Prin+0x38>)
 8000bbc:	f004 fe52 	bl	8005864 <printf>
	printf("\n\r\t\t    e  habilita la impresiÃ³n de los nÃºmeros de la secuencia");
 8000bc0:	4807      	ldr	r0, [pc, #28]	; (8000be0 <H_Prin+0x3c>)
 8000bc2:	f004 fe4f 	bl	8005864 <printf>
	printf("\r\n");
 8000bc6:	4807      	ldr	r0, [pc, #28]	; (8000be4 <H_Prin+0x40>)
 8000bc8:	f004 fea4 	bl	8005914 <puts>
}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	0800f898 	.word	0x0800f898
 8000bd4:	0800f8f8 	.word	0x0800f8f8
 8000bd8:	0800f944 	.word	0x0800f944
 8000bdc:	0800f960 	.word	0x0800f960
 8000be0:	0800f9d0 	.word	0x0800f9d0
 8000be4:	0800f344 	.word	0x0800f344

08000be8 <H_Lfsr>:

void H_Lfsr(void){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	printf("\n\r Genera una secuencia de números pseudoaleatorios.");
 8000bec:	4809      	ldr	r0, [pc, #36]	; (8000c14 <H_Lfsr+0x2c>)
 8000bee:	f004 fe39 	bl	8005864 <printf>
	printf("\n\r LFSR <argumento>");
 8000bf2:	4809      	ldr	r0, [pc, #36]	; (8000c18 <H_Lfsr+0x30>)
 8000bf4:	f004 fe36 	bl	8005864 <printf>
	printf("\n\r\t argumento:\t permite escoger el algoritmo de generación de la secuencia de números");
 8000bf8:	4808      	ldr	r0, [pc, #32]	; (8000c1c <H_Lfsr+0x34>)
 8000bfa:	f004 fe33 	bl	8005864 <printf>
	printf("\n\r\t\t x genera la secuencia de números con la técnica de XOR's");
 8000bfe:	4808      	ldr	r0, [pc, #32]	; (8000c20 <H_Lfsr+0x38>)
 8000c00:	f004 fe30 	bl	8005864 <printf>
	printf("\n\r\t\t p genera la secuencia de números con la técnica dada por la página");
 8000c04:	4807      	ldr	r0, [pc, #28]	; (8000c24 <H_Lfsr+0x3c>)
 8000c06:	f004 fe2d 	bl	8005864 <printf>
	printf("\r\n");
 8000c0a:	4807      	ldr	r0, [pc, #28]	; (8000c28 <H_Lfsr+0x40>)
 8000c0c:	f004 fe82 	bl	8005914 <puts>
}
 8000c10:	bf00      	nop
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	0800fa18 	.word	0x0800fa18
 8000c18:	0800fa50 	.word	0x0800fa50
 8000c1c:	0800fa64 	.word	0x0800fa64
 8000c20:	0800fabc 	.word	0x0800fabc
 8000c24:	0800fafc 	.word	0x0800fafc
 8000c28:	0800f344 	.word	0x0800f344

08000c2c <Lfsr>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Lfsr(void){
 8000c2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c30:	ed2d 8b02 	vpush	{d8}
 8000c34:	b0e2      	sub	sp, #392	; 0x188
 8000c36:	af00      	add	r7, sp, #0

				char buf_lfsr[10];
				uint8_t receive[32] = { 0 }; // Arreglo para recibir
 8000c38:	2300      	movs	r3, #0
 8000c3a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000c3e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
 8000c48:	609a      	str	r2, [r3, #8]
 8000c4a:	60da      	str	r2, [r3, #12]
 8000c4c:	611a      	str	r2, [r3, #16]
 8000c4e:	615a      	str	r2, [r3, #20]
 8000c50:	619a      	str	r2, [r3, #24]
				uint8_t seed[32] = { 0 };	//Arreglo semilla
 8000c52:	2300      	movs	r3, #0
 8000c54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000c58:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
 8000c68:	615a      	str	r2, [r3, #20]
 8000c6a:	619a      	str	r2, [r3, #24]
				uint8_t seed_init[32] = { 0 }; //Arreglo semilla inicial
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000c72:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]
 8000c82:	615a      	str	r2, [r3, #20]
 8000c84:	619a      	str	r2, [r3, #24]
				uint8_t pol[32] = { 0 }; // Almacenar polinomio
 8000c86:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000c8a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	3304      	adds	r3, #4
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
 8000ca0:	615a      	str	r2, [r3, #20]
 8000ca2:	619a      	str	r2, [r3, #24]
				uint8_t aux[32] = { 0 }; // Auxiliar para invertir
 8000ca4:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000ca8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	3304      	adds	r3, #4
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
 8000cbc:	611a      	str	r2, [r3, #16]
 8000cbe:	615a      	str	r2, [r3, #20]
 8000cc0:	619a      	str	r2, [r3, #24]
				uint8_t xor[32] = { 0 }; // Almacena las xor
 8000cc2:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000cc6:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	3304      	adds	r3, #4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
 8000cdc:	615a      	str	r2, [r3, #20]
 8000cde:	619a      	str	r2, [r3, #24]
				uint8_t buffer_lfsr[16]={0};	//Transmitir
 8000ce0:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000ce4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	3304      	adds	r3, #4
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
				uint8_t band = 1;		//bandera de ciclo max
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
				uint8_t tx_int[2]={0};
 8000cfc:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000d00:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8000d04:	2200      	movs	r2, #0
 8000d06:	801a      	strh	r2, [r3, #0]
				uint8_t buf_int[2]={0};
 8000d08:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000d0c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8000d10:	2200      	movs	r2, #0
 8000d12:	801a      	strh	r2, [r3, #0]




				//Mensaje de saludo
				Saludo();
 8000d14:	f7ff fe62 	bl	80009dc <Saludo>

				//Etiqueta para reiniciar

				printf("\n\rNumero de bits termino de realimentacion\n\r");
 8000d18:	48dc      	ldr	r0, [pc, #880]	; (800108c <Lfsr+0x460>)
 8000d1a:	f004 fda3 	bl	8005864 <printf>
				scanf("%s", buf_lfsr);
 8000d1e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000d22:	4619      	mov	r1, r3
 8000d24:	48da      	ldr	r0, [pc, #872]	; (8001090 <Lfsr+0x464>)
 8000d26:	f004 fdfd 	bl	8005924 <scanf>
				int numbits = atoi(buf_lfsr);
 8000d2a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f004 fd37 	bl	80057a2 <atoi>
 8000d34:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
				printf("\n\rNumero de bits - Decimals: %d\n\r", numbits);
 8000d38:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8000d3c:	48d5      	ldr	r0, [pc, #852]	; (8001094 <Lfsr+0x468>)
 8000d3e:	f004 fd91 	bl	8005864 <printf>

				printf("\n\rIngrese el polinomio de %d bits en binario\n\r", numbits);
 8000d42:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8000d46:	48d4      	ldr	r0, [pc, #848]	; (8001098 <Lfsr+0x46c>)
 8000d48:	f004 fd8c 	bl	8005864 <printf>
				if (!HAL_UART_Receive(&huart3, (uint8_t*) receive, numbits,
 8000d4c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 8000d56:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5a:	48d0      	ldr	r0, [pc, #832]	; (800109c <Lfsr+0x470>)
 8000d5c:	f003 fc8d 	bl	800467a <HAL_UART_Receive>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d11f      	bne.n	8000da6 <Lfsr+0x17a>
						HAL_MAX_DELAY)) {

					for (int i = 0; (i < numbits); i++) {
 8000d66:	2300      	movs	r3, #0
 8000d68:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000d6c:	e015      	b.n	8000d9a <Lfsr+0x16e>
						pol[i] = (receive[i] - 48);
 8000d6e:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8000d72:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000d76:	4413      	add	r3, r2
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	3b30      	subs	r3, #48	; 0x30
 8000d7c:	b2d9      	uxtb	r1, r3
 8000d7e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000d82:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 8000d86:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000d8a:	4413      	add	r3, r2
 8000d8c:	460a      	mov	r2, r1
 8000d8e:	701a      	strb	r2, [r3, #0]
					for (int i = 0; (i < numbits); i++) {
 8000d90:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000d94:	3301      	adds	r3, #1
 8000d96:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000d9a:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8000d9e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000da2:	429a      	cmp	r2, r3
 8000da4:	dbe3      	blt.n	8000d6e <Lfsr+0x142>
				}


				///////////

			printf("\n\rIngrese el numero de la semilla de %d bits en binario\n\r",
 8000da6:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8000daa:	48bd      	ldr	r0, [pc, #756]	; (80010a0 <Lfsr+0x474>)
 8000dac:	f004 fd5a 	bl	8005864 <printf>
					numbits);
			if (!HAL_UART_Receive(&huart3, (uint8_t*) receive, numbits, HAL_MAX_DELAY)) {
 8000db0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295
 8000dbe:	48b7      	ldr	r0, [pc, #732]	; (800109c <Lfsr+0x470>)
 8000dc0:	f003 fc5b 	bl	800467a <HAL_UART_Receive>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f040 8135 	bne.w	8001036 <Lfsr+0x40a>

				//Recibe una semilla del tamaño de bits anteriormente especificado en binario
				for (int i = 0; (i < numbits); i++) {
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000dd2:	e020      	b.n	8000e16 <Lfsr+0x1ea>
					seed[i] = (receive[i] - 48);
 8000dd4:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8000dd8:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000ddc:	4413      	add	r3, r2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	3b30      	subs	r3, #48	; 0x30
 8000de2:	b2d9      	uxtb	r1, r3
 8000de4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8000de8:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000dec:	4413      	add	r3, r2
 8000dee:	460a      	mov	r2, r1
 8000df0:	701a      	strb	r2, [r3, #0]
					seed_init[i] = seed[i];
 8000df2:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8000df6:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000dfa:	4413      	add	r3, r2
 8000dfc:	7819      	ldrb	r1, [r3, #0]
 8000dfe:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8000e02:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000e06:	4413      	add	r3, r2
 8000e08:	460a      	mov	r2, r1
 8000e0a:	701a      	strb	r2, [r3, #0]
				for (int i = 0; (i < numbits); i++) {
 8000e0c:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000e10:	3301      	adds	r3, #1
 8000e12:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000e16:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000e1a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	dbd8      	blt.n	8000dd4 <Lfsr+0x1a8>
				}
				band = 1;
 8000e22:	2301      	movs	r3, #1
 8000e24:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
				//Convertir de arreglo a byte
				uint64_t usr = 0;
 8000e28:	f04f 0200 	mov.w	r2, #0
 8000e2c:	f04f 0300 	mov.w	r3, #0
 8000e30:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
				for (int i = 0; (i < numbits); i++) {
 8000e34:	2300      	movs	r3, #0
 8000e36:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8000e3a:	e032      	b.n	8000ea2 <Lfsr+0x276>
					usr = usr + pow(2, ((numbits - 1) - i)) * seed_init[i];
 8000e3c:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8000e40:	f7ff fbdc 	bl	80005fc <__aeabi_ul2d>
 8000e44:	ec41 0b18 	vmov	d8, r0, r1
 8000e48:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000e4c:	1e5a      	subs	r2, r3, #1
 8000e4e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	ee07 3a90 	vmov	s15, r3
 8000e58:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000e5c:	eeb0 1b47 	vmov.f64	d1, d7
 8000e60:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8000e64:	f00d fe88 	bl	800eb78 <pow>
 8000e68:	eeb0 6b40 	vmov.f64	d6, d0
 8000e6c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8000e70:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000e74:	4413      	add	r3, r2
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	ee07 3a90 	vmov	s15, r3
 8000e7c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000e80:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000e84:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000e88:	ec51 0b17 	vmov	r0, r1, d7
 8000e8c:	f7ff fc1c 	bl	80006c8 <__aeabi_d2ulz>
 8000e90:	4602      	mov	r2, r0
 8000e92:	460b      	mov	r3, r1
 8000e94:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
				for (int i = 0; (i < numbits); i++) {
 8000e98:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8000ea2:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 8000ea6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	dbc6      	blt.n	8000e3c <Lfsr+0x210>
				}

				uint64_t taps = 0;
 8000eae:	f04f 0200 	mov.w	r2, #0
 8000eb2:	f04f 0300 	mov.w	r3, #0
 8000eb6:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
				for (int i = 0; (i < numbits); i++) {
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8000ec0:	e037      	b.n	8000f32 <Lfsr+0x306>
					taps = taps + pow(2, (numbits-1)-i) * pol[(numbits-1)-i];
 8000ec2:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 8000ec6:	f7ff fb99 	bl	80005fc <__aeabi_ul2d>
 8000eca:	ec41 0b18 	vmov	d8, r0, r1
 8000ece:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000ed2:	1e5a      	subs	r2, r3, #1
 8000ed4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	ee07 3a90 	vmov	s15, r3
 8000ede:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ee2:	eeb0 1b47 	vmov.f64	d1, d7
 8000ee6:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8000eea:	f00d fe45 	bl	800eb78 <pow>
 8000eee:	eeb0 6b40 	vmov.f64	d6, d0
 8000ef2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000ef6:	1e5a      	subs	r2, r3, #1
 8000ef8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8000f02:	f5a2 728e 	sub.w	r2, r2, #284	; 0x11c
 8000f06:	5cd3      	ldrb	r3, [r2, r3]
 8000f08:	ee07 3a90 	vmov	s15, r3
 8000f0c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f10:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000f14:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000f18:	ec51 0b17 	vmov	r0, r1, d7
 8000f1c:	f7ff fbd4 	bl	80006c8 <__aeabi_d2ulz>
 8000f20:	4602      	mov	r2, r0
 8000f22:	460b      	mov	r3, r1
 8000f24:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
				for (int i = 0; (i < numbits); i++) {
 8000f28:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8000f32:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8000f36:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	dbc1      	blt.n	8000ec2 <Lfsr+0x296>
				}


				printf("\n\r\n\r***************************************************************");
 8000f3e:	4859      	ldr	r0, [pc, #356]	; (80010a4 <Lfsr+0x478>)
 8000f40:	f004 fc90 	bl	8005864 <printf>
				printf("\n\r\t*\t RESUMEN INICIAL DE LA SECUENCIA \t*\n\r");
 8000f44:	4858      	ldr	r0, [pc, #352]	; (80010a8 <Lfsr+0x47c>)
 8000f46:	f004 fc8d 	bl	8005864 <printf>
				printf("***************************************************************");
 8000f4a:	4858      	ldr	r0, [pc, #352]	; (80010ac <Lfsr+0x480>)
 8000f4c:	f004 fc8a 	bl	8005864 <printf>
				printf("\n\rNumero de bits termino de realimentacion: %d \n\r",numbits);
 8000f50:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8000f54:	4856      	ldr	r0, [pc, #344]	; (80010b0 <Lfsr+0x484>)
 8000f56:	f004 fc85 	bl	8005864 <printf>
				printf("Funcion de realimentacion: BIN ");
 8000f5a:	4856      	ldr	r0, [pc, #344]	; (80010b4 <Lfsr+0x488>)
 8000f5c:	f004 fc82 	bl	8005864 <printf>

				printf("\n\rNumero de bits termino de realimentacion: %d \n\r",numbits);
 8000f60:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8000f64:	4852      	ldr	r0, [pc, #328]	; (80010b0 <Lfsr+0x484>)
 8000f66:	f004 fc7d 	bl	8005864 <printf>
				printf("Funcion de realimentacion; ");
 8000f6a:	4853      	ldr	r0, [pc, #332]	; (80010b8 <Lfsr+0x48c>)
 8000f6c:	f004 fc7a 	bl	8005864 <printf>
				itoa(taps, (char*) buffer_lfsr, 2);
 8000f70:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000f74:	f107 011c 	add.w	r1, r7, #28
 8000f78:	2202      	movs	r2, #2
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f004 fc58 	bl	8005830 <itoa>
				printf("%s", buffer_lfsr);
 8000f80:	f107 031c 	add.w	r3, r7, #28
 8000f84:	4619      	mov	r1, r3
 8000f86:	4842      	ldr	r0, [pc, #264]	; (8001090 <Lfsr+0x464>)
 8000f88:	f004 fc6c 	bl	8005864 <printf>
				printf(" - ");
 8000f8c:	484b      	ldr	r0, [pc, #300]	; (80010bc <Lfsr+0x490>)
 8000f8e:	f004 fc69 	bl	8005864 <printf>
				itoa(taps, (char*) buffer_lfsr, 16);
 8000f92:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000f96:	f107 011c 	add.w	r1, r7, #28
 8000f9a:	2210      	movs	r2, #16
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f004 fc47 	bl	8005830 <itoa>
				printf("%s", buffer_lfsr);
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4839      	ldr	r0, [pc, #228]	; (8001090 <Lfsr+0x464>)
 8000faa:	f004 fc5b 	bl	8005864 <printf>

				printf("\n\rValor inicial - Semilla : ");
 8000fae:	4844      	ldr	r0, [pc, #272]	; (80010c0 <Lfsr+0x494>)
 8000fb0:	f004 fc58 	bl	8005864 <printf>
				itoa(usr, (char*) buffer_lfsr, 2);
 8000fb4:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000fb8:	f107 011c 	add.w	r1, r7, #28
 8000fbc:	2202      	movs	r2, #2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f004 fc36 	bl	8005830 <itoa>
				printf("%s", buffer_lfsr);
 8000fc4:	f107 031c 	add.w	r3, r7, #28
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4831      	ldr	r0, [pc, #196]	; (8001090 <Lfsr+0x464>)
 8000fcc:	f004 fc4a 	bl	8005864 <printf>
				printf(" - ");
 8000fd0:	483a      	ldr	r0, [pc, #232]	; (80010bc <Lfsr+0x490>)
 8000fd2:	f004 fc47 	bl	8005864 <printf>
				itoa(usr, (char*) buffer_lfsr, 16);
 8000fd6:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000fda:	f107 011c 	add.w	r1, r7, #28
 8000fde:	2210      	movs	r2, #16
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f004 fc25 	bl	8005830 <itoa>
				printf("%s", buffer_lfsr);
 8000fe6:	f107 031c 	add.w	r3, r7, #28
 8000fea:	4619      	mov	r1, r3
 8000fec:	4828      	ldr	r0, [pc, #160]	; (8001090 <Lfsr+0x464>)
 8000fee:	f004 fc39 	bl	8005864 <printf>

				uint64_t a = pow(2,numbits)-1;
 8000ff2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000ff6:	ee07 3a90 	vmov	s15, r3
 8000ffa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ffe:	eeb0 1b47 	vmov.f64	d1, d7
 8001002:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001006:	f00d fdb7 	bl	800eb78 <pow>
 800100a:	eeb0 7b40 	vmov.f64	d7, d0
 800100e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001012:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001016:	ec51 0b17 	vmov	r0, r1, d7
 800101a:	f7ff fb55 	bl	80006c8 <__aeabi_d2ulz>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
				printf("\n\rTotal de numeros esperados en la secuencia: %llu ", a);
 8001026:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 800102a:	4826      	ldr	r0, [pc, #152]	; (80010c4 <Lfsr+0x498>)
 800102c:	f004 fc1a 	bl	8005864 <printf>
				printf("\r\n");
 8001030:	4825      	ldr	r0, [pc, #148]	; (80010c8 <Lfsr+0x49c>)
 8001032:	f004 fc6f 	bl	8005914 <puts>

			}

			printf("\n\r");
 8001036:	4825      	ldr	r0, [pc, #148]	; (80010cc <Lfsr+0x4a0>)
 8001038:	f004 fc14 	bl	8005864 <printf>
			//////////////////////////////////////////////////////
			//Invertir el polinomio de acuerdo con los parámetros establecidos
				for (int w = 0; w < numbits; w++) {
 800103c:	2300      	movs	r3, #0
 800103e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001042:	e018      	b.n	8001076 <Lfsr+0x44a>
					aux[w] = pol[numbits - 1 - w];
 8001044:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001048:	1e5a      	subs	r2, r3, #1
 800104a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8001054:	f5a2 728e 	sub.w	r2, r2, #284	; 0x11c
 8001058:	5cd1      	ldrb	r1, [r2, r3]
 800105a:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800105e:	f5a3 729e 	sub.w	r2, r3, #316	; 0x13c
 8001062:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001066:	4413      	add	r3, r2
 8001068:	460a      	mov	r2, r1
 800106a:	701a      	strb	r2, [r3, #0]
				for (int w = 0; w < numbits; w++) {
 800106c:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001070:	3301      	adds	r3, #1
 8001072:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001076:	f8d7 2158 	ldr.w	r2, [r7, #344]	; 0x158
 800107a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800107e:	429a      	cmp	r2, r3
 8001080:	dbe0      	blt.n	8001044 <Lfsr+0x418>
				}

				for (int w = 0; w < numbits; w++) {
 8001082:	2300      	movs	r3, #0
 8001084:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001088:	e038      	b.n	80010fc <Lfsr+0x4d0>
 800108a:	bf00      	nop
 800108c:	0800fb48 	.word	0x0800fb48
 8001090:	0800fb78 	.word	0x0800fb78
 8001094:	0800fb7c 	.word	0x0800fb7c
 8001098:	0800fba0 	.word	0x0800fba0
 800109c:	20000a24 	.word	0x20000a24
 80010a0:	0800fbd0 	.word	0x0800fbd0
 80010a4:	0800fc0c 	.word	0x0800fc0c
 80010a8:	0800fc50 	.word	0x0800fc50
 80010ac:	0800fc7c 	.word	0x0800fc7c
 80010b0:	0800fcbc 	.word	0x0800fcbc
 80010b4:	0800fcf0 	.word	0x0800fcf0
 80010b8:	0800fd10 	.word	0x0800fd10
 80010bc:	0800fd2c 	.word	0x0800fd2c
 80010c0:	0800fd30 	.word	0x0800fd30
 80010c4:	0800fd50 	.word	0x0800fd50
 80010c8:	0800fd84 	.word	0x0800fd84
 80010cc:	0800fd88 	.word	0x0800fd88
					pol[w] = aux[w];
 80010d0:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80010d4:	f5a3 729e 	sub.w	r2, r3, #316	; 0x13c
 80010d8:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80010dc:	4413      	add	r3, r2
 80010de:	7819      	ldrb	r1, [r3, #0]
 80010e0:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80010e4:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 80010e8:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80010ec:	4413      	add	r3, r2
 80010ee:	460a      	mov	r2, r1
 80010f0:	701a      	strb	r2, [r3, #0]
				for (int w = 0; w < numbits; w++) {
 80010f2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80010f6:	3301      	adds	r3, #1
 80010f8:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80010fc:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8001100:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001104:	429a      	cmp	r2, r3
 8001106:	dbe3      	blt.n	80010d0 <Lfsr+0x4a4>
				}

			uint64_t k = 0;
 8001108:	f04f 0200 	mov.w	r2, #0
 800110c:	f04f 0300 	mov.w	r3, #0
 8001110:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
			while (k < pow(2, numbits)) {
 8001114:	e170      	b.n	80013f8 <Lfsr+0x7cc>



				for (int i = 0; (i < numbits); i++) {
 8001116:	2300      	movs	r3, #0
 8001118:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800111c:	e027      	b.n	800116e <Lfsr+0x542>
					if (pol[i] == 1) {
 800111e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001122:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 8001126:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800112a:	4413      	add	r3, r2
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d10f      	bne.n	8001152 <Lfsr+0x526>
						xor[i] = seed[i];
 8001132:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001136:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800113a:	4413      	add	r3, r2
 800113c:	7819      	ldrb	r1, [r3, #0]
 800113e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001142:	f5a3 72ae 	sub.w	r2, r3, #348	; 0x15c
 8001146:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800114a:	4413      	add	r3, r2
 800114c:	460a      	mov	r2, r1
 800114e:	701a      	strb	r2, [r3, #0]
 8001150:	e008      	b.n	8001164 <Lfsr+0x538>
					} else {
						xor[i] = 0;
 8001152:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001156:	f5a3 72ae 	sub.w	r2, r3, #348	; 0x15c
 800115a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800115e:	4413      	add	r3, r2
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
				for (int i = 0; (i < numbits); i++) {
 8001164:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001168:	3301      	adds	r3, #1
 800116a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800116e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001172:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001176:	429a      	cmp	r2, r3
 8001178:	dbd1      	blt.n	800111e <Lfsr+0x4f2>
				}
				////////////////////////////////////////////////////////

				/////////////////////////////////////////////////////////////////////////////////
				//Determinar cuantos 1's tiene
				uint64_t res = 0;
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	f04f 0300 	mov.w	r3, #0
 8001182:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
				for (int i = 0; (i < numbits); i++) {
 8001186:	2300      	movs	r3, #0
 8001188:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800118c:	e018      	b.n	80011c0 <Lfsr+0x594>
					res = res + xor[i];
 800118e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001192:	f5a3 72ae 	sub.w	r2, r3, #348	; 0x15c
 8001196:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800119a:	4413      	add	r3, r2
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2200      	movs	r2, #0
 80011a2:	4698      	mov	r8, r3
 80011a4:	4691      	mov	r9, r2
 80011a6:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80011aa:	eb12 0a08 	adds.w	sl, r2, r8
 80011ae:	eb43 0b09 	adc.w	fp, r3, r9
 80011b2:	e9c7 ab4e 	strd	sl, fp, [r7, #312]	; 0x138
				for (int i = 0; (i < numbits); i++) {
 80011b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80011ba:	3301      	adds	r3, #1
 80011bc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80011c0:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80011c4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80011c8:	429a      	cmp	r2, r3
 80011ca:	dbe0      	blt.n	800118e <Lfsr+0x562>
				// Función utilizada en DEBUGG
				// HAL_UART_Transmit(&huart3, &res, sizeof(res), HAL_MAX_DELAY);//envia el valor de la suma para determinar valor XOR

				////////DETERMINAMOS SI ES PAR O IMPAR////////////////////////////////

				if (res % 2 == 0) {
 80011cc:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80011d0:	f002 0401 	and.w	r4, r2, #1
 80011d4:	2500      	movs	r5, #0
 80011d6:	ea54 0305 	orrs.w	r3, r4, r5
 80011da:	d106      	bne.n	80011ea <Lfsr+0x5be>
					res = 0;
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	f04f 0300 	mov.w	r3, #0
 80011e4:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
 80011e8:	e005      	b.n	80011f6 <Lfsr+0x5ca>
				} else {
					res = 1;
 80011ea:	f04f 0201 	mov.w	r2, #1
 80011ee:	f04f 0300 	mov.w	r3, #0
 80011f2:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
				}
				///////////////////////////////////////////////
				// HAL_UART_Transmit(&huart3, &res, sizeof(res), HAL_MAX_DELAY);

				///mover y poner el valor xor en la cabeza
				for (int i = numbits - 1; i > 0; i--) {
 80011f6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80011fa:	3b01      	subs	r3, #1
 80011fc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8001200:	e015      	b.n	800122e <Lfsr+0x602>
					seed[i] = seed[i - 1];
 8001202:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001206:	3b01      	subs	r3, #1
 8001208:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800120c:	f107 0210 	add.w	r2, r7, #16
 8001210:	4413      	add	r3, r2
 8001212:	f813 1cdc 	ldrb.w	r1, [r3, #-220]
 8001216:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800121a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800121e:	4413      	add	r3, r2
 8001220:	460a      	mov	r2, r1
 8001222:	701a      	strb	r2, [r3, #0]
				for (int i = numbits - 1; i > 0; i--) {
 8001224:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001228:	3b01      	subs	r3, #1
 800122a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800122e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001232:	2b00      	cmp	r3, #0
 8001234:	dce5      	bgt.n	8001202 <Lfsr+0x5d6>
				}

				seed[0] = res;
 8001236:	f897 3138 	ldrb.w	r3, [r7, #312]	; 0x138
 800123a:	f887 30ac 	strb.w	r3, [r7, #172]	; 0xac

				uint64_t usr = 0;
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	f04f 0300 	mov.w	r3, #0
 8001246:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
				for (int i = 0; (i < numbits); i++) {
 800124a:	2300      	movs	r3, #0
 800124c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001250:	e032      	b.n	80012b8 <Lfsr+0x68c>
					usr = usr + pow(2, ((numbits - 1) - i)) * seed[i];
 8001252:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8001256:	f7ff f9d1 	bl	80005fc <__aeabi_ul2d>
 800125a:	ec41 0b18 	vmov	d8, r0, r1
 800125e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001262:	1e5a      	subs	r2, r3, #1
 8001264:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	ee07 3a90 	vmov	s15, r3
 800126e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001272:	eeb0 1b47 	vmov.f64	d1, d7
 8001276:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800127a:	f00d fc7d 	bl	800eb78 <pow>
 800127e:	eeb0 6b40 	vmov.f64	d6, d0
 8001282:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001286:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800128a:	4413      	add	r3, r2
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	ee07 3a90 	vmov	s15, r3
 8001292:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001296:	ee26 7b07 	vmul.f64	d7, d6, d7
 800129a:	ee38 7b07 	vadd.f64	d7, d8, d7
 800129e:	ec51 0b17 	vmov	r0, r1, d7
 80012a2:	f7ff fa11 	bl	80006c8 <__aeabi_d2ulz>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
				for (int i = 0; (i < numbits); i++) {
 80012ae:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80012b2:	3301      	adds	r3, #1
 80012b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80012b8:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80012bc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80012c0:	429a      	cmp	r2, r3
 80012c2:	dbc6      	blt.n	8001252 <Lfsr+0x626>


				//itoa(usr, (char*) buffer_lfsr, 16);
				//printf("\n\r%s", buffer_lfsr);

				if(HAL_GPIO_ReadPin (GPIOC, btn_Pin)){
 80012c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012c8:	4888      	ldr	r0, [pc, #544]	; (80014ec <Lfsr+0x8c0>)
 80012ca:	f001 fc9d 	bl	8002c08 <HAL_GPIO_ReadPin>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00e      	beq.n	80012f2 <Lfsr+0x6c6>
					printf("\n\r\n\r***************************************************************");
 80012d4:	4886      	ldr	r0, [pc, #536]	; (80014f0 <Lfsr+0x8c4>)
 80012d6:	f004 fac5 	bl	8005864 <printf>
					printf("\n\r\t*\t DETENER LA SECUENCIA POR EL USUARIO\t*\n\r");
 80012da:	4886      	ldr	r0, [pc, #536]	; (80014f4 <Lfsr+0x8c8>)
 80012dc:	f004 fac2 	bl	8005864 <printf>
					printf("***************************************************************");
 80012e0:	4885      	ldr	r0, [pc, #532]	; (80014f8 <Lfsr+0x8cc>)
 80012e2:	f004 fabf 	bl	8005864 <printf>
					HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2101      	movs	r1, #1
 80012ea:	4884      	ldr	r0, [pc, #528]	; (80014fc <Lfsr+0x8d0>)
 80012ec:	f001 fca4 	bl	8002c38 <HAL_GPIO_WritePin>
					goto last;
 80012f0:	e09d      	b.n	800142e <Lfsr+0x802>
				}


				if (band == 1) {
 80012f2:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d103      	bne.n	8001302 <Lfsr+0x6d6>
					band = 2;
 80012fa:	2302      	movs	r3, #2
 80012fc:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
 8001300:	e022      	b.n	8001348 <Lfsr+0x71c>
				} else {
					band = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
					for (int i = 0; i < numbits; i++) {
 8001308:	2300      	movs	r3, #0
 800130a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800130e:	e015      	b.n	800133c <Lfsr+0x710>
						if (seed[i] != seed_init[i]) {
 8001310:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001314:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001318:	4413      	add	r3, r2
 800131a:	781a      	ldrb	r2, [r3, #0]
 800131c:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8001320:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001324:	440b      	add	r3, r1
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	429a      	cmp	r2, r3
 800132a:	d002      	beq.n	8001332 <Lfsr+0x706>
							band = 2;
 800132c:	2302      	movs	r3, #2
 800132e:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
					for (int i = 0; i < numbits; i++) {
 8001332:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001336:	3301      	adds	r3, #1
 8001338:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800133c:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8001340:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001344:	429a      	cmp	r2, r3
 8001346:	dbe3      	blt.n	8001310 <Lfsr+0x6e4>
						}
					}
				}

				if (band == 0) {
 8001348:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800134c:	2b00      	cmp	r3, #0
 800134e:	d124      	bne.n	800139a <Lfsr+0x76e>
					if (k == pow(2, numbits) - 2) {
 8001350:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 8001354:	f7ff f952 	bl	80005fc <__aeabi_ul2d>
 8001358:	ec41 0b18 	vmov	d8, r0, r1
 800135c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001360:	ee07 3a90 	vmov	s15, r3
 8001364:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001368:	eeb0 1b47 	vmov.f64	d1, d7
 800136c:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001370:	f00d fc02 	bl	800eb78 <pow>
 8001374:	eeb0 7b40 	vmov.f64	d7, d0
 8001378:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 800137c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001380:	eeb4 8b47 	vcmp.f64	d8, d7
 8001384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001388:	d103      	bne.n	8001392 <Lfsr+0x766>
						printf("\n\rMAXIMO\n\r");
 800138a:	485d      	ldr	r0, [pc, #372]	; (8001500 <Lfsr+0x8d4>)
 800138c:	f004 fa6a 	bl	8005864 <printf>
					} else {
						printf("\n\rNO MAX\n\r");
					}
					break;
 8001390:	e04d      	b.n	800142e <Lfsr+0x802>
						printf("\n\rNO MAX\n\r");
 8001392:	485c      	ldr	r0, [pc, #368]	; (8001504 <Lfsr+0x8d8>)
 8001394:	f004 fa66 	bl	8005864 <printf>
					break;
 8001398:	e049      	b.n	800142e <Lfsr+0x802>
				}
				if (band == 2 && k== pow(2, numbits) - 1) {
 800139a:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d11f      	bne.n	80013e2 <Lfsr+0x7b6>
 80013a2:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80013a6:	f7ff f929 	bl	80005fc <__aeabi_ul2d>
 80013aa:	ec41 0b18 	vmov	d8, r0, r1
 80013ae:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80013b2:	ee07 3a90 	vmov	s15, r3
 80013b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80013ba:	eeb0 1b47 	vmov.f64	d1, d7
 80013be:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 80013c2:	f00d fbd9 	bl	800eb78 <pow>
 80013c6:	eeb0 7b40 	vmov.f64	d7, d0
 80013ca:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80013ce:	ee37 7b46 	vsub.f64	d7, d7, d6
 80013d2:	eeb4 8b47 	vcmp.f64	d8, d7
 80013d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013da:	d102      	bne.n	80013e2 <Lfsr+0x7b6>
					printf("\n\rNO MAX\n\r");
 80013dc:	4849      	ldr	r0, [pc, #292]	; (8001504 <Lfsr+0x8d8>)
 80013de:	f004 fa41 	bl	8005864 <printf>
				}
				k++;
 80013e2:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 80013e6:	1c51      	adds	r1, r2, #1
 80013e8:	6039      	str	r1, [r7, #0]
 80013ea:	f143 0300 	adc.w	r3, r3, #0
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013f4:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
			while (k < pow(2, numbits)) {
 80013f8:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80013fc:	f7ff f8fe 	bl	80005fc <__aeabi_ul2d>
 8001400:	ec41 0b18 	vmov	d8, r0, r1
 8001404:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001408:	ee07 3a90 	vmov	s15, r3
 800140c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001410:	eeb0 1b47 	vmov.f64	d1, d7
 8001414:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001418:	f00d fbae 	bl	800eb78 <pow>
 800141c:	eeb0 7b40 	vmov.f64	d7, d0
 8001420:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8001424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001428:	f53f ae75 	bmi.w	8001116 <Lfsr+0x4ea>
			}
			last:
 800142c:	bf00      	nop
			printf("\n\r\n\r***************************************************************");
 800142e:	4830      	ldr	r0, [pc, #192]	; (80014f0 <Lfsr+0x8c4>)
 8001430:	f004 fa18 	bl	8005864 <printf>
			printf("\n\r\t*\t RESUMEN FINAL DE LA SECUENCIA \t*\n\r");
 8001434:	4834      	ldr	r0, [pc, #208]	; (8001508 <Lfsr+0x8dc>)
 8001436:	f004 fa15 	bl	8005864 <printf>
			printf("***************************************************************");
 800143a:	482f      	ldr	r0, [pc, #188]	; (80014f8 <Lfsr+0x8cc>)
 800143c:	f004 fa12 	bl	8005864 <printf>
			printf("\n\rNumero de bits termino de realimentacion: %d \n\r",numbits);
 8001440:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8001444:	4831      	ldr	r0, [pc, #196]	; (800150c <Lfsr+0x8e0>)
 8001446:	f004 fa0d 	bl	8005864 <printf>
			printf("Funcion de realimentacion: BIN ");
 800144a:	4831      	ldr	r0, [pc, #196]	; (8001510 <Lfsr+0x8e4>)
 800144c:	f004 fa0a 	bl	8005864 <printf>

			uint64_t usr = 0;
 8001450:	f04f 0200 	mov.w	r2, #0
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			for (int i = 0; (i < numbits); i++) {
 800145c:	2300      	movs	r3, #0
 800145e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001462:	e032      	b.n	80014ca <Lfsr+0x89e>
				usr = usr + pow(2, ((numbits - 1) - i)) * seed_init[i];
 8001464:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8001468:	f7ff f8c8 	bl	80005fc <__aeabi_ul2d>
 800146c:	ec41 0b18 	vmov	d8, r0, r1
 8001470:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001474:	1e5a      	subs	r2, r3, #1
 8001476:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	ee07 3a90 	vmov	s15, r3
 8001480:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001484:	eeb0 1b47 	vmov.f64	d1, d7
 8001488:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800148c:	f00d fb74 	bl	800eb78 <pow>
 8001490:	eeb0 6b40 	vmov.f64	d6, d0
 8001494:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001498:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800149c:	4413      	add	r3, r2
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	ee07 3a90 	vmov	s15, r3
 80014a4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80014a8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80014ac:	ee38 7b07 	vadd.f64	d7, d8, d7
 80014b0:	ec51 0b17 	vmov	r0, r1, d7
 80014b4:	f7ff f908 	bl	80006c8 <__aeabi_d2ulz>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			for (int i = 0; (i < numbits); i++) {
 80014c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80014c4:	3301      	adds	r3, #1
 80014c6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80014ca:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80014ce:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80014d2:	429a      	cmp	r2, r3
 80014d4:	dbc6      	blt.n	8001464 <Lfsr+0x838>
			}

			uint64_t taps = 0;
 80014d6:	f04f 0200 	mov.w	r2, #0
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108
			for (int i = 0; (i < numbits); i++) {
 80014e2:	2300      	movs	r3, #0
 80014e4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80014e8:	e04c      	b.n	8001584 <Lfsr+0x958>
 80014ea:	bf00      	nop
 80014ec:	40020800 	.word	0x40020800
 80014f0:	0800fc0c 	.word	0x0800fc0c
 80014f4:	0800fd8c 	.word	0x0800fd8c
 80014f8:	0800fc7c 	.word	0x0800fc7c
 80014fc:	40020400 	.word	0x40020400
 8001500:	0800fdbc 	.word	0x0800fdbc
 8001504:	0800fdc8 	.word	0x0800fdc8
 8001508:	0800fdd4 	.word	0x0800fdd4
 800150c:	0800fcbc 	.word	0x0800fcbc
 8001510:	0800fcf0 	.word	0x0800fcf0
				taps = taps + pow(2, (numbits-1)-i) * pol[(numbits-1)-i];
 8001514:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	; 0x108
 8001518:	f7ff f870 	bl	80005fc <__aeabi_ul2d>
 800151c:	ec41 0b18 	vmov	d8, r0, r1
 8001520:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001524:	1e5a      	subs	r2, r3, #1
 8001526:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	ee07 3a90 	vmov	s15, r3
 8001530:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001534:	eeb0 1b47 	vmov.f64	d1, d7
 8001538:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800153c:	f00d fb1c 	bl	800eb78 <pow>
 8001540:	eeb0 6b40 	vmov.f64	d6, d0
 8001544:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001548:	1e5a      	subs	r2, r3, #1
 800154a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8001554:	f5a2 728e 	sub.w	r2, r2, #284	; 0x11c
 8001558:	5cd3      	ldrb	r3, [r2, r3]
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001562:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001566:	ee38 7b07 	vadd.f64	d7, d8, d7
 800156a:	ec51 0b17 	vmov	r0, r1, d7
 800156e:	f7ff f8ab 	bl	80006c8 <__aeabi_d2ulz>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108
			for (int i = 0; (i < numbits); i++) {
 800157a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800157e:	3301      	adds	r3, #1
 8001580:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001584:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001588:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800158c:	429a      	cmp	r2, r3
 800158e:	dbc1      	blt.n	8001514 <Lfsr+0x8e8>

				for (int w = 0; w < numbits; w++) {
					pol[w] = aux[w];
				}
			 */
			itoa(taps, (char*) buffer_lfsr, 2);
 8001590:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001594:	f107 011c 	add.w	r1, r7, #28
 8001598:	2202      	movs	r2, #2
 800159a:	4618      	mov	r0, r3
 800159c:	f004 f948 	bl	8005830 <itoa>
			printf("%s", buffer_lfsr);
 80015a0:	f107 031c 	add.w	r3, r7, #28
 80015a4:	4619      	mov	r1, r3
 80015a6:	4854      	ldr	r0, [pc, #336]	; (80016f8 <Lfsr+0xacc>)
 80015a8:	f004 f95c 	bl	8005864 <printf>
			printf(" - HEX ");
 80015ac:	4853      	ldr	r0, [pc, #332]	; (80016fc <Lfsr+0xad0>)
 80015ae:	f004 f959 	bl	8005864 <printf>
			itoa(taps, (char*) buffer_lfsr, 16);
 80015b2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80015b6:	f107 011c 	add.w	r1, r7, #28
 80015ba:	2210      	movs	r2, #16
 80015bc:	4618      	mov	r0, r3
 80015be:	f004 f937 	bl	8005830 <itoa>
			printf("%s", buffer_lfsr);
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	4619      	mov	r1, r3
 80015c8:	484b      	ldr	r0, [pc, #300]	; (80016f8 <Lfsr+0xacc>)
 80015ca:	f004 f94b 	bl	8005864 <printf>

			printf("\n\rValor inicial - Semilla : ");
 80015ce:	484c      	ldr	r0, [pc, #304]	; (8001700 <Lfsr+0xad4>)
 80015d0:	f004 f948 	bl	8005864 <printf>
			itoa(usr, (char*) buffer_lfsr, 2);
 80015d4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80015d8:	f107 011c 	add.w	r1, r7, #28
 80015dc:	2202      	movs	r2, #2
 80015de:	4618      	mov	r0, r3
 80015e0:	f004 f926 	bl	8005830 <itoa>
			printf("%s", buffer_lfsr);
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	4619      	mov	r1, r3
 80015ea:	4843      	ldr	r0, [pc, #268]	; (80016f8 <Lfsr+0xacc>)
 80015ec:	f004 f93a 	bl	8005864 <printf>
			printf(" - ");
 80015f0:	4844      	ldr	r0, [pc, #272]	; (8001704 <Lfsr+0xad8>)
 80015f2:	f004 f937 	bl	8005864 <printf>
			itoa(usr, (char*) buffer_lfsr, 16);
 80015f6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80015fa:	f107 011c 	add.w	r1, r7, #28
 80015fe:	2210      	movs	r2, #16
 8001600:	4618      	mov	r0, r3
 8001602:	f004 f915 	bl	8005830 <itoa>
			printf("%s", buffer_lfsr);
 8001606:	f107 031c 	add.w	r3, r7, #28
 800160a:	4619      	mov	r1, r3
 800160c:	483a      	ldr	r0, [pc, #232]	; (80016f8 <Lfsr+0xacc>)
 800160e:	f004 f929 	bl	8005864 <printf>


			printf("\n\rNumero de valores calculados en la secuencia: %llu ", k+1);
 8001612:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 8001616:	1c51      	adds	r1, r2, #1
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	f143 0300 	adc.w	r3, r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001624:	4838      	ldr	r0, [pc, #224]	; (8001708 <Lfsr+0xadc>)
 8001626:	f004 f91d 	bl	8005864 <printf>
			if (band == 0) {
 800162a:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800162e:	2b00      	cmp	r3, #0
 8001630:	d12d      	bne.n	800168e <Lfsr+0xa62>
				if (k == pow(2, numbits) - 2) {
 8001632:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 8001636:	f7fe ffe1 	bl	80005fc <__aeabi_ul2d>
 800163a:	ec41 0b18 	vmov	d8, r0, r1
 800163e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001642:	ee07 3a90 	vmov	s15, r3
 8001646:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800164a:	eeb0 1b47 	vmov.f64	d1, d7
 800164e:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001652:	f00d fa91 	bl	800eb78 <pow>
 8001656:	eeb0 7b40 	vmov.f64	d7, d0
 800165a:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 800165e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001662:	eeb4 8b47 	vcmp.f64	d8, d7
 8001666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166a:	d108      	bne.n	800167e <Lfsr+0xa52>
					HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800166c:	2201      	movs	r2, #1
 800166e:	2101      	movs	r1, #1
 8001670:	4826      	ldr	r0, [pc, #152]	; (800170c <Lfsr+0xae0>)
 8001672:	f001 fae1 	bl	8002c38 <HAL_GPIO_WritePin>
					printf("\n\rMAXIMO\n\r");
 8001676:	4826      	ldr	r0, [pc, #152]	; (8001710 <Lfsr+0xae4>)
 8001678:	f004 f8f4 	bl	8005864 <printf>
 800167c:	e007      	b.n	800168e <Lfsr+0xa62>
				} else {
					HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2101      	movs	r1, #1
 8001682:	4822      	ldr	r0, [pc, #136]	; (800170c <Lfsr+0xae0>)
 8001684:	f001 fad8 	bl	8002c38 <HAL_GPIO_WritePin>
					printf("\n\rNO MAX\n\r");
 8001688:	4822      	ldr	r0, [pc, #136]	; (8001714 <Lfsr+0xae8>)
 800168a:	f004 f8eb 	bl	8005864 <printf>
				}
			}
			if (band == 2 && k== pow(2, numbits) - 1) {
 800168e:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8001692:	2b02      	cmp	r3, #2
 8001694:	d124      	bne.n	80016e0 <Lfsr+0xab4>
 8001696:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 800169a:	f7fe ffaf 	bl	80005fc <__aeabi_ul2d>
 800169e:	ec41 0b18 	vmov	d8, r0, r1
 80016a2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80016a6:	ee07 3a90 	vmov	s15, r3
 80016aa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80016ae:	eeb0 1b47 	vmov.f64	d1, d7
 80016b2:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 80016b6:	f00d fa5f 	bl	800eb78 <pow>
 80016ba:	eeb0 7b40 	vmov.f64	d7, d0
 80016be:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80016c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80016c6:	eeb4 8b47 	vcmp.f64	d8, d7
 80016ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ce:	d107      	bne.n	80016e0 <Lfsr+0xab4>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	2101      	movs	r1, #1
 80016d4:	480d      	ldr	r0, [pc, #52]	; (800170c <Lfsr+0xae0>)
 80016d6:	f001 faaf 	bl	8002c38 <HAL_GPIO_WritePin>
				printf("\n\rNO MAX\n\r");
 80016da:	480e      	ldr	r0, [pc, #56]	; (8001714 <Lfsr+0xae8>)
 80016dc:	f004 f8c2 	bl	8005864 <printf>
			}
			printf("\n\r***************************************************************\n\r");
 80016e0:	480d      	ldr	r0, [pc, #52]	; (8001718 <Lfsr+0xaec>)
 80016e2:	f004 f8bf 	bl	8005864 <printf>




			}
 80016e6:	bf00      	nop
 80016e8:	f507 77c4 	add.w	r7, r7, #392	; 0x188
 80016ec:	46bd      	mov	sp, r7
 80016ee:	ecbd 8b02 	vpop	{d8}
 80016f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016f6:	bf00      	nop
 80016f8:	0800fb78 	.word	0x0800fb78
 80016fc:	0800fe00 	.word	0x0800fe00
 8001700:	0800fd30 	.word	0x0800fd30
 8001704:	0800fd2c 	.word	0x0800fd2c
 8001708:	0800fe08 	.word	0x0800fe08
 800170c:	40020400 	.word	0x40020400
 8001710:	0800fdbc 	.word	0x0800fdbc
 8001714:	0800fdc8 	.word	0x0800fdc8
 8001718:	0800fe40 	.word	0x0800fe40

0800171c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b0b6      	sub	sp, #216	; 0xd8
 8001720:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001722:	f000 fec4 	bl	80024ae <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001726:	f000 fb53 	bl	8001dd0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800172a:	f000 fc3f 	bl	8001fac <MX_GPIO_Init>
	MX_USART3_UART_Init();
 800172e:	f000 fc0d 	bl	8001f4c <MX_USART3_UART_Init>
	MX_TIM2_Init();
 8001732:	f000 fbbd 	bl	8001eb0 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

	RetargetInit(&huart3);
 8001736:	48ca      	ldr	r0, [pc, #808]	; (8001a60 <main+0x344>)
 8001738:	f000 fca4 	bl	8002084 <RetargetInit>
	/* USER CODE BEGIN WHILE */




	uint8_t rx[2]={0};
 800173c:	2300      	movs	r3, #0
 800173e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
	uint8_t buffin[100]={0};
 8001742:	2300      	movs	r3, #0
 8001744:	643b      	str	r3, [r7, #64]	; 0x40
 8001746:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800174a:	2260      	movs	r2, #96	; 0x60
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f004 f880 	bl	8005854 <memset>

	char saludo[] = "jhan";
 8001754:	4ac3      	ldr	r2, [pc, #780]	; (8001a64 <main+0x348>)
 8001756:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800175a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800175e:	6018      	str	r0, [r3, #0]
 8001760:	3304      	adds	r3, #4
 8001762:	7019      	strb	r1, [r3, #0]
	char help[] = "help";
 8001764:	4ac0      	ldr	r2, [pc, #768]	; (8001a68 <main+0x34c>)
 8001766:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800176a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800176e:	6018      	str	r0, [r3, #0]
 8001770:	3304      	adds	r3, #4
 8001772:	7019      	strb	r1, [r3, #0]
	char temp[] = "temp";
 8001774:	4abd      	ldr	r2, [pc, #756]	; (8001a6c <main+0x350>)
 8001776:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800177a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800177e:	6018      	str	r0, [r3, #0]
 8001780:	3304      	adds	r3, #4
 8001782:	7019      	strb	r1, [r3, #0]
	char ledc[] = "ledc";
 8001784:	4aba      	ldr	r2, [pc, #744]	; (8001a70 <main+0x354>)
 8001786:	f107 0320 	add.w	r3, r7, #32
 800178a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800178e:	6018      	str	r0, [r3, #0]
 8001790:	3304      	adds	r3, #4
 8001792:	7019      	strb	r1, [r3, #0]
	char lfsr[] = "lfsr";
 8001794:	4ab7      	ldr	r2, [pc, #732]	; (8001a74 <main+0x358>)
 8001796:	f107 0318 	add.w	r3, r7, #24
 800179a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800179e:	6018      	str	r0, [r3, #0]
 80017a0:	3304      	adds	r3, #4
 80017a2:	7019      	strb	r1, [r3, #0]
	char time[] = "time";
 80017a4:	4ab4      	ldr	r2, [pc, #720]	; (8001a78 <main+0x35c>)
 80017a6:	f107 0310 	add.w	r3, r7, #16
 80017aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ae:	6018      	str	r0, [r3, #0]
 80017b0:	3304      	adds	r3, #4
 80017b2:	7019      	strb	r1, [r3, #0]
	char rege[] = "rege";
 80017b4:	4ab1      	ldr	r2, [pc, #708]	; (8001a7c <main+0x360>)
 80017b6:	f107 0308 	add.w	r3, r7, #8
 80017ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017be:	6018      	str	r0, [r3, #0]
 80017c0:	3304      	adds	r3, #4
 80017c2:	7019      	strb	r1, [r3, #0]
	char prin[] = "prin";
 80017c4:	4aae      	ldr	r2, [pc, #696]	; (8001a80 <main+0x364>)
 80017c6:	463b      	mov	r3, r7
 80017c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017cc:	6018      	str	r0, [r3, #0]
 80017ce:	3304      	adds	r3, #4
 80017d0:	7019      	strb	r1, [r3, #0]

	uint8_t i = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7

	while (1)
	{

//////////////////////////RECIBIMOS EL TECLADO/////////////////////////
				while(rx[0] != 0x0A){
 80017d8:	e014      	b.n	8001804 <main+0xe8>
					  HAL_UART_Receive(&huart3, rx, 1, HAL_MAX_DELAY);
 80017da:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	2201      	movs	r2, #1
 80017e4:	489e      	ldr	r0, [pc, #632]	; (8001a60 <main+0x344>)
 80017e6:	f002 ff48 	bl	800467a <HAL_UART_Receive>
					  buffin[i]=rx[0];
 80017ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80017ee:	f897 20a4 	ldrb.w	r2, [r7, #164]	; 0xa4
 80017f2:	33d8      	adds	r3, #216	; 0xd8
 80017f4:	443b      	add	r3, r7
 80017f6:	f803 2c98 	strb.w	r2, [r3, #-152]
					  i++;
 80017fa:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80017fe:	3301      	adds	r3, #1
 8001800:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
				while(rx[0] != 0x0A){
 8001804:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8001808:	2b0a      	cmp	r3, #10
 800180a:	d1e6      	bne.n	80017da <main+0xbe>
				  }
//////////////////////////TRANSMITIMOS LO QUE RECIBIMOS DEL TECLADO, SOLO PARA PROBAR, LUEGO SE QUITA//////
				  HAL_UART_Transmit(&huart3, buffin, i, HAL_MAX_DELAY);
 800180c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8001810:	b29a      	uxth	r2, r3
 8001812:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	4891      	ldr	r0, [pc, #580]	; (8001a60 <main+0x344>)
 800181c:	f002 feaa 	bl	8004574 <HAL_UART_Transmit>
				  i=0;
 8001820:	2300      	movs	r3, #0
 8001822:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
				  rx[0]=0;
 8001826:	2300      	movs	r3, #0
 8001828:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
//////////////////////DETERMINAMOS QUÉ COMANDO RECIBIMOS////////////////
				  /////FALTA PONER LA PARTE DE PROCESAR EL PARÁMETRO
				  ///// ES SOLO PARA TENER LISTA LA PARTE DE TERMINAR COMANDOS
				  if(!memcmp(buffin,saludo,strlen(saludo))){
 800182c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001830:	4618      	mov	r0, r3
 8001832:	f7fe fd05 	bl	8000240 <strlen>
 8001836:	4602      	mov	r2, r0
 8001838:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800183c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001840:	4618      	mov	r0, r3
 8001842:	f003 fff7 	bl	8005834 <memcmp>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d12b      	bne.n	80018a4 <main+0x188>

					  printf("es saludo\n\r");
 800184c:	488d      	ldr	r0, [pc, #564]	; (8001a84 <main+0x368>)
 800184e:	f004 f809 	bl	8005864 <printf>
					  printf(" %d\n",strlen(saludo));
 8001852:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001856:	4618      	mov	r0, r3
 8001858:	f7fe fcf2 	bl	8000240 <strlen>
 800185c:	4603      	mov	r3, r0
 800185e:	4619      	mov	r1, r3
 8001860:	4889      	ldr	r0, [pc, #548]	; (8001a88 <main+0x36c>)
 8001862:	f003 ffff 	bl	8005864 <printf>
					  printf(" %d\n",strlen((char*)buffin));
 8001866:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800186a:	4618      	mov	r0, r3
 800186c:	f7fe fce8 	bl	8000240 <strlen>
 8001870:	4603      	mov	r3, r0
 8001872:	4619      	mov	r1, r3
 8001874:	4884      	ldr	r0, [pc, #528]	; (8001a88 <main+0x36c>)
 8001876:	f003 fff5 	bl	8005864 <printf>

					  for(int w = 0; w<sizeof(buffin); w++){
 800187a:	2300      	movs	r3, #0
 800187c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001880:	e00b      	b.n	800189a <main+0x17e>
					 				  		  			  buffin[w]=0;}
 8001882:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001886:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800188a:	4413      	add	r3, r2
 800188c:	2200      	movs	r2, #0
 800188e:	701a      	strb	r2, [r3, #0]
					  for(int w = 0; w<sizeof(buffin); w++){
 8001890:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001894:	3301      	adds	r3, #1
 8001896:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800189a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800189e:	2b63      	cmp	r3, #99	; 0x63
 80018a0:	d9ef      	bls.n	8001882 <main+0x166>
 80018a2:	e7af      	b.n	8001804 <main+0xe8>
				  }


				  else if(!memcmp(buffin,help,strlen(help))){
 80018a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fcc9 	bl	8000240 <strlen>
 80018ae:	4602      	mov	r2, r0
 80018b0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80018b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018b8:	4618      	mov	r0, r3
 80018ba:	f003 ffbb 	bl	8005834 <memcmp>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f040 80a2 	bne.w	8001a0a <main+0x2ee>
					  printf("es help\n\r");
 80018c6:	4871      	ldr	r0, [pc, #452]	; (8001a8c <main+0x370>)
 80018c8:	f003 ffcc 	bl	8005864 <printf>
					  printf(" %d\n",strlen(help));
 80018cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7fe fcb5 	bl	8000240 <strlen>
 80018d6:	4603      	mov	r3, r0
 80018d8:	4619      	mov	r1, r3
 80018da:	486b      	ldr	r0, [pc, #428]	; (8001a88 <main+0x36c>)
 80018dc:	f003 ffc2 	bl	8005864 <printf>
					  printf(" %d\n",strlen((char*)buffin));
 80018e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe fcab 	bl	8000240 <strlen>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4619      	mov	r1, r3
 80018ee:	4866      	ldr	r0, [pc, #408]	; (8001a88 <main+0x36c>)
 80018f0:	f003 ffb8 	bl	8005864 <printf>


					  if((buffin[5]==0)&&(buffin[6]==0)){
 80018f4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d105      	bne.n	8001908 <main+0x1ec>
 80018fc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001900:	2b00      	cmp	r3, #0
 8001902:	d101      	bne.n	8001908 <main+0x1ec>
						  Help();
 8001904:	f7ff f8ac 	bl	8000a60 <Help>
					  }

					  if((buffin[5]=='t')&&(buffin[6]==0x65)&&(buffin[7]==0x6d)&&(buffin[8]==0x70)){
 8001908:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800190c:	2b74      	cmp	r3, #116	; 0x74
 800190e:	d10d      	bne.n	800192c <main+0x210>
 8001910:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001914:	2b65      	cmp	r3, #101	; 0x65
 8001916:	d109      	bne.n	800192c <main+0x210>
 8001918:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800191c:	2b6d      	cmp	r3, #109	; 0x6d
 800191e:	d105      	bne.n	800192c <main+0x210>
 8001920:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001924:	2b70      	cmp	r3, #112	; 0x70
 8001926:	d101      	bne.n	800192c <main+0x210>
						  H_Temp();
 8001928:	f7ff f902 	bl	8000b30 <H_Temp>
					  }

					  if((buffin[5]=='l')&&(buffin[6]=='e')&&(buffin[7]=='d')&&(buffin[8]=='c')){
 800192c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001930:	2b6c      	cmp	r3, #108	; 0x6c
 8001932:	d10d      	bne.n	8001950 <main+0x234>
 8001934:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001938:	2b65      	cmp	r3, #101	; 0x65
 800193a:	d109      	bne.n	8001950 <main+0x234>
 800193c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001940:	2b64      	cmp	r3, #100	; 0x64
 8001942:	d105      	bne.n	8001950 <main+0x234>
 8001944:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001948:	2b63      	cmp	r3, #99	; 0x63
 800194a:	d101      	bne.n	8001950 <main+0x234>
						  H_Ledc();
 800194c:	f7ff f8ba 	bl	8000ac4 <H_Ledc>
					  }

					  if((buffin[5]=='l')&&(buffin[6]=='f')&&(buffin[7]=='s')&&(buffin[8]=='r')){
 8001950:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001954:	2b6c      	cmp	r3, #108	; 0x6c
 8001956:	d10d      	bne.n	8001974 <main+0x258>
 8001958:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800195c:	2b66      	cmp	r3, #102	; 0x66
 800195e:	d109      	bne.n	8001974 <main+0x258>
 8001960:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001964:	2b73      	cmp	r3, #115	; 0x73
 8001966:	d105      	bne.n	8001974 <main+0x258>
 8001968:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800196c:	2b72      	cmp	r3, #114	; 0x72
 800196e:	d101      	bne.n	8001974 <main+0x258>
						  H_Lfsr();
 8001970:	f7ff f93a 	bl	8000be8 <H_Lfsr>
					  }

					  if((buffin[5]==0x74)&&(buffin[6]==0x69)&&(buffin[7]==0x6d)&&(buffin[8]==0x65)){
 8001974:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001978:	2b74      	cmp	r3, #116	; 0x74
 800197a:	d10d      	bne.n	8001998 <main+0x27c>
 800197c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001980:	2b69      	cmp	r3, #105	; 0x69
 8001982:	d109      	bne.n	8001998 <main+0x27c>
 8001984:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001988:	2b6d      	cmp	r3, #109	; 0x6d
 800198a:	d105      	bne.n	8001998 <main+0x27c>
 800198c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001990:	2b65      	cmp	r3, #101	; 0x65
 8001992:	d101      	bne.n	8001998 <main+0x27c>
						  H_Time();
 8001994:	f7ff f8b4 	bl	8000b00 <H_Time>
					  }

					  if((buffin[5]==0x72)&&(buffin[6]==0x65)&&(buffin[7]==0x67)&&(buffin[8]==0x65)){
 8001998:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800199c:	2b72      	cmp	r3, #114	; 0x72
 800199e:	d10d      	bne.n	80019bc <main+0x2a0>
 80019a0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80019a4:	2b65      	cmp	r3, #101	; 0x65
 80019a6:	d109      	bne.n	80019bc <main+0x2a0>
 80019a8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80019ac:	2b67      	cmp	r3, #103	; 0x67
 80019ae:	d105      	bne.n	80019bc <main+0x2a0>
 80019b0:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80019b4:	2b65      	cmp	r3, #101	; 0x65
 80019b6:	d101      	bne.n	80019bc <main+0x2a0>
						  H_Rege();
 80019b8:	f7ff f8d2 	bl	8000b60 <H_Rege>
					  }

					  if((buffin[5]==0x70)&&(buffin[6]==0x72)&&(buffin[7]==0x69)&&(buffin[8]==0x6e)){
 80019bc:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80019c0:	2b70      	cmp	r3, #112	; 0x70
 80019c2:	d10d      	bne.n	80019e0 <main+0x2c4>
 80019c4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80019c8:	2b72      	cmp	r3, #114	; 0x72
 80019ca:	d109      	bne.n	80019e0 <main+0x2c4>
 80019cc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80019d0:	2b69      	cmp	r3, #105	; 0x69
 80019d2:	d105      	bne.n	80019e0 <main+0x2c4>
 80019d4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80019d8:	2b6e      	cmp	r3, #110	; 0x6e
 80019da:	d101      	bne.n	80019e0 <main+0x2c4>
						  H_Prin();
 80019dc:	f7ff f8e2 	bl	8000ba4 <H_Prin>





					  for(int w = 0; w<sizeof(buffin); w++){
 80019e0:	2300      	movs	r3, #0
 80019e2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80019e6:	e00b      	b.n	8001a00 <main+0x2e4>
					  					 			buffin[w]=0;}
 80019e8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80019ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80019f0:	4413      	add	r3, r2
 80019f2:	2200      	movs	r2, #0
 80019f4:	701a      	strb	r2, [r3, #0]
					  for(int w = 0; w<sizeof(buffin); w++){
 80019f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80019fa:	3301      	adds	r3, #1
 80019fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001a00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001a04:	2b63      	cmp	r3, #99	; 0x63
 8001a06:	d9ef      	bls.n	80019e8 <main+0x2cc>
 8001a08:	e6fc      	b.n	8001804 <main+0xe8>

				  }

				  else if(!memcmp(buffin,temp,strlen(temp))){
 8001a0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fc16 	bl	8000240 <strlen>
 8001a14:	4602      	mov	r2, r0
 8001a16:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001a1a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f003 ff08 	bl	8005834 <memcmp>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d145      	bne.n	8001ab6 <main+0x39a>
					  printf("es temp\n\r");
 8001a2a:	4819      	ldr	r0, [pc, #100]	; (8001a90 <main+0x374>)
 8001a2c:	f003 ff1a 	bl	8005864 <printf>
					  printf(" %d\n",strlen(temp));
 8001a30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7fe fc03 	bl	8000240 <strlen>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4812      	ldr	r0, [pc, #72]	; (8001a88 <main+0x36c>)
 8001a40:	f003 ff10 	bl	8005864 <printf>
					  printf(" %d\n",strlen((char*)buffin));
 8001a44:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fbf9 	bl	8000240 <strlen>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4619      	mov	r1, r3
 8001a52:	480d      	ldr	r0, [pc, #52]	; (8001a88 <main+0x36c>)
 8001a54:	f003 ff06 	bl	8005864 <printf>

					  //PONER LA FUNCION PARA LEER TEMPERATURA, YA QUE ACÁ NO SE RECIBE PARÁMETRO//

					  for(int w = 0; w<sizeof(buffin); w++){
 8001a58:	2300      	movs	r3, #0
 8001a5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001a5e:	e025      	b.n	8001aac <main+0x390>
 8001a60:	20000a24 	.word	0x20000a24
 8001a64:	0800ff20 	.word	0x0800ff20
 8001a68:	0800ff28 	.word	0x0800ff28
 8001a6c:	0800ff30 	.word	0x0800ff30
 8001a70:	0800ff38 	.word	0x0800ff38
 8001a74:	0800ff40 	.word	0x0800ff40
 8001a78:	0800ff48 	.word	0x0800ff48
 8001a7c:	0800ff50 	.word	0x0800ff50
 8001a80:	0800ff58 	.word	0x0800ff58
 8001a84:	0800fe84 	.word	0x0800fe84
 8001a88:	0800fe90 	.word	0x0800fe90
 8001a8c:	0800fe98 	.word	0x0800fe98
 8001a90:	0800fea4 	.word	0x0800fea4
													buffin[w]=0;
 8001a94:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001a98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001a9c:	4413      	add	r3, r2
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
					  for(int w = 0; w<sizeof(buffin); w++){
 8001aa2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001aac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001ab0:	2b63      	cmp	r3, #99	; 0x63
 8001ab2:	d9ef      	bls.n	8001a94 <main+0x378>
 8001ab4:	e6a6      	b.n	8001804 <main+0xe8>

					  }

				  }

				  else if(!memcmp(buffin,ledc,strlen(ledc))){
 8001ab6:	f107 0320 	add.w	r3, r7, #32
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fbc0 	bl	8000240 <strlen>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f107 0120 	add.w	r1, r7, #32
 8001ac6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001aca:	4618      	mov	r0, r3
 8001acc:	f003 feb2 	bl	8005834 <memcmp>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d145      	bne.n	8001b62 <main+0x446>
					  printf("es led\n\r");
 8001ad6:	48b4      	ldr	r0, [pc, #720]	; (8001da8 <main+0x68c>)
 8001ad8:	f003 fec4 	bl	8005864 <printf>
					  printf(" %d\n",strlen(ledc));
 8001adc:	f107 0320 	add.w	r3, r7, #32
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fbad 	bl	8000240 <strlen>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	4619      	mov	r1, r3
 8001aea:	48b0      	ldr	r0, [pc, #704]	; (8001dac <main+0x690>)
 8001aec:	f003 feba 	bl	8005864 <printf>
					  printf(" %d\n",strlen((char*)buffin));
 8001af0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7fe fba3 	bl	8000240 <strlen>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4619      	mov	r1, r3
 8001afe:	48ab      	ldr	r0, [pc, #684]	; (8001dac <main+0x690>)
 8001b00:	f003 feb0 	bl	8005864 <printf>

					  //PONER LA FUNCIÓN PARA CONFIGURAR LA FRECUANCIA DEL LED//


					  if((buffin[5]== 'o') && (buffin[6]== 'n')){
 8001b04:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001b08:	2b6f      	cmp	r3, #111	; 0x6f
 8001b0a:	d108      	bne.n	8001b1e <main+0x402>
 8001b0c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b10:	2b6e      	cmp	r3, #110	; 0x6e
 8001b12:	d104      	bne.n	8001b1e <main+0x402>
						  HAL_GPIO_WritePin(GPIOB, LED_Pin, GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	2101      	movs	r1, #1
 8001b18:	48a5      	ldr	r0, [pc, #660]	; (8001db0 <main+0x694>)
 8001b1a:	f001 f88d 	bl	8002c38 <HAL_GPIO_WritePin>
					  }

					  if((buffin[5] == 'o') && (buffin[6]=='f')){
 8001b1e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001b22:	2b6f      	cmp	r3, #111	; 0x6f
 8001b24:	d108      	bne.n	8001b38 <main+0x41c>
 8001b26:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b2a:	2b66      	cmp	r3, #102	; 0x66
 8001b2c:	d104      	bne.n	8001b38 <main+0x41c>
						  HAL_GPIO_WritePin(GPIOB, LED_Pin, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2101      	movs	r1, #1
 8001b32:	489f      	ldr	r0, [pc, #636]	; (8001db0 <main+0x694>)
 8001b34:	f001 f880 	bl	8002c38 <HAL_GPIO_WritePin>
					  }


					  for(int w = 0; w<sizeof(buffin); w++){
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001b3e:	e00b      	b.n	8001b58 <main+0x43c>
												buffin[w]=0;}
 8001b40:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001b44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001b48:	4413      	add	r3, r2
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
					  for(int w = 0; w<sizeof(buffin); w++){
 8001b4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001b52:	3301      	adds	r3, #1
 8001b54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001b58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001b5c:	2b63      	cmp	r3, #99	; 0x63
 8001b5e:	d9ef      	bls.n	8001b40 <main+0x424>
 8001b60:	e650      	b.n	8001804 <main+0xe8>
				  }




				  else if(!memcmp(buffin,lfsr,strlen(lfsr))){
 8001b62:	f107 0318 	add.w	r3, r7, #24
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fb6a 	bl	8000240 <strlen>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	f107 0118 	add.w	r1, r7, #24
 8001b72:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b76:	4618      	mov	r0, r3
 8001b78:	f003 fe5c 	bl	8005834 <memcmp>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d138      	bne.n	8001bf4 <main+0x4d8>
					  printf("es lfsr\n\r");
 8001b82:	488c      	ldr	r0, [pc, #560]	; (8001db4 <main+0x698>)
 8001b84:	f003 fe6e 	bl	8005864 <printf>
					  printf(" %d\n",strlen(lfsr));
 8001b88:	f107 0318 	add.w	r3, r7, #24
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe fb57 	bl	8000240 <strlen>
 8001b92:	4603      	mov	r3, r0
 8001b94:	4619      	mov	r1, r3
 8001b96:	4885      	ldr	r0, [pc, #532]	; (8001dac <main+0x690>)
 8001b98:	f003 fe64 	bl	8005864 <printf>
					  printf(" %d\n",strlen((char*)buffin));
 8001b9c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7fe fb4d 	bl	8000240 <strlen>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4880      	ldr	r0, [pc, #512]	; (8001dac <main+0x690>)
 8001bac:	f003 fe5a 	bl	8005864 <printf>

					  if(buffin[5]=='x'){
 8001bb0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001bb4:	2b78      	cmp	r3, #120	; 0x78
 8001bb6:	d101      	bne.n	8001bbc <main+0x4a0>

						 Lfsr();
 8001bb8:	f7ff f838 	bl	8000c2c <Lfsr>

					  }

					  if(buffin[5]=='p'){
 8001bbc:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001bc0:	2b70      	cmp	r3, #112	; 0x70
 8001bc2:	d102      	bne.n	8001bca <main+0x4ae>
						  printf("es lfsr con pagina\n\r");
 8001bc4:	487c      	ldr	r0, [pc, #496]	; (8001db8 <main+0x69c>)
 8001bc6:	f003 fe4d 	bl	8005864 <printf>
					  }



					  for(int w = 0; w<sizeof(buffin); w++){
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001bd0:	e00b      	b.n	8001bea <main+0x4ce>
					  							buffin[w]=0;}
 8001bd2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001bd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001bda:	4413      	add	r3, r2
 8001bdc:	2200      	movs	r2, #0
 8001bde:	701a      	strb	r2, [r3, #0]
					  for(int w = 0; w<sizeof(buffin); w++){
 8001be0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001be4:	3301      	adds	r3, #1
 8001be6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001bea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001bee:	2b63      	cmp	r3, #99	; 0x63
 8001bf0:	d9ef      	bls.n	8001bd2 <main+0x4b6>
 8001bf2:	e607      	b.n	8001804 <main+0xe8>

				  }



				  else if(!memcmp(buffin,time,strlen(time))){
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fb21 	bl	8000240 <strlen>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	f107 0110 	add.w	r1, r7, #16
 8001c04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f003 fe13 	bl	8005834 <memcmp>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d13c      	bne.n	8001c8e <main+0x572>
					  	  uint64_t r =0;
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 0300 	mov.w	r3, #0
 8001c1c:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
					  	  r = pow(2,32);
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	f04f 0301 	mov.w	r3, #1
 8001c28:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
				 		printf("es time\n\r");
 8001c2c:	4863      	ldr	r0, [pc, #396]	; (8001dbc <main+0x6a0>)
 8001c2e:	f003 fe19 	bl	8005864 <printf>
				 		printf(" %d\n",strlen(time));
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7fe fb02 	bl	8000240 <strlen>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	4619      	mov	r1, r3
 8001c40:	485a      	ldr	r0, [pc, #360]	; (8001dac <main+0x690>)
 8001c42:	f003 fe0f 	bl	8005864 <printf>
				 		printf(" %d\n",strlen((char*)buffin));
 8001c46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7fe faf8 	bl	8000240 <strlen>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4619      	mov	r1, r3
 8001c54:	4855      	ldr	r0, [pc, #340]	; (8001dac <main+0x690>)
 8001c56:	f003 fe05 	bl	8005864 <printf>
				 		printf(" %llu",r);
 8001c5a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001c5e:	4858      	ldr	r0, [pc, #352]	; (8001dc0 <main+0x6a4>)
 8001c60:	f003 fe00 	bl	8005864 <printf>



				 		for(int w = 0; w<sizeof(buffin); w++){
 8001c64:	2300      	movs	r3, #0
 8001c66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001c6a:	e00b      	b.n	8001c84 <main+0x568>
				 					  			buffin[w]=0;}
 8001c6c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c70:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c74:	4413      	add	r3, r2
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
				 		for(int w = 0; w<sizeof(buffin); w++){
 8001c7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c7e:	3301      	adds	r3, #1
 8001c80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001c84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c88:	2b63      	cmp	r3, #99	; 0x63
 8001c8a:	d9ef      	bls.n	8001c6c <main+0x550>
 8001c8c:	e5ba      	b.n	8001804 <main+0xe8>

				  }


				  else if(!memcmp(buffin,rege,strlen(rege))){
 8001c8e:	f107 0308 	add.w	r3, r7, #8
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fad4 	bl	8000240 <strlen>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	f107 0108 	add.w	r1, r7, #8
 8001c9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f003 fdc6 	bl	8005834 <memcmp>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d12b      	bne.n	8001d06 <main+0x5ea>
				  	printf("es rege\n\r");
 8001cae:	4845      	ldr	r0, [pc, #276]	; (8001dc4 <main+0x6a8>)
 8001cb0:	f003 fdd8 	bl	8005864 <printf>
				  	printf(" %d\n",strlen(rege));
 8001cb4:	f107 0308 	add.w	r3, r7, #8
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7fe fac1 	bl	8000240 <strlen>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	483a      	ldr	r0, [pc, #232]	; (8001dac <main+0x690>)
 8001cc4:	f003 fdce 	bl	8005864 <printf>
				  	printf(" %d\n",strlen((char*)buffin));
 8001cc8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe fab7 	bl	8000240 <strlen>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4835      	ldr	r0, [pc, #212]	; (8001dac <main+0x690>)
 8001cd8:	f003 fdc4 	bl	8005864 <printf>



				  	for(int w = 0; w<sizeof(buffin); w++){
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ce2:	e00b      	b.n	8001cfc <main+0x5e0>
				  				 			buffin[w]=0;}
 8001ce4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001ce8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001cec:	4413      	add	r3, r2
 8001cee:	2200      	movs	r2, #0
 8001cf0:	701a      	strb	r2, [r3, #0]
				  	for(int w = 0; w<sizeof(buffin); w++){
 8001cf2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001cfc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001d00:	2b63      	cmp	r3, #99	; 0x63
 8001d02:	d9ef      	bls.n	8001ce4 <main+0x5c8>
 8001d04:	e57e      	b.n	8001804 <main+0xe8>

				  }



				  else if(!memcmp(buffin,prin,strlen(prin))){
 8001d06:	463b      	mov	r3, r7
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fa99 	bl	8000240 <strlen>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	4639      	mov	r1, r7
 8001d12:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d16:	4618      	mov	r0, r3
 8001d18:	f003 fd8c 	bl	8005834 <memcmp>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d12a      	bne.n	8001d78 <main+0x65c>
				  	printf("es prin\n\r");
 8001d22:	4829      	ldr	r0, [pc, #164]	; (8001dc8 <main+0x6ac>)
 8001d24:	f003 fd9e 	bl	8005864 <printf>
				  	printf(" %d\n",strlen(prin));
 8001d28:	463b      	mov	r3, r7
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fa88 	bl	8000240 <strlen>
 8001d30:	4603      	mov	r3, r0
 8001d32:	4619      	mov	r1, r3
 8001d34:	481d      	ldr	r0, [pc, #116]	; (8001dac <main+0x690>)
 8001d36:	f003 fd95 	bl	8005864 <printf>
				  	printf(" %d\n",strlen((char*)buffin));
 8001d3a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fa7e 	bl	8000240 <strlen>
 8001d44:	4603      	mov	r3, r0
 8001d46:	4619      	mov	r1, r3
 8001d48:	4818      	ldr	r0, [pc, #96]	; (8001dac <main+0x690>)
 8001d4a:	f003 fd8b 	bl	8005864 <printf>



				  	for(int w = 0; w<sizeof(buffin); w++){
 8001d4e:	2300      	movs	r3, #0
 8001d50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001d54:	e00b      	b.n	8001d6e <main+0x652>
				  				 			buffin[w]=0;}
 8001d56:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001d5e:	4413      	add	r3, r2
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
				  	for(int w = 0; w<sizeof(buffin); w++){
 8001d64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001d68:	3301      	adds	r3, #1
 8001d6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001d6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001d72:	2b63      	cmp	r3, #99	; 0x63
 8001d74:	d9ef      	bls.n	8001d56 <main+0x63a>
 8001d76:	e545      	b.n	8001804 <main+0xe8>

				  }

				  else{
					  printf("ningun comando\n\r");
 8001d78:	4814      	ldr	r0, [pc, #80]	; (8001dcc <main+0x6b0>)
 8001d7a:	f003 fd73 	bl	8005864 <printf>
					  for(int w = 0; w<sizeof(buffin); w++){
 8001d7e:	2300      	movs	r3, #0
 8001d80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001d84:	e00b      	b.n	8001d9e <main+0x682>
					 				  		  			  buffin[w]=0;}
 8001d86:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001d8e:	4413      	add	r3, r2
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
					  for(int w = 0; w<sizeof(buffin); w++){
 8001d94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001d9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001da2:	2b63      	cmp	r3, #99	; 0x63
 8001da4:	d9ef      	bls.n	8001d86 <main+0x66a>
				while(rx[0] != 0x0A){
 8001da6:	e52d      	b.n	8001804 <main+0xe8>
 8001da8:	0800feb0 	.word	0x0800feb0
 8001dac:	0800fe90 	.word	0x0800fe90
 8001db0:	40020400 	.word	0x40020400
 8001db4:	0800febc 	.word	0x0800febc
 8001db8:	0800fec8 	.word	0x0800fec8
 8001dbc:	0800fee0 	.word	0x0800fee0
 8001dc0:	0800feec 	.word	0x0800feec
 8001dc4:	0800fef4 	.word	0x0800fef4
 8001dc8:	0800ff00 	.word	0x0800ff00
 8001dcc:	0800ff0c 	.word	0x0800ff0c

08001dd0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b094      	sub	sp, #80	; 0x50
 8001dd4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	2234      	movs	r2, #52	; 0x34
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f003 fd38 	bl	8005854 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de4:	f107 0308 	add.w	r3, r7, #8
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001df4:	4b2c      	ldr	r3, [pc, #176]	; (8001ea8 <SystemClock_Config+0xd8>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	4a2b      	ldr	r2, [pc, #172]	; (8001ea8 <SystemClock_Config+0xd8>)
 8001dfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	6413      	str	r3, [r2, #64]	; 0x40
 8001e00:	4b29      	ldr	r3, [pc, #164]	; (8001ea8 <SystemClock_Config+0xd8>)
 8001e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001e0c:	4b27      	ldr	r3, [pc, #156]	; (8001eac <SystemClock_Config+0xdc>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e14:	4a25      	ldr	r2, [pc, #148]	; (8001eac <SystemClock_Config+0xdc>)
 8001e16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e1a:	6013      	str	r3, [r2, #0]
 8001e1c:	4b23      	ldr	r3, [pc, #140]	; (8001eac <SystemClock_Config+0xdc>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e24:	603b      	str	r3, [r7, #0]
 8001e26:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e30:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e32:	2302      	movs	r3, #2
 8001e34:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e3a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 96;
 8001e40:	2360      	movs	r3, #96	; 0x60
 8001e42:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e44:	2302      	movs	r3, #2
 8001e46:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e48:	2304      	movs	r3, #4
 8001e4a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e50:	f107 031c 	add.w	r3, r7, #28
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 ff59 	bl	8002d0c <HAL_RCC_OscConfig>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001e60:	f000 f90a 	bl	8002078 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001e64:	f000 ff02 	bl	8002c6c <HAL_PWREx_EnableOverDrive>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <SystemClock_Config+0xa2>
	{
		Error_Handler();
 8001e6e:	f000 f903 	bl	8002078 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e72:	230f      	movs	r3, #15
 8001e74:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e76:	2302      	movs	r3, #2
 8001e78:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e82:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e88:	f107 0308 	add.w	r3, r7, #8
 8001e8c:	2103      	movs	r1, #3
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f001 f9ea 	bl	8003268 <HAL_RCC_ClockConfig>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <SystemClock_Config+0xce>
	{
		Error_Handler();
 8001e9a:	f000 f8ed 	bl	8002078 <Error_Handler>
	}
}
 8001e9e:	bf00      	nop
 8001ea0:	3750      	adds	r7, #80	; 0x50
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40007000 	.word	0x40007000

08001eb0 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b088      	sub	sp, #32
 8001eb4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eb6:	f107 0310 	add.w	r3, r7, #16
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	609a      	str	r2, [r3, #8]
 8001ec2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec4:	1d3b      	adds	r3, r7, #4
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001ece:	4b1e      	ldr	r3, [pc, #120]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001ed0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ed4:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 32000-1;
 8001ed6:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001ed8:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001edc:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ede:	4b1a      	ldr	r3, [pc, #104]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 5000-1;
 8001ee4:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001ee6:	f241 3287 	movw	r2, #4999	; 0x1387
 8001eea:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eec:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef2:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ef8:	4813      	ldr	r0, [pc, #76]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001efa:	f002 f803 	bl	8003f04 <HAL_TIM_Base_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM2_Init+0x58>
	{
		Error_Handler();
 8001f04:	f000 f8b8 	bl	8002078 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f0c:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f0e:	f107 0310 	add.w	r3, r7, #16
 8001f12:	4619      	mov	r1, r3
 8001f14:	480c      	ldr	r0, [pc, #48]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001f16:	f002 f84d 	bl	8003fb4 <HAL_TIM_ConfigClockSource>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM2_Init+0x74>
	{
		Error_Handler();
 8001f20:	f000 f8aa 	bl	8002078 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f24:	2300      	movs	r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4805      	ldr	r0, [pc, #20]	; (8001f48 <MX_TIM2_Init+0x98>)
 8001f32:	f002 fa43 	bl	80043bc <HAL_TIMEx_MasterConfigSynchronization>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM2_Init+0x90>
	{
		Error_Handler();
 8001f3c:	f000 f89c 	bl	8002078 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001f40:	bf00      	nop
 8001f42:	3720      	adds	r7, #32
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	200009d8 	.word	0x200009d8

08001f4c <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001f50:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f52:	4a15      	ldr	r2, [pc, #84]	; (8001fa8 <MX_USART3_UART_Init+0x5c>)
 8001f54:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 921600;
 8001f56:	4b13      	ldr	r3, [pc, #76]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f58:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001f5c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f5e:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001f64:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001f6a:	4b0e      	ldr	r3, [pc, #56]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001f70:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f72:	220c      	movs	r2, #12
 8001f74:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f76:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f7c:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f82:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f88:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f8e:	4805      	ldr	r0, [pc, #20]	; (8001fa4 <MX_USART3_UART_Init+0x58>)
 8001f90:	f002 faa2 	bl	80044d8 <HAL_UART_Init>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_USART3_UART_Init+0x52>
	{
		Error_Handler();
 8001f9a:	f000 f86d 	bl	8002078 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000a24 	.word	0x20000a24
 8001fa8:	40004800 	.word	0x40004800

08001fac <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	; 0x28
 8001fb0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb2:	f107 0314 	add.w	r3, r7, #20
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
 8001fbe:	60da      	str	r2, [r3, #12]
 8001fc0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001fc2:	4b2a      	ldr	r3, [pc, #168]	; (800206c <MX_GPIO_Init+0xc0>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	4a29      	ldr	r2, [pc, #164]	; (800206c <MX_GPIO_Init+0xc0>)
 8001fc8:	f043 0304 	orr.w	r3, r3, #4
 8001fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fce:	4b27      	ldr	r3, [pc, #156]	; (800206c <MX_GPIO_Init+0xc0>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	f003 0304 	and.w	r3, r3, #4
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001fda:	4b24      	ldr	r3, [pc, #144]	; (800206c <MX_GPIO_Init+0xc0>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	4a23      	ldr	r2, [pc, #140]	; (800206c <MX_GPIO_Init+0xc0>)
 8001fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe6:	4b21      	ldr	r3, [pc, #132]	; (800206c <MX_GPIO_Init+0xc0>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff2:	4b1e      	ldr	r3, [pc, #120]	; (800206c <MX_GPIO_Init+0xc0>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	4a1d      	ldr	r2, [pc, #116]	; (800206c <MX_GPIO_Init+0xc0>)
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	; (800206c <MX_GPIO_Init+0xc0>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800200a:	4b18      	ldr	r3, [pc, #96]	; (800206c <MX_GPIO_Init+0xc0>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	4a17      	ldr	r2, [pc, #92]	; (800206c <MX_GPIO_Init+0xc0>)
 8002010:	f043 0308 	orr.w	r3, r3, #8
 8002014:	6313      	str	r3, [r2, #48]	; 0x30
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <MX_GPIO_Init+0xc0>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	f003 0308 	and.w	r3, r3, #8
 800201e:	607b      	str	r3, [r7, #4]
 8002020:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002022:	2200      	movs	r2, #0
 8002024:	2101      	movs	r1, #1
 8002026:	4812      	ldr	r0, [pc, #72]	; (8002070 <MX_GPIO_Init+0xc4>)
 8002028:	f000 fe06 	bl	8002c38 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : btn_Pin */
	GPIO_InitStruct.Pin = btn_Pin;
 800202c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002030:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002036:	2302      	movs	r3, #2
 8002038:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(btn_GPIO_Port, &GPIO_InitStruct);
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	4619      	mov	r1, r3
 8002040:	480c      	ldr	r0, [pc, #48]	; (8002074 <MX_GPIO_Init+0xc8>)
 8002042:	f000 fc35 	bl	80028b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8002046:	2301      	movs	r3, #1
 8002048:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204a:	2301      	movs	r3, #1
 800204c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002056:	f107 0314 	add.w	r3, r7, #20
 800205a:	4619      	mov	r1, r3
 800205c:	4804      	ldr	r0, [pc, #16]	; (8002070 <MX_GPIO_Init+0xc4>)
 800205e:	f000 fc27 	bl	80028b0 <HAL_GPIO_Init>

}
 8002062:	bf00      	nop
 8002064:	3728      	adds	r7, #40	; 0x28
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40023800 	.word	0x40023800
 8002070:	40020400 	.word	0x40020400
 8002074:	40020800 	.word	0x40020800

08002078 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800207c:	b672      	cpsid	i
}
 800207e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002080:	e7fe      	b.n	8002080 <Error_Handler+0x8>
	...

08002084 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800208c:	4a07      	ldr	r2, [pc, #28]	; (80020ac <RetargetInit+0x28>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8002092:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <RetargetInit+0x2c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6898      	ldr	r0, [r3, #8]
 8002098:	2300      	movs	r3, #0
 800209a:	2202      	movs	r2, #2
 800209c:	2100      	movs	r1, #0
 800209e:	f003 fc53 	bl	8005948 <setvbuf>
}
 80020a2:	bf00      	nop
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000aac 	.word	0x20000aac
 80020b0:	2000000c 	.word	0x2000000c

080020b4 <_isatty>:

int _isatty(int fd) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	db04      	blt.n	80020cc <_isatty+0x18>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	dc01      	bgt.n	80020cc <_isatty+0x18>
    return 1;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e005      	b.n	80020d8 <_isatty+0x24>

  errno = EBADF;
 80020cc:	f003 fb6e 	bl	80057ac <__errno>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2209      	movs	r2, #9
 80020d4:	601a      	str	r2, [r3, #0]
  return 0;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <_write>:

int _write(int fd, char* ptr, int len) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d002      	beq.n	80020f8 <_write+0x18>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d111      	bne.n	800211c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80020f8:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <_write+0x54>)
 80020fa:	6818      	ldr	r0, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	b29a      	uxth	r2, r3
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
 8002104:	68b9      	ldr	r1, [r7, #8]
 8002106:	f002 fa35 	bl	8004574 <HAL_UART_Transmit>
 800210a:	4603      	mov	r3, r0
 800210c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800210e:	7dfb      	ldrb	r3, [r7, #23]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <_write+0x38>
      return len;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	e008      	b.n	800212a <_write+0x4a>
    else
      return EIO;
 8002118:	2305      	movs	r3, #5
 800211a:	e006      	b.n	800212a <_write+0x4a>
  }
  errno = EBADF;
 800211c:	f003 fb46 	bl	80057ac <__errno>
 8002120:	4603      	mov	r3, r0
 8002122:	2209      	movs	r2, #9
 8002124:	601a      	str	r2, [r3, #0]
  return -1;
 8002126:	f04f 33ff 	mov.w	r3, #4294967295
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000aac 	.word	0x20000aac

08002138 <_close>:

int _close(int fd) {
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	db04      	blt.n	8002150 <_close+0x18>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b02      	cmp	r3, #2
 800214a:	dc01      	bgt.n	8002150 <_close+0x18>
    return 0;
 800214c:	2300      	movs	r3, #0
 800214e:	e006      	b.n	800215e <_close+0x26>

  errno = EBADF;
 8002150:	f003 fb2c 	bl	80057ac <__errno>
 8002154:	4603      	mov	r3, r0
 8002156:	2209      	movs	r2, #9
 8002158:	601a      	str	r2, [r3, #0]
  return -1;
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8002166:	b580      	push	{r7, lr}
 8002168:	b084      	sub	sp, #16
 800216a:	af00      	add	r7, sp, #0
 800216c:	60f8      	str	r0, [r7, #12]
 800216e:	60b9      	str	r1, [r7, #8]
 8002170:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8002172:	f003 fb1b 	bl	80057ac <__errno>
 8002176:	4603      	mov	r3, r0
 8002178:	2209      	movs	r2, #9
 800217a:	601a      	str	r2, [r3, #0]
  return -1;
 800217c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <_read>:

int _read(int fd, char* ptr, int len) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d110      	bne.n	80021bc <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800219a:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <_read+0x4c>)
 800219c:	6818      	ldr	r0, [r3, #0]
 800219e:	f04f 33ff 	mov.w	r3, #4294967295
 80021a2:	2201      	movs	r2, #1
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	f002 fa68 	bl	800467a <HAL_UART_Receive>
 80021aa:	4603      	mov	r3, r0
 80021ac:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80021ae:	7dfb      	ldrb	r3, [r7, #23]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <_read+0x30>
      return 1;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e008      	b.n	80021ca <_read+0x42>
    else
      return EIO;
 80021b8:	2305      	movs	r3, #5
 80021ba:	e006      	b.n	80021ca <_read+0x42>
  }
  errno = EBADF;
 80021bc:	f003 faf6 	bl	80057ac <__errno>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2209      	movs	r2, #9
 80021c4:	601a      	str	r2, [r3, #0]
  return -1;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	20000aac 	.word	0x20000aac

080021d8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	db08      	blt.n	80021fa <_fstat+0x22>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	dc05      	bgt.n	80021fa <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021f4:	605a      	str	r2, [r3, #4]
    return 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	e005      	b.n	8002206 <_fstat+0x2e>
  }

  errno = EBADF;
 80021fa:	f003 fad7 	bl	80057ac <__errno>
 80021fe:	4603      	mov	r3, r0
 8002200:	2209      	movs	r2, #9
 8002202:	601a      	str	r2, [r3, #0]
  return 0;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
	...

08002210 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002216:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <HAL_MspInit+0x44>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	4a0e      	ldr	r2, [pc, #56]	; (8002254 <HAL_MspInit+0x44>)
 800221c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002220:	6413      	str	r3, [r2, #64]	; 0x40
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <HAL_MspInit+0x44>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222e:	4b09      	ldr	r3, [pc, #36]	; (8002254 <HAL_MspInit+0x44>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002232:	4a08      	ldr	r2, [pc, #32]	; (8002254 <HAL_MspInit+0x44>)
 8002234:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002238:	6453      	str	r3, [r2, #68]	; 0x44
 800223a:	4b06      	ldr	r3, [pc, #24]	; (8002254 <HAL_MspInit+0x44>)
 800223c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002242:	603b      	str	r3, [r7, #0]
 8002244:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	40023800 	.word	0x40023800

08002258 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002268:	d10b      	bne.n	8002282 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800226a:	4b09      	ldr	r3, [pc, #36]	; (8002290 <HAL_TIM_Base_MspInit+0x38>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	4a08      	ldr	r2, [pc, #32]	; (8002290 <HAL_TIM_Base_MspInit+0x38>)
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	6413      	str	r3, [r2, #64]	; 0x40
 8002276:	4b06      	ldr	r3, [pc, #24]	; (8002290 <HAL_TIM_Base_MspInit+0x38>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002282:	bf00      	nop
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40023800 	.word	0x40023800

08002294 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b0ae      	sub	sp, #184	; 0xb8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022ac:	f107 0314 	add.w	r3, r7, #20
 80022b0:	2290      	movs	r2, #144	; 0x90
 80022b2:	2100      	movs	r1, #0
 80022b4:	4618      	mov	r0, r3
 80022b6:	f003 facd 	bl	8005854 <memset>
  if(huart->Instance==USART3)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a26      	ldr	r2, [pc, #152]	; (8002358 <HAL_UART_MspInit+0xc4>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d144      	bne.n	800234e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022c8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022ca:	2300      	movs	r3, #0
 80022cc:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4618      	mov	r0, r3
 80022d4:	f001 f9ee 	bl	80036b4 <HAL_RCCEx_PeriphCLKConfig>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80022de:	f7ff fecb 	bl	8002078 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80022e2:	4b1e      	ldr	r3, [pc, #120]	; (800235c <HAL_UART_MspInit+0xc8>)
 80022e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e6:	4a1d      	ldr	r2, [pc, #116]	; (800235c <HAL_UART_MspInit+0xc8>)
 80022e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ec:	6413      	str	r3, [r2, #64]	; 0x40
 80022ee:	4b1b      	ldr	r3, [pc, #108]	; (800235c <HAL_UART_MspInit+0xc8>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022fa:	4b18      	ldr	r3, [pc, #96]	; (800235c <HAL_UART_MspInit+0xc8>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	4a17      	ldr	r2, [pc, #92]	; (800235c <HAL_UART_MspInit+0xc8>)
 8002300:	f043 0308 	orr.w	r3, r3, #8
 8002304:	6313      	str	r3, [r2, #48]	; 0x30
 8002306:	4b15      	ldr	r3, [pc, #84]	; (800235c <HAL_UART_MspInit+0xc8>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	f003 0308 	and.w	r3, r3, #8
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002312:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002316:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002326:	2303      	movs	r3, #3
 8002328:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800232c:	2307      	movs	r3, #7
 800232e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002332:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002336:	4619      	mov	r1, r3
 8002338:	4809      	ldr	r0, [pc, #36]	; (8002360 <HAL_UART_MspInit+0xcc>)
 800233a:	f000 fab9 	bl	80028b0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	2027      	movs	r0, #39	; 0x27
 8002344:	f000 f9eb 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002348:	2027      	movs	r0, #39	; 0x27
 800234a:	f000 fa04 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800234e:	bf00      	nop
 8002350:	37b8      	adds	r7, #184	; 0xb8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40004800 	.word	0x40004800
 800235c:	40023800 	.word	0x40023800
 8002360:	40020c00 	.word	0x40020c00

08002364 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002368:	e7fe      	b.n	8002368 <NMI_Handler+0x4>

0800236a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800236a:	b480      	push	{r7}
 800236c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800236e:	e7fe      	b.n	800236e <HardFault_Handler+0x4>

08002370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002374:	e7fe      	b.n	8002374 <MemManage_Handler+0x4>

08002376 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800237a:	e7fe      	b.n	800237a <BusFault_Handler+0x4>

0800237c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002380:	e7fe      	b.n	8002380 <UsageFault_Handler+0x4>

08002382 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800239e:	b480      	push	{r7}
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b0:	f000 f8ba 	bl	8002528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023b4:	bf00      	nop
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80023bc:	4802      	ldr	r0, [pc, #8]	; (80023c8 <USART3_IRQHandler+0x10>)
 80023be:	f002 fa21 	bl	8004804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000a24 	.word	0x20000a24

080023cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023d4:	4a14      	ldr	r2, [pc, #80]	; (8002428 <_sbrk+0x5c>)
 80023d6:	4b15      	ldr	r3, [pc, #84]	; (800242c <_sbrk+0x60>)
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023e0:	4b13      	ldr	r3, [pc, #76]	; (8002430 <_sbrk+0x64>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d102      	bne.n	80023ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023e8:	4b11      	ldr	r3, [pc, #68]	; (8002430 <_sbrk+0x64>)
 80023ea:	4a12      	ldr	r2, [pc, #72]	; (8002434 <_sbrk+0x68>)
 80023ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ee:	4b10      	ldr	r3, [pc, #64]	; (8002430 <_sbrk+0x64>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4413      	add	r3, r2
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d207      	bcs.n	800240c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023fc:	f003 f9d6 	bl	80057ac <__errno>
 8002400:	4603      	mov	r3, r0
 8002402:	220c      	movs	r2, #12
 8002404:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295
 800240a:	e009      	b.n	8002420 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800240c:	4b08      	ldr	r3, [pc, #32]	; (8002430 <_sbrk+0x64>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002412:	4b07      	ldr	r3, [pc, #28]	; (8002430 <_sbrk+0x64>)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	4a05      	ldr	r2, [pc, #20]	; (8002430 <_sbrk+0x64>)
 800241c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800241e:	68fb      	ldr	r3, [r7, #12]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	20080000 	.word	0x20080000
 800242c:	00000400 	.word	0x00000400
 8002430:	20000ab0 	.word	0x20000ab0
 8002434:	20000af8 	.word	0x20000af8

08002438 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <SystemInit+0x20>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002442:	4a05      	ldr	r2, [pc, #20]	; (8002458 <SystemInit+0x20>)
 8002444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800245c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002494 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002460:	480d      	ldr	r0, [pc, #52]	; (8002498 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002462:	490e      	ldr	r1, [pc, #56]	; (800249c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002464:	4a0e      	ldr	r2, [pc, #56]	; (80024a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002468:	e002      	b.n	8002470 <LoopCopyDataInit>

0800246a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800246a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800246c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800246e:	3304      	adds	r3, #4

08002470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002474:	d3f9      	bcc.n	800246a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002476:	4a0b      	ldr	r2, [pc, #44]	; (80024a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002478:	4c0b      	ldr	r4, [pc, #44]	; (80024a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800247a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800247c:	e001      	b.n	8002482 <LoopFillZerobss>

0800247e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800247e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002480:	3204      	adds	r2, #4

08002482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002484:	d3fb      	bcc.n	800247e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002486:	f7ff ffd7 	bl	8002438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800248a:	f003 f995 	bl	80057b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800248e:	f7ff f945 	bl	800171c <main>
  bx  lr    
 8002492:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002494:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800249c:	200009bc 	.word	0x200009bc
  ldr r2, =_sidata
 80024a0:	08011d0c 	.word	0x08011d0c
  ldr r2, =_sbss
 80024a4:	200009bc 	.word	0x200009bc
  ldr r4, =_ebss
 80024a8:	20000af4 	.word	0x20000af4

080024ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024ac:	e7fe      	b.n	80024ac <ADC_IRQHandler>

080024ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b2:	2003      	movs	r0, #3
 80024b4:	f000 f928 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024b8:	2000      	movs	r0, #0
 80024ba:	f000 f805 	bl	80024c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024be:	f7ff fea7 	bl	8002210 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d0:	4b12      	ldr	r3, [pc, #72]	; (800251c <HAL_InitTick+0x54>)
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	4b12      	ldr	r3, [pc, #72]	; (8002520 <HAL_InitTick+0x58>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	4619      	mov	r1, r3
 80024da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024de:	fbb3 f3f1 	udiv	r3, r3, r1
 80024e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e6:	4618      	mov	r0, r3
 80024e8:	f000 f943 	bl	8002772 <HAL_SYSTICK_Config>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e00e      	b.n	8002514 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2b0f      	cmp	r3, #15
 80024fa:	d80a      	bhi.n	8002512 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024fc:	2200      	movs	r2, #0
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	f04f 30ff 	mov.w	r0, #4294967295
 8002504:	f000 f90b 	bl	800271e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002508:	4a06      	ldr	r2, [pc, #24]	; (8002524 <HAL_InitTick+0x5c>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800250e:	2300      	movs	r3, #0
 8002510:	e000      	b.n	8002514 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
}
 8002514:	4618      	mov	r0, r3
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000000 	.word	0x20000000
 8002520:	20000008 	.word	0x20000008
 8002524:	20000004 	.word	0x20000004

08002528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800252c:	4b06      	ldr	r3, [pc, #24]	; (8002548 <HAL_IncTick+0x20>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	461a      	mov	r2, r3
 8002532:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_IncTick+0x24>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4413      	add	r3, r2
 8002538:	4a04      	ldr	r2, [pc, #16]	; (800254c <HAL_IncTick+0x24>)
 800253a:	6013      	str	r3, [r2, #0]
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	20000008 	.word	0x20000008
 800254c:	20000ab4 	.word	0x20000ab4

08002550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  return uwTick;
 8002554:	4b03      	ldr	r3, [pc, #12]	; (8002564 <HAL_GetTick+0x14>)
 8002556:	681b      	ldr	r3, [r3, #0]
}
 8002558:	4618      	mov	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	20000ab4 	.word	0x20000ab4

08002568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <__NVIC_SetPriorityGrouping+0x40>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002584:	4013      	ands	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002590:	4b06      	ldr	r3, [pc, #24]	; (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 8002592:	4313      	orrs	r3, r2
 8002594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002596:	4a04      	ldr	r2, [pc, #16]	; (80025a8 <__NVIC_SetPriorityGrouping+0x40>)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	60d3      	str	r3, [r2, #12]
}
 800259c:	bf00      	nop
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	e000ed00 	.word	0xe000ed00
 80025ac:	05fa0000 	.word	0x05fa0000

080025b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b4:	4b04      	ldr	r3, [pc, #16]	; (80025c8 <__NVIC_GetPriorityGrouping+0x18>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	f003 0307 	and.w	r3, r3, #7
}
 80025be:	4618      	mov	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	db0b      	blt.n	80025f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	f003 021f 	and.w	r2, r3, #31
 80025e4:	4907      	ldr	r1, [pc, #28]	; (8002604 <__NVIC_EnableIRQ+0x38>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	2001      	movs	r0, #1
 80025ee:	fa00 f202 	lsl.w	r2, r0, r2
 80025f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025f6:	bf00      	nop
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	e000e100 	.word	0xe000e100

08002608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	6039      	str	r1, [r7, #0]
 8002612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002618:	2b00      	cmp	r3, #0
 800261a:	db0a      	blt.n	8002632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	b2da      	uxtb	r2, r3
 8002620:	490c      	ldr	r1, [pc, #48]	; (8002654 <__NVIC_SetPriority+0x4c>)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	0112      	lsls	r2, r2, #4
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	440b      	add	r3, r1
 800262c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002630:	e00a      	b.n	8002648 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	b2da      	uxtb	r2, r3
 8002636:	4908      	ldr	r1, [pc, #32]	; (8002658 <__NVIC_SetPriority+0x50>)
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	3b04      	subs	r3, #4
 8002640:	0112      	lsls	r2, r2, #4
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	440b      	add	r3, r1
 8002646:	761a      	strb	r2, [r3, #24]
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000e100 	.word	0xe000e100
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	; 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f1c3 0307 	rsb	r3, r3, #7
 8002676:	2b04      	cmp	r3, #4
 8002678:	bf28      	it	cs
 800267a:	2304      	movcs	r3, #4
 800267c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3304      	adds	r3, #4
 8002682:	2b06      	cmp	r3, #6
 8002684:	d902      	bls.n	800268c <NVIC_EncodePriority+0x30>
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3b03      	subs	r3, #3
 800268a:	e000      	b.n	800268e <NVIC_EncodePriority+0x32>
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	f04f 32ff 	mov.w	r2, #4294967295
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43da      	mvns	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	401a      	ands	r2, r3
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a4:	f04f 31ff 	mov.w	r1, #4294967295
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	fa01 f303 	lsl.w	r3, r1, r3
 80026ae:	43d9      	mvns	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b4:	4313      	orrs	r3, r2
         );
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3724      	adds	r7, #36	; 0x24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026d4:	d301      	bcc.n	80026da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026d6:	2301      	movs	r3, #1
 80026d8:	e00f      	b.n	80026fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026da:	4a0a      	ldr	r2, [pc, #40]	; (8002704 <SysTick_Config+0x40>)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3b01      	subs	r3, #1
 80026e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026e2:	210f      	movs	r1, #15
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	f7ff ff8e 	bl	8002608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ec:	4b05      	ldr	r3, [pc, #20]	; (8002704 <SysTick_Config+0x40>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f2:	4b04      	ldr	r3, [pc, #16]	; (8002704 <SysTick_Config+0x40>)
 80026f4:	2207      	movs	r2, #7
 80026f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	e000e010 	.word	0xe000e010

08002708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ff29 	bl	8002568 <__NVIC_SetPriorityGrouping>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
 800272a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002730:	f7ff ff3e 	bl	80025b0 <__NVIC_GetPriorityGrouping>
 8002734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	6978      	ldr	r0, [r7, #20]
 800273c:	f7ff ff8e 	bl	800265c <NVIC_EncodePriority>
 8002740:	4602      	mov	r2, r0
 8002742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002746:	4611      	mov	r1, r2
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ff5d 	bl	8002608 <__NVIC_SetPriority>
}
 800274e:	bf00      	nop
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ff31 	bl	80025cc <__NVIC_EnableIRQ>
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff ffa2 	bl	80026c4 <SysTick_Config>
 8002780:	4603      	mov	r3, r0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b084      	sub	sp, #16
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002796:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002798:	f7ff feda 	bl	8002550 <HAL_GetTick>
 800279c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d008      	beq.n	80027bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2280      	movs	r2, #128	; 0x80
 80027ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e052      	b.n	8002862 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 0216 	bic.w	r2, r2, #22
 80027ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695a      	ldr	r2, [r3, #20]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d103      	bne.n	80027ec <HAL_DMA_Abort+0x62>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d007      	beq.n	80027fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0208 	bic.w	r2, r2, #8
 80027fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f022 0201 	bic.w	r2, r2, #1
 800280a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800280c:	e013      	b.n	8002836 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800280e:	f7ff fe9f 	bl	8002550 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b05      	cmp	r3, #5
 800281a:	d90c      	bls.n	8002836 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2220      	movs	r2, #32
 8002820:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2203      	movs	r2, #3
 8002826:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e015      	b.n	8002862 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1e4      	bne.n	800280e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002848:	223f      	movs	r2, #63	; 0x3f
 800284a:	409a      	lsls	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d004      	beq.n	8002888 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2280      	movs	r2, #128	; 0x80
 8002882:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e00c      	b.n	80028a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2205      	movs	r2, #5
 800288c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f022 0201 	bic.w	r2, r2, #1
 800289e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
	...

080028b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b089      	sub	sp, #36	; 0x24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80028ca:	2300      	movs	r3, #0
 80028cc:	61fb      	str	r3, [r7, #28]
 80028ce:	e175      	b.n	8002bbc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80028d0:	2201      	movs	r2, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f040 8164 	bne.w	8002bb6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d005      	beq.n	8002906 <HAL_GPIO_Init+0x56>
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d130      	bne.n	8002968 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	2203      	movs	r2, #3
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800293c:	2201      	movs	r2, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f003 0201 	and.w	r2, r3, #1
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4313      	orrs	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0303 	and.w	r3, r3, #3
 8002970:	2b03      	cmp	r3, #3
 8002972:	d017      	beq.n	80029a4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	2203      	movs	r2, #3
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f003 0303 	and.w	r3, r3, #3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d123      	bne.n	80029f8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	08da      	lsrs	r2, r3, #3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3208      	adds	r2, #8
 80029b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	220f      	movs	r2, #15
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4013      	ands	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	08da      	lsrs	r2, r3, #3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3208      	adds	r2, #8
 80029f2:	69b9      	ldr	r1, [r7, #24]
 80029f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	2203      	movs	r2, #3
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0203 	and.w	r2, r3, #3
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 80be 	beq.w	8002bb6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a3a:	4b66      	ldr	r3, [pc, #408]	; (8002bd4 <HAL_GPIO_Init+0x324>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3e:	4a65      	ldr	r2, [pc, #404]	; (8002bd4 <HAL_GPIO_Init+0x324>)
 8002a40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a44:	6453      	str	r3, [r2, #68]	; 0x44
 8002a46:	4b63      	ldr	r3, [pc, #396]	; (8002bd4 <HAL_GPIO_Init+0x324>)
 8002a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a52:	4a61      	ldr	r2, [pc, #388]	; (8002bd8 <HAL_GPIO_Init+0x328>)
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	089b      	lsrs	r3, r3, #2
 8002a58:	3302      	adds	r3, #2
 8002a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	220f      	movs	r2, #15
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4013      	ands	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a58      	ldr	r2, [pc, #352]	; (8002bdc <HAL_GPIO_Init+0x32c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d037      	beq.n	8002aee <HAL_GPIO_Init+0x23e>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a57      	ldr	r2, [pc, #348]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d031      	beq.n	8002aea <HAL_GPIO_Init+0x23a>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a56      	ldr	r2, [pc, #344]	; (8002be4 <HAL_GPIO_Init+0x334>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d02b      	beq.n	8002ae6 <HAL_GPIO_Init+0x236>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a55      	ldr	r2, [pc, #340]	; (8002be8 <HAL_GPIO_Init+0x338>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d025      	beq.n	8002ae2 <HAL_GPIO_Init+0x232>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a54      	ldr	r2, [pc, #336]	; (8002bec <HAL_GPIO_Init+0x33c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d01f      	beq.n	8002ade <HAL_GPIO_Init+0x22e>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a53      	ldr	r2, [pc, #332]	; (8002bf0 <HAL_GPIO_Init+0x340>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d019      	beq.n	8002ada <HAL_GPIO_Init+0x22a>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a52      	ldr	r2, [pc, #328]	; (8002bf4 <HAL_GPIO_Init+0x344>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d013      	beq.n	8002ad6 <HAL_GPIO_Init+0x226>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a51      	ldr	r2, [pc, #324]	; (8002bf8 <HAL_GPIO_Init+0x348>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d00d      	beq.n	8002ad2 <HAL_GPIO_Init+0x222>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a50      	ldr	r2, [pc, #320]	; (8002bfc <HAL_GPIO_Init+0x34c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d007      	beq.n	8002ace <HAL_GPIO_Init+0x21e>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a4f      	ldr	r2, [pc, #316]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d101      	bne.n	8002aca <HAL_GPIO_Init+0x21a>
 8002ac6:	2309      	movs	r3, #9
 8002ac8:	e012      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002aca:	230a      	movs	r3, #10
 8002acc:	e010      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002ace:	2308      	movs	r3, #8
 8002ad0:	e00e      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002ad2:	2307      	movs	r3, #7
 8002ad4:	e00c      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002ad6:	2306      	movs	r3, #6
 8002ad8:	e00a      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002ada:	2305      	movs	r3, #5
 8002adc:	e008      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002ade:	2304      	movs	r3, #4
 8002ae0:	e006      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e004      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e002      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <HAL_GPIO_Init+0x240>
 8002aee:	2300      	movs	r3, #0
 8002af0:	69fa      	ldr	r2, [r7, #28]
 8002af2:	f002 0203 	and.w	r2, r2, #3
 8002af6:	0092      	lsls	r2, r2, #2
 8002af8:	4093      	lsls	r3, r2
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b00:	4935      	ldr	r1, [pc, #212]	; (8002bd8 <HAL_GPIO_Init+0x328>)
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	089b      	lsrs	r3, r3, #2
 8002b06:	3302      	adds	r3, #2
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b0e:	4b3d      	ldr	r3, [pc, #244]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	43db      	mvns	r3, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b32:	4a34      	ldr	r2, [pc, #208]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b38:	4b32      	ldr	r3, [pc, #200]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	43db      	mvns	r3, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b5c:	4a29      	ldr	r2, [pc, #164]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b62:	4b28      	ldr	r3, [pc, #160]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b86:	4a1f      	ldr	r2, [pc, #124]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b8c:	4b1d      	ldr	r3, [pc, #116]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bb0:	4a14      	ldr	r2, [pc, #80]	; (8002c04 <HAL_GPIO_Init+0x354>)
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	61fb      	str	r3, [r7, #28]
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	2b0f      	cmp	r3, #15
 8002bc0:	f67f ae86 	bls.w	80028d0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002bc4:	bf00      	nop
 8002bc6:	bf00      	nop
 8002bc8:	3724      	adds	r7, #36	; 0x24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40013800 	.word	0x40013800
 8002bdc:	40020000 	.word	0x40020000
 8002be0:	40020400 	.word	0x40020400
 8002be4:	40020800 	.word	0x40020800
 8002be8:	40020c00 	.word	0x40020c00
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	40021400 	.word	0x40021400
 8002bf4:	40021800 	.word	0x40021800
 8002bf8:	40021c00 	.word	0x40021c00
 8002bfc:	40022000 	.word	0x40022000
 8002c00:	40022400 	.word	0x40022400
 8002c04:	40013c00 	.word	0x40013c00

08002c08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	691a      	ldr	r2, [r3, #16]
 8002c18:	887b      	ldrh	r3, [r7, #2]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c20:	2301      	movs	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
 8002c24:	e001      	b.n	8002c2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	807b      	strh	r3, [r7, #2]
 8002c44:	4613      	mov	r3, r2
 8002c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002c54:	e003      	b.n	8002c5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002c56:	887b      	ldrh	r3, [r7, #2]
 8002c58:	041a      	lsls	r2, r3, #16
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	619a      	str	r2, [r3, #24]
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002c72:	2300      	movs	r3, #0
 8002c74:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c76:	4b23      	ldr	r3, [pc, #140]	; (8002d04 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	4a22      	ldr	r2, [pc, #136]	; (8002d04 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c80:	6413      	str	r3, [r2, #64]	; 0x40
 8002c82:	4b20      	ldr	r3, [pc, #128]	; (8002d04 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002c8e:	4b1e      	ldr	r3, [pc, #120]	; (8002d08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a1d      	ldr	r2, [pc, #116]	; (8002d08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c98:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c9a:	f7ff fc59 	bl	8002550 <HAL_GetTick>
 8002c9e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ca0:	e009      	b.n	8002cb6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ca2:	f7ff fc55 	bl	8002550 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002cb0:	d901      	bls.n	8002cb6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e022      	b.n	8002cfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002cb6:	4b14      	ldr	r3, [pc, #80]	; (8002d08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cc2:	d1ee      	bne.n	8002ca2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002cc4:	4b10      	ldr	r3, [pc, #64]	; (8002d08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a0f      	ldr	r2, [pc, #60]	; (8002d08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002cca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cd0:	f7ff fc3e 	bl	8002550 <HAL_GetTick>
 8002cd4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002cd6:	e009      	b.n	8002cec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002cd8:	f7ff fc3a 	bl	8002550 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ce6:	d901      	bls.n	8002cec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e007      	b.n	8002cfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002cec:	4b06      	ldr	r3, [pc, #24]	; (8002d08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cf8:	d1ee      	bne.n	8002cd8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40023800 	.word	0x40023800
 8002d08:	40007000 	.word	0x40007000

08002d0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002d14:	2300      	movs	r3, #0
 8002d16:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e29b      	b.n	800325a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 8087 	beq.w	8002e3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d30:	4b96      	ldr	r3, [pc, #600]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 030c 	and.w	r3, r3, #12
 8002d38:	2b04      	cmp	r3, #4
 8002d3a:	d00c      	beq.n	8002d56 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d3c:	4b93      	ldr	r3, [pc, #588]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 030c 	and.w	r3, r3, #12
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d112      	bne.n	8002d6e <HAL_RCC_OscConfig+0x62>
 8002d48:	4b90      	ldr	r3, [pc, #576]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d54:	d10b      	bne.n	8002d6e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d56:	4b8d      	ldr	r3, [pc, #564]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d06c      	beq.n	8002e3c <HAL_RCC_OscConfig+0x130>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d168      	bne.n	8002e3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e275      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d76:	d106      	bne.n	8002d86 <HAL_RCC_OscConfig+0x7a>
 8002d78:	4b84      	ldr	r3, [pc, #528]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a83      	ldr	r2, [pc, #524]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	e02e      	b.n	8002de4 <HAL_RCC_OscConfig+0xd8>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10c      	bne.n	8002da8 <HAL_RCC_OscConfig+0x9c>
 8002d8e:	4b7f      	ldr	r3, [pc, #508]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a7e      	ldr	r2, [pc, #504]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d98:	6013      	str	r3, [r2, #0]
 8002d9a:	4b7c      	ldr	r3, [pc, #496]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a7b      	ldr	r2, [pc, #492]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002da0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002da4:	6013      	str	r3, [r2, #0]
 8002da6:	e01d      	b.n	8002de4 <HAL_RCC_OscConfig+0xd8>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002db0:	d10c      	bne.n	8002dcc <HAL_RCC_OscConfig+0xc0>
 8002db2:	4b76      	ldr	r3, [pc, #472]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a75      	ldr	r2, [pc, #468]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dbc:	6013      	str	r3, [r2, #0]
 8002dbe:	4b73      	ldr	r3, [pc, #460]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a72      	ldr	r2, [pc, #456]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	e00b      	b.n	8002de4 <HAL_RCC_OscConfig+0xd8>
 8002dcc:	4b6f      	ldr	r3, [pc, #444]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a6e      	ldr	r2, [pc, #440]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	4b6c      	ldr	r3, [pc, #432]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a6b      	ldr	r2, [pc, #428]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d013      	beq.n	8002e14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dec:	f7ff fbb0 	bl	8002550 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df4:	f7ff fbac 	bl	8002550 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b64      	cmp	r3, #100	; 0x64
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e229      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e06:	4b61      	ldr	r3, [pc, #388]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0f0      	beq.n	8002df4 <HAL_RCC_OscConfig+0xe8>
 8002e12:	e014      	b.n	8002e3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7ff fb9c 	bl	8002550 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e1c:	f7ff fb98 	bl	8002550 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b64      	cmp	r3, #100	; 0x64
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e215      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e2e:	4b57      	ldr	r3, [pc, #348]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x110>
 8002e3a:	e000      	b.n	8002e3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d069      	beq.n	8002f1e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e4a:	4b50      	ldr	r3, [pc, #320]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d00b      	beq.n	8002e6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e56:	4b4d      	ldr	r3, [pc, #308]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 030c 	and.w	r3, r3, #12
 8002e5e:	2b08      	cmp	r3, #8
 8002e60:	d11c      	bne.n	8002e9c <HAL_RCC_OscConfig+0x190>
 8002e62:	4b4a      	ldr	r3, [pc, #296]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d116      	bne.n	8002e9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e6e:	4b47      	ldr	r3, [pc, #284]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d005      	beq.n	8002e86 <HAL_RCC_OscConfig+0x17a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d001      	beq.n	8002e86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e1e9      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e86:	4b41      	ldr	r3, [pc, #260]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	493d      	ldr	r1, [pc, #244]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e9a:	e040      	b.n	8002f1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d023      	beq.n	8002eec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ea4:	4b39      	ldr	r3, [pc, #228]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a38      	ldr	r2, [pc, #224]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb0:	f7ff fb4e 	bl	8002550 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eb8:	f7ff fb4a 	bl	8002550 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e1c7      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eca:	4b30      	ldr	r3, [pc, #192]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d0f0      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ed6:	4b2d      	ldr	r3, [pc, #180]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	4929      	ldr	r1, [pc, #164]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	600b      	str	r3, [r1, #0]
 8002eea:	e018      	b.n	8002f1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eec:	4b27      	ldr	r3, [pc, #156]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a26      	ldr	r2, [pc, #152]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002ef2:	f023 0301 	bic.w	r3, r3, #1
 8002ef6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef8:	f7ff fb2a 	bl	8002550 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f00:	f7ff fb26 	bl	8002550 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e1a3      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f12:	4b1e      	ldr	r3, [pc, #120]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0308 	and.w	r3, r3, #8
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d038      	beq.n	8002f9c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d019      	beq.n	8002f66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f32:	4b16      	ldr	r3, [pc, #88]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002f34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f36:	4a15      	ldr	r2, [pc, #84]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002f38:	f043 0301 	orr.w	r3, r3, #1
 8002f3c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f3e:	f7ff fb07 	bl	8002550 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f44:	e008      	b.n	8002f58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f46:	f7ff fb03 	bl	8002550 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e180      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f58:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002f5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0f0      	beq.n	8002f46 <HAL_RCC_OscConfig+0x23a>
 8002f64:	e01a      	b.n	8002f9c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f66:	4b09      	ldr	r3, [pc, #36]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f6a:	4a08      	ldr	r2, [pc, #32]	; (8002f8c <HAL_RCC_OscConfig+0x280>)
 8002f6c:	f023 0301 	bic.w	r3, r3, #1
 8002f70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f72:	f7ff faed 	bl	8002550 <HAL_GetTick>
 8002f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f78:	e00a      	b.n	8002f90 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f7a:	f7ff fae9 	bl	8002550 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d903      	bls.n	8002f90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e166      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
 8002f8c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f90:	4b92      	ldr	r3, [pc, #584]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8002f92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1ee      	bne.n	8002f7a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 80a4 	beq.w	80030f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002faa:	4b8c      	ldr	r3, [pc, #560]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10d      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb6:	4b89      	ldr	r3, [pc, #548]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	4a88      	ldr	r2, [pc, #544]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8002fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fc2:	4b86      	ldr	r3, [pc, #536]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fca:	60bb      	str	r3, [r7, #8]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fd2:	4b83      	ldr	r3, [pc, #524]	; (80031e0 <HAL_RCC_OscConfig+0x4d4>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d118      	bne.n	8003010 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002fde:	4b80      	ldr	r3, [pc, #512]	; (80031e0 <HAL_RCC_OscConfig+0x4d4>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a7f      	ldr	r2, [pc, #508]	; (80031e0 <HAL_RCC_OscConfig+0x4d4>)
 8002fe4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fea:	f7ff fab1 	bl	8002550 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff2:	f7ff faad 	bl	8002550 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b64      	cmp	r3, #100	; 0x64
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e12a      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003004:	4b76      	ldr	r3, [pc, #472]	; (80031e0 <HAL_RCC_OscConfig+0x4d4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0f0      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d106      	bne.n	8003026 <HAL_RCC_OscConfig+0x31a>
 8003018:	4b70      	ldr	r3, [pc, #448]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800301a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800301c:	4a6f      	ldr	r2, [pc, #444]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800301e:	f043 0301 	orr.w	r3, r3, #1
 8003022:	6713      	str	r3, [r2, #112]	; 0x70
 8003024:	e02d      	b.n	8003082 <HAL_RCC_OscConfig+0x376>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10c      	bne.n	8003048 <HAL_RCC_OscConfig+0x33c>
 800302e:	4b6b      	ldr	r3, [pc, #428]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003032:	4a6a      	ldr	r2, [pc, #424]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003034:	f023 0301 	bic.w	r3, r3, #1
 8003038:	6713      	str	r3, [r2, #112]	; 0x70
 800303a:	4b68      	ldr	r3, [pc, #416]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800303c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303e:	4a67      	ldr	r2, [pc, #412]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003040:	f023 0304 	bic.w	r3, r3, #4
 8003044:	6713      	str	r3, [r2, #112]	; 0x70
 8003046:	e01c      	b.n	8003082 <HAL_RCC_OscConfig+0x376>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b05      	cmp	r3, #5
 800304e:	d10c      	bne.n	800306a <HAL_RCC_OscConfig+0x35e>
 8003050:	4b62      	ldr	r3, [pc, #392]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003054:	4a61      	ldr	r2, [pc, #388]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003056:	f043 0304 	orr.w	r3, r3, #4
 800305a:	6713      	str	r3, [r2, #112]	; 0x70
 800305c:	4b5f      	ldr	r3, [pc, #380]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800305e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003060:	4a5e      	ldr	r2, [pc, #376]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	6713      	str	r3, [r2, #112]	; 0x70
 8003068:	e00b      	b.n	8003082 <HAL_RCC_OscConfig+0x376>
 800306a:	4b5c      	ldr	r3, [pc, #368]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800306c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306e:	4a5b      	ldr	r2, [pc, #364]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003070:	f023 0301 	bic.w	r3, r3, #1
 8003074:	6713      	str	r3, [r2, #112]	; 0x70
 8003076:	4b59      	ldr	r3, [pc, #356]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307a:	4a58      	ldr	r2, [pc, #352]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800307c:	f023 0304 	bic.w	r3, r3, #4
 8003080:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d015      	beq.n	80030b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800308a:	f7ff fa61 	bl	8002550 <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003090:	e00a      	b.n	80030a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003092:	f7ff fa5d 	bl	8002550 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e0d8      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a8:	4b4c      	ldr	r3, [pc, #304]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80030aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0ee      	beq.n	8003092 <HAL_RCC_OscConfig+0x386>
 80030b4:	e014      	b.n	80030e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b6:	f7ff fa4b 	bl	8002550 <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030bc:	e00a      	b.n	80030d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030be:	f7ff fa47 	bl	8002550 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e0c2      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d4:	4b41      	ldr	r3, [pc, #260]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80030d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1ee      	bne.n	80030be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030e0:	7dfb      	ldrb	r3, [r7, #23]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d105      	bne.n	80030f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e6:	4b3d      	ldr	r3, [pc, #244]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	4a3c      	ldr	r2, [pc, #240]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80030ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f000 80ae 	beq.w	8003258 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030fc:	4b37      	ldr	r3, [pc, #220]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 030c 	and.w	r3, r3, #12
 8003104:	2b08      	cmp	r3, #8
 8003106:	d06d      	beq.n	80031e4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	2b02      	cmp	r3, #2
 800310e:	d14b      	bne.n	80031a8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003110:	4b32      	ldr	r3, [pc, #200]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a31      	ldr	r2, [pc, #196]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003116:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800311a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311c:	f7ff fa18 	bl	8002550 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003124:	f7ff fa14 	bl	8002550 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e091      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003136:	4b29      	ldr	r3, [pc, #164]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1f0      	bne.n	8003124 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003150:	019b      	lsls	r3, r3, #6
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003158:	085b      	lsrs	r3, r3, #1
 800315a:	3b01      	subs	r3, #1
 800315c:	041b      	lsls	r3, r3, #16
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003164:	061b      	lsls	r3, r3, #24
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	071b      	lsls	r3, r3, #28
 800316e:	491b      	ldr	r1, [pc, #108]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003170:	4313      	orrs	r3, r2
 8003172:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003174:	4b19      	ldr	r3, [pc, #100]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a18      	ldr	r2, [pc, #96]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800317a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800317e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003180:	f7ff f9e6 	bl	8002550 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003188:	f7ff f9e2 	bl	8002550 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e05f      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x47c>
 80031a6:	e057      	b.n	8003258 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031a8:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a0b      	ldr	r2, [pc, #44]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80031ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b4:	f7ff f9cc 	bl	8002550 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031bc:	f7ff f9c8 	bl	8002550 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e045      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ce:	4b03      	ldr	r3, [pc, #12]	; (80031dc <HAL_RCC_OscConfig+0x4d0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f0      	bne.n	80031bc <HAL_RCC_OscConfig+0x4b0>
 80031da:	e03d      	b.n	8003258 <HAL_RCC_OscConfig+0x54c>
 80031dc:	40023800 	.word	0x40023800
 80031e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80031e4:	4b1f      	ldr	r3, [pc, #124]	; (8003264 <HAL_RCC_OscConfig+0x558>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d030      	beq.n	8003254 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d129      	bne.n	8003254 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800320a:	429a      	cmp	r2, r3
 800320c:	d122      	bne.n	8003254 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003214:	4013      	ands	r3, r2
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800321a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800321c:	4293      	cmp	r3, r2
 800321e:	d119      	bne.n	8003254 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322a:	085b      	lsrs	r3, r3, #1
 800322c:	3b01      	subs	r3, #1
 800322e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003230:	429a      	cmp	r2, r3
 8003232:	d10f      	bne.n	8003254 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003240:	429a      	cmp	r2, r3
 8003242:	d107      	bne.n	8003254 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003250:	429a      	cmp	r2, r3
 8003252:	d001      	beq.n	8003258 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e000      	b.n	800325a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40023800 	.word	0x40023800

08003268 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0d0      	b.n	8003422 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003280:	4b6a      	ldr	r3, [pc, #424]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 030f 	and.w	r3, r3, #15
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	429a      	cmp	r2, r3
 800328c:	d910      	bls.n	80032b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328e:	4b67      	ldr	r3, [pc, #412]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f023 020f 	bic.w	r2, r3, #15
 8003296:	4965      	ldr	r1, [pc, #404]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	4313      	orrs	r3, r2
 800329c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800329e:	4b63      	ldr	r3, [pc, #396]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 030f 	and.w	r3, r3, #15
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d001      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0b8      	b.n	8003422 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d020      	beq.n	80032fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032c8:	4b59      	ldr	r3, [pc, #356]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	4a58      	ldr	r2, [pc, #352]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80032ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032e0:	4b53      	ldr	r3, [pc, #332]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	4a52      	ldr	r2, [pc, #328]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80032e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032ec:	4b50      	ldr	r3, [pc, #320]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	494d      	ldr	r1, [pc, #308]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b00      	cmp	r3, #0
 8003308:	d040      	beq.n	800338c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d107      	bne.n	8003322 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	4b47      	ldr	r3, [pc, #284]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d115      	bne.n	800334a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e07f      	b.n	8003422 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b02      	cmp	r3, #2
 8003328:	d107      	bne.n	800333a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800332a:	4b41      	ldr	r3, [pc, #260]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d109      	bne.n	800334a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e073      	b.n	8003422 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333a:	4b3d      	ldr	r3, [pc, #244]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e06b      	b.n	8003422 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800334a:	4b39      	ldr	r3, [pc, #228]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f023 0203 	bic.w	r2, r3, #3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4936      	ldr	r1, [pc, #216]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 8003358:	4313      	orrs	r3, r2
 800335a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800335c:	f7ff f8f8 	bl	8002550 <HAL_GetTick>
 8003360:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003362:	e00a      	b.n	800337a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003364:	f7ff f8f4 	bl	8002550 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003372:	4293      	cmp	r3, r2
 8003374:	d901      	bls.n	800337a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e053      	b.n	8003422 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800337a:	4b2d      	ldr	r3, [pc, #180]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 020c 	and.w	r2, r3, #12
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	429a      	cmp	r2, r3
 800338a:	d1eb      	bne.n	8003364 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800338c:	4b27      	ldr	r3, [pc, #156]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 030f 	and.w	r3, r3, #15
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d210      	bcs.n	80033bc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339a:	4b24      	ldr	r3, [pc, #144]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f023 020f 	bic.w	r2, r3, #15
 80033a2:	4922      	ldr	r1, [pc, #136]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033aa:	4b20      	ldr	r3, [pc, #128]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 030f 	and.w	r3, r3, #15
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d001      	beq.n	80033bc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e032      	b.n	8003422 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d008      	beq.n	80033da <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033c8:	4b19      	ldr	r3, [pc, #100]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	4916      	ldr	r1, [pc, #88]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d009      	beq.n	80033fa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033e6:	4b12      	ldr	r3, [pc, #72]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	490e      	ldr	r1, [pc, #56]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033fa:	f000 f821 	bl	8003440 <HAL_RCC_GetSysClockFreq>
 80033fe:	4602      	mov	r2, r0
 8003400:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	091b      	lsrs	r3, r3, #4
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	490a      	ldr	r1, [pc, #40]	; (8003434 <HAL_RCC_ClockConfig+0x1cc>)
 800340c:	5ccb      	ldrb	r3, [r1, r3]
 800340e:	fa22 f303 	lsr.w	r3, r2, r3
 8003412:	4a09      	ldr	r2, [pc, #36]	; (8003438 <HAL_RCC_ClockConfig+0x1d0>)
 8003414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003416:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_RCC_ClockConfig+0x1d4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff f854 	bl	80024c8 <HAL_InitTick>

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40023c00 	.word	0x40023c00
 8003430:	40023800 	.word	0x40023800
 8003434:	0800ff60 	.word	0x0800ff60
 8003438:	20000000 	.word	0x20000000
 800343c:	20000004 	.word	0x20000004

08003440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003444:	b094      	sub	sp, #80	; 0x50
 8003446:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003448:	2300      	movs	r3, #0
 800344a:	647b      	str	r3, [r7, #68]	; 0x44
 800344c:	2300      	movs	r3, #0
 800344e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003450:	2300      	movs	r3, #0
 8003452:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003454:	2300      	movs	r3, #0
 8003456:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003458:	4b79      	ldr	r3, [pc, #484]	; (8003640 <HAL_RCC_GetSysClockFreq+0x200>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 030c 	and.w	r3, r3, #12
 8003460:	2b08      	cmp	r3, #8
 8003462:	d00d      	beq.n	8003480 <HAL_RCC_GetSysClockFreq+0x40>
 8003464:	2b08      	cmp	r3, #8
 8003466:	f200 80e1 	bhi.w	800362c <HAL_RCC_GetSysClockFreq+0x1ec>
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <HAL_RCC_GetSysClockFreq+0x34>
 800346e:	2b04      	cmp	r3, #4
 8003470:	d003      	beq.n	800347a <HAL_RCC_GetSysClockFreq+0x3a>
 8003472:	e0db      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003474:	4b73      	ldr	r3, [pc, #460]	; (8003644 <HAL_RCC_GetSysClockFreq+0x204>)
 8003476:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003478:	e0db      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800347a:	4b73      	ldr	r3, [pc, #460]	; (8003648 <HAL_RCC_GetSysClockFreq+0x208>)
 800347c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800347e:	e0d8      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003480:	4b6f      	ldr	r3, [pc, #444]	; (8003640 <HAL_RCC_GetSysClockFreq+0x200>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003488:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800348a:	4b6d      	ldr	r3, [pc, #436]	; (8003640 <HAL_RCC_GetSysClockFreq+0x200>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d063      	beq.n	800355e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003496:	4b6a      	ldr	r3, [pc, #424]	; (8003640 <HAL_RCC_GetSysClockFreq+0x200>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	099b      	lsrs	r3, r3, #6
 800349c:	2200      	movs	r2, #0
 800349e:	63bb      	str	r3, [r7, #56]	; 0x38
 80034a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80034a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034a8:	633b      	str	r3, [r7, #48]	; 0x30
 80034aa:	2300      	movs	r3, #0
 80034ac:	637b      	str	r3, [r7, #52]	; 0x34
 80034ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80034b2:	4622      	mov	r2, r4
 80034b4:	462b      	mov	r3, r5
 80034b6:	f04f 0000 	mov.w	r0, #0
 80034ba:	f04f 0100 	mov.w	r1, #0
 80034be:	0159      	lsls	r1, r3, #5
 80034c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034c4:	0150      	lsls	r0, r2, #5
 80034c6:	4602      	mov	r2, r0
 80034c8:	460b      	mov	r3, r1
 80034ca:	4621      	mov	r1, r4
 80034cc:	1a51      	subs	r1, r2, r1
 80034ce:	6139      	str	r1, [r7, #16]
 80034d0:	4629      	mov	r1, r5
 80034d2:	eb63 0301 	sbc.w	r3, r3, r1
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	f04f 0200 	mov.w	r2, #0
 80034dc:	f04f 0300 	mov.w	r3, #0
 80034e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034e4:	4659      	mov	r1, fp
 80034e6:	018b      	lsls	r3, r1, #6
 80034e8:	4651      	mov	r1, sl
 80034ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034ee:	4651      	mov	r1, sl
 80034f0:	018a      	lsls	r2, r1, #6
 80034f2:	4651      	mov	r1, sl
 80034f4:	ebb2 0801 	subs.w	r8, r2, r1
 80034f8:	4659      	mov	r1, fp
 80034fa:	eb63 0901 	sbc.w	r9, r3, r1
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	f04f 0300 	mov.w	r3, #0
 8003506:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800350a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800350e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003512:	4690      	mov	r8, r2
 8003514:	4699      	mov	r9, r3
 8003516:	4623      	mov	r3, r4
 8003518:	eb18 0303 	adds.w	r3, r8, r3
 800351c:	60bb      	str	r3, [r7, #8]
 800351e:	462b      	mov	r3, r5
 8003520:	eb49 0303 	adc.w	r3, r9, r3
 8003524:	60fb      	str	r3, [r7, #12]
 8003526:	f04f 0200 	mov.w	r2, #0
 800352a:	f04f 0300 	mov.w	r3, #0
 800352e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003532:	4629      	mov	r1, r5
 8003534:	024b      	lsls	r3, r1, #9
 8003536:	4621      	mov	r1, r4
 8003538:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800353c:	4621      	mov	r1, r4
 800353e:	024a      	lsls	r2, r1, #9
 8003540:	4610      	mov	r0, r2
 8003542:	4619      	mov	r1, r3
 8003544:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003546:	2200      	movs	r2, #0
 8003548:	62bb      	str	r3, [r7, #40]	; 0x28
 800354a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800354c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003550:	f7fd f88a 	bl	8000668 <__aeabi_uldivmod>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4613      	mov	r3, r2
 800355a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800355c:	e058      	b.n	8003610 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800355e:	4b38      	ldr	r3, [pc, #224]	; (8003640 <HAL_RCC_GetSysClockFreq+0x200>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	099b      	lsrs	r3, r3, #6
 8003564:	2200      	movs	r2, #0
 8003566:	4618      	mov	r0, r3
 8003568:	4611      	mov	r1, r2
 800356a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800356e:	623b      	str	r3, [r7, #32]
 8003570:	2300      	movs	r3, #0
 8003572:	627b      	str	r3, [r7, #36]	; 0x24
 8003574:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003578:	4642      	mov	r2, r8
 800357a:	464b      	mov	r3, r9
 800357c:	f04f 0000 	mov.w	r0, #0
 8003580:	f04f 0100 	mov.w	r1, #0
 8003584:	0159      	lsls	r1, r3, #5
 8003586:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800358a:	0150      	lsls	r0, r2, #5
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	4641      	mov	r1, r8
 8003592:	ebb2 0a01 	subs.w	sl, r2, r1
 8003596:	4649      	mov	r1, r9
 8003598:	eb63 0b01 	sbc.w	fp, r3, r1
 800359c:	f04f 0200 	mov.w	r2, #0
 80035a0:	f04f 0300 	mov.w	r3, #0
 80035a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80035a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80035ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80035b0:	ebb2 040a 	subs.w	r4, r2, sl
 80035b4:	eb63 050b 	sbc.w	r5, r3, fp
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	00eb      	lsls	r3, r5, #3
 80035c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035c6:	00e2      	lsls	r2, r4, #3
 80035c8:	4614      	mov	r4, r2
 80035ca:	461d      	mov	r5, r3
 80035cc:	4643      	mov	r3, r8
 80035ce:	18e3      	adds	r3, r4, r3
 80035d0:	603b      	str	r3, [r7, #0]
 80035d2:	464b      	mov	r3, r9
 80035d4:	eb45 0303 	adc.w	r3, r5, r3
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	f04f 0200 	mov.w	r2, #0
 80035de:	f04f 0300 	mov.w	r3, #0
 80035e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035e6:	4629      	mov	r1, r5
 80035e8:	028b      	lsls	r3, r1, #10
 80035ea:	4621      	mov	r1, r4
 80035ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035f0:	4621      	mov	r1, r4
 80035f2:	028a      	lsls	r2, r1, #10
 80035f4:	4610      	mov	r0, r2
 80035f6:	4619      	mov	r1, r3
 80035f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035fa:	2200      	movs	r2, #0
 80035fc:	61bb      	str	r3, [r7, #24]
 80035fe:	61fa      	str	r2, [r7, #28]
 8003600:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003604:	f7fd f830 	bl	8000668 <__aeabi_uldivmod>
 8003608:	4602      	mov	r2, r0
 800360a:	460b      	mov	r3, r1
 800360c:	4613      	mov	r3, r2
 800360e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003610:	4b0b      	ldr	r3, [pc, #44]	; (8003640 <HAL_RCC_GetSysClockFreq+0x200>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	0c1b      	lsrs	r3, r3, #16
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	3301      	adds	r3, #1
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003620:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003624:	fbb2 f3f3 	udiv	r3, r2, r3
 8003628:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800362a:	e002      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800362c:	4b05      	ldr	r3, [pc, #20]	; (8003644 <HAL_RCC_GetSysClockFreq+0x204>)
 800362e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003630:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003632:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003634:	4618      	mov	r0, r3
 8003636:	3750      	adds	r7, #80	; 0x50
 8003638:	46bd      	mov	sp, r7
 800363a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800363e:	bf00      	nop
 8003640:	40023800 	.word	0x40023800
 8003644:	00f42400 	.word	0x00f42400
 8003648:	007a1200 	.word	0x007a1200

0800364c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003650:	4b03      	ldr	r3, [pc, #12]	; (8003660 <HAL_RCC_GetHCLKFreq+0x14>)
 8003652:	681b      	ldr	r3, [r3, #0]
}
 8003654:	4618      	mov	r0, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	20000000 	.word	0x20000000

08003664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003668:	f7ff fff0 	bl	800364c <HAL_RCC_GetHCLKFreq>
 800366c:	4602      	mov	r2, r0
 800366e:	4b05      	ldr	r3, [pc, #20]	; (8003684 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	0a9b      	lsrs	r3, r3, #10
 8003674:	f003 0307 	and.w	r3, r3, #7
 8003678:	4903      	ldr	r1, [pc, #12]	; (8003688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800367a:	5ccb      	ldrb	r3, [r1, r3]
 800367c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003680:	4618      	mov	r0, r3
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40023800 	.word	0x40023800
 8003688:	0800ff70 	.word	0x0800ff70

0800368c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003690:	f7ff ffdc 	bl	800364c <HAL_RCC_GetHCLKFreq>
 8003694:	4602      	mov	r2, r0
 8003696:	4b05      	ldr	r3, [pc, #20]	; (80036ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	0b5b      	lsrs	r3, r3, #13
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	4903      	ldr	r1, [pc, #12]	; (80036b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036a2:	5ccb      	ldrb	r3, [r1, r3]
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40023800 	.word	0x40023800
 80036b0:	0800ff70 	.word	0x0800ff70

080036b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b088      	sub	sp, #32
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80036bc:	2300      	movs	r3, #0
 80036be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80036c8:	2300      	movs	r3, #0
 80036ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d012      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036dc:	4b69      	ldr	r3, [pc, #420]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	4a68      	ldr	r2, [pc, #416]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036e2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80036e6:	6093      	str	r3, [r2, #8]
 80036e8:	4b66      	ldr	r3, [pc, #408]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f0:	4964      	ldr	r1, [pc, #400]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80036fe:	2301      	movs	r3, #1
 8003700:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d017      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800370e:	4b5d      	ldr	r3, [pc, #372]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003710:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003714:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371c:	4959      	ldr	r1, [pc, #356]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800371e:	4313      	orrs	r3, r2
 8003720:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003728:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800372c:	d101      	bne.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800372e:	2301      	movs	r3, #1
 8003730:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800373a:	2301      	movs	r3, #1
 800373c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d017      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800374a:	4b4e      	ldr	r3, [pc, #312]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800374c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003750:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	494a      	ldr	r1, [pc, #296]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003764:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003768:	d101      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800376a:	2301      	movs	r3, #1
 800376c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003776:	2301      	movs	r3, #1
 8003778:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003786:	2301      	movs	r3, #1
 8003788:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0320 	and.w	r3, r3, #32
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 808b 	beq.w	80038ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003798:	4b3a      	ldr	r3, [pc, #232]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	4a39      	ldr	r2, [pc, #228]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800379e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037a2:	6413      	str	r3, [r2, #64]	; 0x40
 80037a4:	4b37      	ldr	r3, [pc, #220]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ac:	60bb      	str	r3, [r7, #8]
 80037ae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80037b0:	4b35      	ldr	r3, [pc, #212]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a34      	ldr	r2, [pc, #208]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80037b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037bc:	f7fe fec8 	bl	8002550 <HAL_GetTick>
 80037c0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c4:	f7fe fec4 	bl	8002550 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b64      	cmp	r3, #100	; 0x64
 80037d0:	d901      	bls.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e38f      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80037d6:	4b2c      	ldr	r3, [pc, #176]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0f0      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037e2:	4b28      	ldr	r3, [pc, #160]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d035      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d02e      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003800:	4b20      	ldr	r3, [pc, #128]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003804:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003808:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800380a:	4b1e      	ldr	r3, [pc, #120]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800380c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800380e:	4a1d      	ldr	r2, [pc, #116]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003814:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003816:	4b1b      	ldr	r3, [pc, #108]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381a:	4a1a      	ldr	r2, [pc, #104]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800381c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003820:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003822:	4a18      	ldr	r2, [pc, #96]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003828:	4b16      	ldr	r3, [pc, #88]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800382a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b01      	cmp	r3, #1
 8003832:	d114      	bne.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003834:	f7fe fe8c 	bl	8002550 <HAL_GetTick>
 8003838:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800383a:	e00a      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800383c:	f7fe fe88 	bl	8002550 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	f241 3288 	movw	r2, #5000	; 0x1388
 800384a:	4293      	cmp	r3, r2
 800384c:	d901      	bls.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e351      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003852:	4b0c      	ldr	r3, [pc, #48]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0ee      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003866:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800386a:	d111      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800386c:	4b05      	ldr	r3, [pc, #20]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003878:	4b04      	ldr	r3, [pc, #16]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800387a:	400b      	ands	r3, r1
 800387c:	4901      	ldr	r1, [pc, #4]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800387e:	4313      	orrs	r3, r2
 8003880:	608b      	str	r3, [r1, #8]
 8003882:	e00b      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003884:	40023800 	.word	0x40023800
 8003888:	40007000 	.word	0x40007000
 800388c:	0ffffcff 	.word	0x0ffffcff
 8003890:	4bac      	ldr	r3, [pc, #688]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	4aab      	ldr	r2, [pc, #684]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003896:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800389a:	6093      	str	r3, [r2, #8]
 800389c:	4ba9      	ldr	r3, [pc, #676]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800389e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038a8:	49a6      	ldr	r1, [pc, #664]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0310 	and.w	r3, r3, #16
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d010      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80038ba:	4ba2      	ldr	r3, [pc, #648]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038c0:	4aa0      	ldr	r2, [pc, #640]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038c6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80038ca:	4b9e      	ldr	r3, [pc, #632]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d4:	499b      	ldr	r1, [pc, #620]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00a      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038e8:	4b96      	ldr	r3, [pc, #600]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038f6:	4993      	ldr	r1, [pc, #588]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00a      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800390a:	4b8e      	ldr	r3, [pc, #568]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800390c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003910:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003918:	498a      	ldr	r1, [pc, #552]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800392c:	4b85      	ldr	r3, [pc, #532]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003932:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800393a:	4982      	ldr	r1, [pc, #520]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800393c:	4313      	orrs	r3, r2
 800393e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800394e:	4b7d      	ldr	r3, [pc, #500]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003954:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800395c:	4979      	ldr	r1, [pc, #484]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003970:	4b74      	ldr	r3, [pc, #464]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003972:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003976:	f023 0203 	bic.w	r2, r3, #3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800397e:	4971      	ldr	r1, [pc, #452]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003992:	4b6c      	ldr	r3, [pc, #432]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003998:	f023 020c 	bic.w	r2, r3, #12
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039a0:	4968      	ldr	r1, [pc, #416]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039b4:	4b63      	ldr	r3, [pc, #396]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039c2:	4960      	ldr	r1, [pc, #384]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039d6:	4b5b      	ldr	r3, [pc, #364]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039dc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039e4:	4957      	ldr	r1, [pc, #348]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039f8:	4b52      	ldr	r3, [pc, #328]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a06:	494f      	ldr	r1, [pc, #316]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00a      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003a1a:	4b4a      	ldr	r3, [pc, #296]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a20:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a28:	4946      	ldr	r1, [pc, #280]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00a      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003a3c:	4b41      	ldr	r3, [pc, #260]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a42:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4a:	493e      	ldr	r1, [pc, #248]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00a      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003a5e:	4b39      	ldr	r3, [pc, #228]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a64:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a6c:	4935      	ldr	r1, [pc, #212]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00a      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003a80:	4b30      	ldr	r3, [pc, #192]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a86:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a8e:	492d      	ldr	r1, [pc, #180]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d011      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003aa2:	4b28      	ldr	r3, [pc, #160]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aa8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ab0:	4924      	ldr	r1, [pc, #144]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003abc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ac0:	d101      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0308 	and.w	r3, r3, #8
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ae2:	4b18      	ldr	r3, [pc, #96]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ae8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003af0:	4914      	ldr	r1, [pc, #80]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00b      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b04:	4b0f      	ldr	r3, [pc, #60]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b0a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b14:	490b      	ldr	r1, [pc, #44]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00f      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003b28:	4b06      	ldr	r3, [pc, #24]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b2e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b38:	4902      	ldr	r1, [pc, #8]	; (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003b40:	e002      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003b42:	bf00      	nop
 8003b44:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00b      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b54:	4b8a      	ldr	r3, [pc, #552]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b5a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b64:	4986      	ldr	r1, [pc, #536]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00b      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003b78:	4b81      	ldr	r3, [pc, #516]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b7e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b88:	497d      	ldr	r1, [pc, #500]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d006      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 80d6 	beq.w	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003ba4:	4b76      	ldr	r3, [pc, #472]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a75      	ldr	r2, [pc, #468]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003baa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003bae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bb0:	f7fe fcce 	bl	8002550 <HAL_GetTick>
 8003bb4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003bb8:	f7fe fcca 	bl	8002550 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b64      	cmp	r3, #100	; 0x64
 8003bc4:	d901      	bls.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e195      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003bca:	4b6d      	ldr	r3, [pc, #436]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d021      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d11d      	bne.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003bea:	4b65      	ldr	r3, [pc, #404]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bf0:	0c1b      	lsrs	r3, r3, #16
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003bf8:	4b61      	ldr	r3, [pc, #388]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bfe:	0e1b      	lsrs	r3, r3, #24
 8003c00:	f003 030f 	and.w	r3, r3, #15
 8003c04:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	019a      	lsls	r2, r3, #6
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	041b      	lsls	r3, r3, #16
 8003c10:	431a      	orrs	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	061b      	lsls	r3, r3, #24
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	071b      	lsls	r3, r3, #28
 8003c1e:	4958      	ldr	r1, [pc, #352]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d004      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c3a:	d00a      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d02e      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c50:	d129      	bne.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003c52:	4b4b      	ldr	r3, [pc, #300]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c58:	0c1b      	lsrs	r3, r3, #16
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003c60:	4b47      	ldr	r3, [pc, #284]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c66:	0f1b      	lsrs	r3, r3, #28
 8003c68:	f003 0307 	and.w	r3, r3, #7
 8003c6c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	019a      	lsls	r2, r3, #6
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	041b      	lsls	r3, r3, #16
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	061b      	lsls	r3, r3, #24
 8003c80:	431a      	orrs	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	071b      	lsls	r3, r3, #28
 8003c86:	493e      	ldr	r1, [pc, #248]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003c8e:	4b3c      	ldr	r3, [pc, #240]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c94:	f023 021f 	bic.w	r2, r3, #31
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	4938      	ldr	r1, [pc, #224]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d01d      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003cb2:	4b33      	ldr	r3, [pc, #204]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cb8:	0e1b      	lsrs	r3, r3, #24
 8003cba:	f003 030f 	and.w	r3, r3, #15
 8003cbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003cc0:	4b2f      	ldr	r3, [pc, #188]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cc6:	0f1b      	lsrs	r3, r3, #28
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	019a      	lsls	r2, r3, #6
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	041b      	lsls	r3, r3, #16
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	061b      	lsls	r3, r3, #24
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	071b      	lsls	r3, r3, #28
 8003ce6:	4926      	ldr	r1, [pc, #152]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d011      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	019a      	lsls	r2, r3, #6
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	041b      	lsls	r3, r3, #16
 8003d06:	431a      	orrs	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	061b      	lsls	r3, r3, #24
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	071b      	lsls	r3, r3, #28
 8003d16:	491a      	ldr	r1, [pc, #104]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d1e:	4b18      	ldr	r3, [pc, #96]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a17      	ldr	r2, [pc, #92]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d2a:	f7fe fc11 	bl	8002550 <HAL_GetTick>
 8003d2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d30:	e008      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d32:	f7fe fc0d 	bl	8002550 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b64      	cmp	r3, #100	; 0x64
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e0d8      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d44:	4b0e      	ldr	r3, [pc, #56]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0f0      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	f040 80ce 	bne.w	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003d58:	4b09      	ldr	r3, [pc, #36]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a08      	ldr	r2, [pc, #32]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d64:	f7fe fbf4 	bl	8002550 <HAL_GetTick>
 8003d68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003d6a:	e00b      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003d6c:	f7fe fbf0 	bl	8002550 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b64      	cmp	r3, #100	; 0x64
 8003d78:	d904      	bls.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e0bb      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003d7e:	bf00      	nop
 8003d80:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003d84:	4b5e      	ldr	r3, [pc, #376]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d90:	d0ec      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d009      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d02e      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d12a      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003dba:	4b51      	ldr	r3, [pc, #324]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc0:	0c1b      	lsrs	r3, r3, #16
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003dc8:	4b4d      	ldr	r3, [pc, #308]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dce:	0f1b      	lsrs	r3, r3, #28
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	019a      	lsls	r2, r3, #6
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	041b      	lsls	r3, r3, #16
 8003de0:	431a      	orrs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	061b      	lsls	r3, r3, #24
 8003de8:	431a      	orrs	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	071b      	lsls	r3, r3, #28
 8003dee:	4944      	ldr	r1, [pc, #272]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003df6:	4b42      	ldr	r3, [pc, #264]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dfc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e04:	3b01      	subs	r3, #1
 8003e06:	021b      	lsls	r3, r3, #8
 8003e08:	493d      	ldr	r1, [pc, #244]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d022      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e24:	d11d      	bne.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e26:	4b36      	ldr	r3, [pc, #216]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2c:	0e1b      	lsrs	r3, r3, #24
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003e34:	4b32      	ldr	r3, [pc, #200]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3a:	0f1b      	lsrs	r3, r3, #28
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	019a      	lsls	r2, r3, #6
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a1b      	ldr	r3, [r3, #32]
 8003e4c:	041b      	lsls	r3, r3, #16
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	061b      	lsls	r3, r3, #24
 8003e54:	431a      	orrs	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	071b      	lsls	r3, r3, #28
 8003e5a:	4929      	ldr	r1, [pc, #164]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0308 	and.w	r3, r3, #8
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d028      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e6e:	4b24      	ldr	r3, [pc, #144]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e74:	0e1b      	lsrs	r3, r3, #24
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003e7c:	4b20      	ldr	r3, [pc, #128]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e82:	0c1b      	lsrs	r3, r3, #16
 8003e84:	f003 0303 	and.w	r3, r3, #3
 8003e88:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	019a      	lsls	r2, r3, #6
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	041b      	lsls	r3, r3, #16
 8003e94:	431a      	orrs	r2, r3
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	061b      	lsls	r3, r3, #24
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	071b      	lsls	r3, r3, #28
 8003ea2:	4917      	ldr	r1, [pc, #92]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003eaa:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003eb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb8:	4911      	ldr	r1, [pc, #68]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ec0:	4b0f      	ldr	r3, [pc, #60]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a0e      	ldr	r2, [pc, #56]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ecc:	f7fe fb40 	bl	8002550 <HAL_GetTick>
 8003ed0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ed4:	f7fe fb3c 	bl	8002550 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b64      	cmp	r3, #100	; 0x64
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e007      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ee6:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003eee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ef2:	d1ef      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3720      	adds	r7, #32
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40023800 	.word	0x40023800

08003f04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e049      	b.n	8003faa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d106      	bne.n	8003f30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7fe f994 	bl	8002258 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	4619      	mov	r1, r3
 8003f42:	4610      	mov	r0, r2
 8003f44:	f000 f900 	bl	8004148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_TIM_ConfigClockSource+0x1c>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e0b4      	b.n	800413a <HAL_TIM_ConfigClockSource+0x186>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	4b56      	ldr	r3, [pc, #344]	; (8004144 <HAL_TIM_ConfigClockSource+0x190>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ff6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004008:	d03e      	beq.n	8004088 <HAL_TIM_ConfigClockSource+0xd4>
 800400a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800400e:	f200 8087 	bhi.w	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004016:	f000 8086 	beq.w	8004126 <HAL_TIM_ConfigClockSource+0x172>
 800401a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800401e:	d87f      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004020:	2b70      	cmp	r3, #112	; 0x70
 8004022:	d01a      	beq.n	800405a <HAL_TIM_ConfigClockSource+0xa6>
 8004024:	2b70      	cmp	r3, #112	; 0x70
 8004026:	d87b      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004028:	2b60      	cmp	r3, #96	; 0x60
 800402a:	d050      	beq.n	80040ce <HAL_TIM_ConfigClockSource+0x11a>
 800402c:	2b60      	cmp	r3, #96	; 0x60
 800402e:	d877      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004030:	2b50      	cmp	r3, #80	; 0x50
 8004032:	d03c      	beq.n	80040ae <HAL_TIM_ConfigClockSource+0xfa>
 8004034:	2b50      	cmp	r3, #80	; 0x50
 8004036:	d873      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004038:	2b40      	cmp	r3, #64	; 0x40
 800403a:	d058      	beq.n	80040ee <HAL_TIM_ConfigClockSource+0x13a>
 800403c:	2b40      	cmp	r3, #64	; 0x40
 800403e:	d86f      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004040:	2b30      	cmp	r3, #48	; 0x30
 8004042:	d064      	beq.n	800410e <HAL_TIM_ConfigClockSource+0x15a>
 8004044:	2b30      	cmp	r3, #48	; 0x30
 8004046:	d86b      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004048:	2b20      	cmp	r3, #32
 800404a:	d060      	beq.n	800410e <HAL_TIM_ConfigClockSource+0x15a>
 800404c:	2b20      	cmp	r3, #32
 800404e:	d867      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
 8004050:	2b00      	cmp	r3, #0
 8004052:	d05c      	beq.n	800410e <HAL_TIM_ConfigClockSource+0x15a>
 8004054:	2b10      	cmp	r3, #16
 8004056:	d05a      	beq.n	800410e <HAL_TIM_ConfigClockSource+0x15a>
 8004058:	e062      	b.n	8004120 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6818      	ldr	r0, [r3, #0]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	6899      	ldr	r1, [r3, #8]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	f000 f987 	bl	800437c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800407c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	609a      	str	r2, [r3, #8]
      break;
 8004086:	e04f      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	6899      	ldr	r1, [r3, #8]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685a      	ldr	r2, [r3, #4]
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f000 f970 	bl	800437c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040aa:	609a      	str	r2, [r3, #8]
      break;
 80040ac:	e03c      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6818      	ldr	r0, [r3, #0]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	6859      	ldr	r1, [r3, #4]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	461a      	mov	r2, r3
 80040bc:	f000 f8e4 	bl	8004288 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2150      	movs	r1, #80	; 0x50
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 f93d 	bl	8004346 <TIM_ITRx_SetConfig>
      break;
 80040cc:	e02c      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6818      	ldr	r0, [r3, #0]
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	6859      	ldr	r1, [r3, #4]
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	461a      	mov	r2, r3
 80040dc:	f000 f903 	bl	80042e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2160      	movs	r1, #96	; 0x60
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 f92d 	bl	8004346 <TIM_ITRx_SetConfig>
      break;
 80040ec:	e01c      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	6859      	ldr	r1, [r3, #4]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	461a      	mov	r2, r3
 80040fc:	f000 f8c4 	bl	8004288 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2140      	movs	r1, #64	; 0x40
 8004106:	4618      	mov	r0, r3
 8004108:	f000 f91d 	bl	8004346 <TIM_ITRx_SetConfig>
      break;
 800410c:	e00c      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4619      	mov	r1, r3
 8004118:	4610      	mov	r0, r2
 800411a:	f000 f914 	bl	8004346 <TIM_ITRx_SetConfig>
      break;
 800411e:	e003      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	73fb      	strb	r3, [r7, #15]
      break;
 8004124:	e000      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004126:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004138:	7bfb      	ldrb	r3, [r7, #15]
}
 800413a:	4618      	mov	r0, r3
 800413c:	3710      	adds	r7, #16
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	fffeff88 	.word	0xfffeff88

08004148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a40      	ldr	r2, [pc, #256]	; (800425c <TIM_Base_SetConfig+0x114>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d013      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004166:	d00f      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a3d      	ldr	r2, [pc, #244]	; (8004260 <TIM_Base_SetConfig+0x118>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d00b      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a3c      	ldr	r2, [pc, #240]	; (8004264 <TIM_Base_SetConfig+0x11c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d007      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a3b      	ldr	r2, [pc, #236]	; (8004268 <TIM_Base_SetConfig+0x120>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d003      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a3a      	ldr	r2, [pc, #232]	; (800426c <TIM_Base_SetConfig+0x124>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d108      	bne.n	800419a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800418e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a2f      	ldr	r2, [pc, #188]	; (800425c <TIM_Base_SetConfig+0x114>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d02b      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041a8:	d027      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a2c      	ldr	r2, [pc, #176]	; (8004260 <TIM_Base_SetConfig+0x118>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d023      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a2b      	ldr	r2, [pc, #172]	; (8004264 <TIM_Base_SetConfig+0x11c>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d01f      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a2a      	ldr	r2, [pc, #168]	; (8004268 <TIM_Base_SetConfig+0x120>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d01b      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a29      	ldr	r2, [pc, #164]	; (800426c <TIM_Base_SetConfig+0x124>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d017      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a28      	ldr	r2, [pc, #160]	; (8004270 <TIM_Base_SetConfig+0x128>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d013      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a27      	ldr	r2, [pc, #156]	; (8004274 <TIM_Base_SetConfig+0x12c>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d00f      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a26      	ldr	r2, [pc, #152]	; (8004278 <TIM_Base_SetConfig+0x130>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d00b      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a25      	ldr	r2, [pc, #148]	; (800427c <TIM_Base_SetConfig+0x134>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d007      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a24      	ldr	r2, [pc, #144]	; (8004280 <TIM_Base_SetConfig+0x138>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d003      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a23      	ldr	r2, [pc, #140]	; (8004284 <TIM_Base_SetConfig+0x13c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d108      	bne.n	800420c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	4313      	orrs	r3, r2
 800420a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	4313      	orrs	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a0a      	ldr	r2, [pc, #40]	; (800425c <TIM_Base_SetConfig+0x114>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d003      	beq.n	8004240 <TIM_Base_SetConfig+0xf8>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a0c      	ldr	r2, [pc, #48]	; (800426c <TIM_Base_SetConfig+0x124>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d103      	bne.n	8004248 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	691a      	ldr	r2, [r3, #16]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	615a      	str	r2, [r3, #20]
}
 800424e:	bf00      	nop
 8004250:	3714      	adds	r7, #20
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40010000 	.word	0x40010000
 8004260:	40000400 	.word	0x40000400
 8004264:	40000800 	.word	0x40000800
 8004268:	40000c00 	.word	0x40000c00
 800426c:	40010400 	.word	0x40010400
 8004270:	40014000 	.word	0x40014000
 8004274:	40014400 	.word	0x40014400
 8004278:	40014800 	.word	0x40014800
 800427c:	40001800 	.word	0x40001800
 8004280:	40001c00 	.word	0x40001c00
 8004284:	40002000 	.word	0x40002000

08004288 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004288:	b480      	push	{r7}
 800428a:	b087      	sub	sp, #28
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	f023 0201 	bic.w	r2, r3, #1
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	011b      	lsls	r3, r3, #4
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f023 030a 	bic.w	r3, r3, #10
 80042c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	621a      	str	r2, [r3, #32]
}
 80042da:	bf00      	nop
 80042dc:	371c      	adds	r7, #28
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042e6:	b480      	push	{r7}
 80042e8:	b087      	sub	sp, #28
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	60f8      	str	r0, [r7, #12]
 80042ee:	60b9      	str	r1, [r7, #8]
 80042f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	f023 0210 	bic.w	r2, r3, #16
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004310:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	031b      	lsls	r3, r3, #12
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	4313      	orrs	r3, r2
 800431a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004322:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	011b      	lsls	r3, r3, #4
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4313      	orrs	r3, r2
 800432c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	621a      	str	r2, [r3, #32]
}
 800433a:	bf00      	nop
 800433c:	371c      	adds	r7, #28
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004346:	b480      	push	{r7}
 8004348:	b085      	sub	sp, #20
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800435c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	4313      	orrs	r3, r2
 8004364:	f043 0307 	orr.w	r3, r3, #7
 8004368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	609a      	str	r2, [r3, #8]
}
 8004370:	bf00      	nop
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800437c:	b480      	push	{r7}
 800437e:	b087      	sub	sp, #28
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
 8004388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	021a      	lsls	r2, r3, #8
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	431a      	orrs	r2, r3
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	609a      	str	r2, [r3, #8]
}
 80043b0:	bf00      	nop
 80043b2:	371c      	adds	r7, #28
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d101      	bne.n	80043d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043d0:	2302      	movs	r3, #2
 80043d2:	e06d      	b.n	80044b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a30      	ldr	r2, [pc, #192]	; (80044bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d004      	beq.n	8004408 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a2f      	ldr	r2, [pc, #188]	; (80044c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d108      	bne.n	800441a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800440e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004420:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	4313      	orrs	r3, r2
 800442a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a20      	ldr	r2, [pc, #128]	; (80044bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d022      	beq.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004446:	d01d      	beq.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a1d      	ldr	r2, [pc, #116]	; (80044c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d018      	beq.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1c      	ldr	r2, [pc, #112]	; (80044c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d013      	beq.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a1a      	ldr	r2, [pc, #104]	; (80044cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00e      	beq.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a15      	ldr	r2, [pc, #84]	; (80044c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d009      	beq.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a16      	ldr	r2, [pc, #88]	; (80044d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d004      	beq.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a15      	ldr	r2, [pc, #84]	; (80044d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d10c      	bne.n	800449e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800448a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	4313      	orrs	r3, r2
 8004494:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	40010000 	.word	0x40010000
 80044c0:	40010400 	.word	0x40010400
 80044c4:	40000400 	.word	0x40000400
 80044c8:	40000800 	.word	0x40000800
 80044cc:	40000c00 	.word	0x40000c00
 80044d0:	40014000 	.word	0x40014000
 80044d4:	40001800 	.word	0x40001800

080044d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d101      	bne.n	80044ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e040      	b.n	800456c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d106      	bne.n	8004500 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7fd feca 	bl	8002294 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2224      	movs	r2, #36	; 0x24
 8004504:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0201 	bic.w	r2, r2, #1
 8004514:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 fc86 	bl	8004e28 <UART_SetConfig>
 800451c:	4603      	mov	r3, r0
 800451e:	2b01      	cmp	r3, #1
 8004520:	d101      	bne.n	8004526 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e022      	b.n	800456c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	2b00      	cmp	r3, #0
 800452c:	d002      	beq.n	8004534 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fede 	bl	80052f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004542:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004552:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0201 	orr.w	r2, r2, #1
 8004562:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 ff65 	bl	8005434 <UART_CheckIdleState>
 800456a:	4603      	mov	r3, r0
}
 800456c:	4618      	mov	r0, r3
 800456e:	3708      	adds	r7, #8
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	; 0x28
 8004578:	af02      	add	r7, sp, #8
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	603b      	str	r3, [r7, #0]
 8004580:	4613      	mov	r3, r2
 8004582:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004588:	2b20      	cmp	r3, #32
 800458a:	d171      	bne.n	8004670 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <HAL_UART_Transmit+0x24>
 8004592:	88fb      	ldrh	r3, [r7, #6]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d101      	bne.n	800459c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e06a      	b.n	8004672 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2221      	movs	r2, #33	; 0x21
 80045a8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045aa:	f7fd ffd1 	bl	8002550 <HAL_GetTick>
 80045ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	88fa      	ldrh	r2, [r7, #6]
 80045b4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	88fa      	ldrh	r2, [r7, #6]
 80045bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045c8:	d108      	bne.n	80045dc <HAL_UART_Transmit+0x68>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d104      	bne.n	80045dc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	61bb      	str	r3, [r7, #24]
 80045da:	e003      	b.n	80045e4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045e0:	2300      	movs	r3, #0
 80045e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045e4:	e02c      	b.n	8004640 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	2200      	movs	r2, #0
 80045ee:	2180      	movs	r1, #128	; 0x80
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f000 ff6c 	bl	80054ce <UART_WaitOnFlagUntilTimeout>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e038      	b.n	8004672 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10b      	bne.n	800461e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	881b      	ldrh	r3, [r3, #0]
 800460a:	461a      	mov	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004614:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	3302      	adds	r3, #2
 800461a:	61bb      	str	r3, [r7, #24]
 800461c:	e007      	b.n	800462e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	781a      	ldrb	r2, [r3, #0]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	3301      	adds	r3, #1
 800462c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004634:	b29b      	uxth	r3, r3
 8004636:	3b01      	subs	r3, #1
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	d1cc      	bne.n	80045e6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	2200      	movs	r2, #0
 8004654:	2140      	movs	r1, #64	; 0x40
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 ff39 	bl	80054ce <UART_WaitOnFlagUntilTimeout>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d001      	beq.n	8004666 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e005      	b.n	8004672 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2220      	movs	r2, #32
 800466a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800466c:	2300      	movs	r3, #0
 800466e:	e000      	b.n	8004672 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004670:	2302      	movs	r3, #2
  }
}
 8004672:	4618      	mov	r0, r3
 8004674:	3720      	adds	r7, #32
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800467a:	b580      	push	{r7, lr}
 800467c:	b08a      	sub	sp, #40	; 0x28
 800467e:	af02      	add	r7, sp, #8
 8004680:	60f8      	str	r0, [r7, #12]
 8004682:	60b9      	str	r1, [r7, #8]
 8004684:	603b      	str	r3, [r7, #0]
 8004686:	4613      	mov	r3, r2
 8004688:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004690:	2b20      	cmp	r3, #32
 8004692:	f040 80b1 	bne.w	80047f8 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_UART_Receive+0x28>
 800469c:	88fb      	ldrh	r3, [r7, #6]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d101      	bne.n	80046a6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e0a9      	b.n	80047fa <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2222      	movs	r2, #34	; 0x22
 80046b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046bc:	f7fd ff48 	bl	8002550 <HAL_GetTick>
 80046c0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	88fa      	ldrh	r2, [r7, #6]
 80046c6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	88fa      	ldrh	r2, [r7, #6]
 80046ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046da:	d10e      	bne.n	80046fa <HAL_UART_Receive+0x80>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d105      	bne.n	80046f0 <HAL_UART_Receive+0x76>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80046ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80046ee:	e02d      	b.n	800474c <HAL_UART_Receive+0xd2>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	22ff      	movs	r2, #255	; 0xff
 80046f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80046f8:	e028      	b.n	800474c <HAL_UART_Receive+0xd2>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10d      	bne.n	800471e <HAL_UART_Receive+0xa4>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d104      	bne.n	8004714 <HAL_UART_Receive+0x9a>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	22ff      	movs	r2, #255	; 0xff
 800470e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004712:	e01b      	b.n	800474c <HAL_UART_Receive+0xd2>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	227f      	movs	r2, #127	; 0x7f
 8004718:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800471c:	e016      	b.n	800474c <HAL_UART_Receive+0xd2>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004726:	d10d      	bne.n	8004744 <HAL_UART_Receive+0xca>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d104      	bne.n	800473a <HAL_UART_Receive+0xc0>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	227f      	movs	r2, #127	; 0x7f
 8004734:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004738:	e008      	b.n	800474c <HAL_UART_Receive+0xd2>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	223f      	movs	r2, #63	; 0x3f
 800473e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004742:	e003      	b.n	800474c <HAL_UART_Receive+0xd2>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004752:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800475c:	d108      	bne.n	8004770 <HAL_UART_Receive+0xf6>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d104      	bne.n	8004770 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	61bb      	str	r3, [r7, #24]
 800476e:	e003      	b.n	8004778 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004774:	2300      	movs	r3, #0
 8004776:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004778:	e032      	b.n	80047e0 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	2200      	movs	r2, #0
 8004782:	2120      	movs	r1, #32
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f000 fea2 	bl	80054ce <UART_WaitOnFlagUntilTimeout>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e032      	b.n	80047fa <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10c      	bne.n	80047b4 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	8a7b      	ldrh	r3, [r7, #18]
 80047a4:	4013      	ands	r3, r2
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	3302      	adds	r3, #2
 80047b0:	61bb      	str	r3, [r7, #24]
 80047b2:	e00c      	b.n	80047ce <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ba:	b2da      	uxtb	r2, r3
 80047bc:	8a7b      	ldrh	r3, [r7, #18]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	4013      	ands	r3, r2
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	3301      	adds	r3, #1
 80047cc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1c6      	bne.n	800477a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80047f4:	2300      	movs	r3, #0
 80047f6:	e000      	b.n	80047fa <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 80047f8:	2302      	movs	r3, #2
  }
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3720      	adds	r7, #32
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b0ba      	sub	sp, #232	; 0xe8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800482a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800482e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004832:	4013      	ands	r3, r2
 8004834:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004838:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800483c:	2b00      	cmp	r3, #0
 800483e:	d115      	bne.n	800486c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004844:	f003 0320 	and.w	r3, r3, #32
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00f      	beq.n	800486c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800484c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004850:	f003 0320 	and.w	r3, r3, #32
 8004854:	2b00      	cmp	r3, #0
 8004856:	d009      	beq.n	800486c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 82ac 	beq.w	8004dba <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	4798      	blx	r3
      }
      return;
 800486a:	e2a6      	b.n	8004dba <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800486c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 8117 	beq.w	8004aa4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d106      	bne.n	8004890 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004882:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004886:	4b85      	ldr	r3, [pc, #532]	; (8004a9c <HAL_UART_IRQHandler+0x298>)
 8004888:	4013      	ands	r3, r2
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 810a 	beq.w	8004aa4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b00      	cmp	r3, #0
 800489a:	d011      	beq.n	80048c0 <HAL_UART_IRQHandler+0xbc>
 800489c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00b      	beq.n	80048c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2201      	movs	r2, #1
 80048ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048b6:	f043 0201 	orr.w	r2, r3, #1
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048c4:	f003 0302 	and.w	r3, r3, #2
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d011      	beq.n	80048f0 <HAL_UART_IRQHandler+0xec>
 80048cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00b      	beq.n	80048f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2202      	movs	r2, #2
 80048de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048e6:	f043 0204 	orr.w	r2, r3, #4
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048f4:	f003 0304 	and.w	r3, r3, #4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d011      	beq.n	8004920 <HAL_UART_IRQHandler+0x11c>
 80048fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00b      	beq.n	8004920 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2204      	movs	r2, #4
 800490e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004916:	f043 0202 	orr.w	r2, r3, #2
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004924:	f003 0308 	and.w	r3, r3, #8
 8004928:	2b00      	cmp	r3, #0
 800492a:	d017      	beq.n	800495c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800492c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d105      	bne.n	8004944 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800493c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00b      	beq.n	800495c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2208      	movs	r2, #8
 800494a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004952:	f043 0208 	orr.w	r2, r3, #8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800495c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004960:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004964:	2b00      	cmp	r3, #0
 8004966:	d012      	beq.n	800498e <HAL_UART_IRQHandler+0x18a>
 8004968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800496c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00c      	beq.n	800498e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800497c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004984:	f043 0220 	orr.w	r2, r3, #32
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 8212 	beq.w	8004dbe <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800499a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00d      	beq.n	80049c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049aa:	f003 0320 	and.w	r3, r3, #32
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d007      	beq.n	80049c2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d6:	2b40      	cmp	r3, #64	; 0x40
 80049d8:	d005      	beq.n	80049e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d04f      	beq.n	8004a86 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 fe37 	bl	800565a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f6:	2b40      	cmp	r3, #64	; 0x40
 80049f8:	d141      	bne.n	8004a7e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	3308      	adds	r3, #8
 8004a00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a08:	e853 3f00 	ldrex	r3, [r3]
 8004a0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004a10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3308      	adds	r3, #8
 8004a22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004a26:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004a2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004a32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004a36:	e841 2300 	strex	r3, r2, [r1]
 8004a3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004a3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1d9      	bne.n	80049fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d013      	beq.n	8004a76 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a52:	4a13      	ldr	r2, [pc, #76]	; (8004aa0 <HAL_UART_IRQHandler+0x29c>)
 8004a54:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fd ff05 	bl	800286a <HAL_DMA_Abort_IT>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d017      	beq.n	8004a96 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004a70:	4610      	mov	r0, r2
 8004a72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a74:	e00f      	b.n	8004a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f9b6 	bl	8004de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7c:	e00b      	b.n	8004a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f9b2 	bl	8004de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a84:	e007      	b.n	8004a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f9ae 	bl	8004de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004a94:	e193      	b.n	8004dbe <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a96:	bf00      	nop
    return;
 8004a98:	e191      	b.n	8004dbe <HAL_UART_IRQHandler+0x5ba>
 8004a9a:	bf00      	nop
 8004a9c:	04000120 	.word	0x04000120
 8004aa0:	08005723 	.word	0x08005723

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	f040 814c 	bne.w	8004d46 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ab2:	f003 0310 	and.w	r3, r3, #16
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f000 8145 	beq.w	8004d46 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ac0:	f003 0310 	and.w	r3, r3, #16
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 813e 	beq.w	8004d46 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2210      	movs	r2, #16
 8004ad0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004adc:	2b40      	cmp	r3, #64	; 0x40
 8004ade:	f040 80b6 	bne.w	8004c4e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004aee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 8165 	beq.w	8004dc2 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004afe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b02:	429a      	cmp	r2, r3
 8004b04:	f080 815d 	bcs.w	8004dc2 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b16:	69db      	ldr	r3, [r3, #28]
 8004b18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b1c:	f000 8086 	beq.w	8004c2c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b2c:	e853 3f00 	ldrex	r3, [r3]
 8004b30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004b34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	461a      	mov	r2, r3
 8004b46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004b4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b4e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b52:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004b56:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004b62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1da      	bne.n	8004b20 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	3308      	adds	r3, #8
 8004b70:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b74:	e853 3f00 	ldrex	r3, [r3]
 8004b78:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004b7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b7c:	f023 0301 	bic.w	r3, r3, #1
 8004b80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	3308      	adds	r3, #8
 8004b8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b8e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b92:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b94:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b9a:	e841 2300 	strex	r3, r2, [r1]
 8004b9e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004ba0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1e1      	bne.n	8004b6a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3308      	adds	r3, #8
 8004bac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004bb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3308      	adds	r3, #8
 8004bc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004bca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004bcc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004bd0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004bd2:	e841 2300 	strex	r3, r2, [r1]
 8004bd6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004bd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1e3      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2220      	movs	r2, #32
 8004be2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bfc:	f023 0310 	bic.w	r3, r3, #16
 8004c00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004c0e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c10:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004c14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e4      	bne.n	8004bec <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fd fdaf 	bl	800278a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	4619      	mov	r1, r3
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f8d8 	bl	8004dfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c4c:	e0b9      	b.n	8004dc2 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80ab 	beq.w	8004dc6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 80a6 	beq.w	8004dc6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c82:	e853 3f00 	ldrex	r3, [r3]
 8004c86:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c9c:	647b      	str	r3, [r7, #68]	; 0x44
 8004c9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ca2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ca4:	e841 2300 	strex	r3, r2, [r1]
 8004ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1e4      	bne.n	8004c7a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cba:	e853 3f00 	ldrex	r3, [r3]
 8004cbe:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	3308      	adds	r3, #8
 8004cd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004cd4:	633a      	str	r2, [r7, #48]	; 0x30
 8004cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e3      	bne.n	8004cb0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 0310 	bic.w	r3, r3, #16
 8004d10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004d1e:	61fb      	str	r3, [r7, #28]
 8004d20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d22:	69b9      	ldr	r1, [r7, #24]
 8004d24:	69fa      	ldr	r2, [r7, #28]
 8004d26:	e841 2300 	strex	r3, r2, [r1]
 8004d2a:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1e4      	bne.n	8004cfc <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2202      	movs	r2, #2
 8004d36:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f85c 	bl	8004dfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d44:	e03f      	b.n	8004dc6 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00e      	beq.n	8004d70 <HAL_UART_IRQHandler+0x56c>
 8004d52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d008      	beq.n	8004d70 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004d66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f853 	bl	8004e14 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d6e:	e02d      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00e      	beq.n	8004d9a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d008      	beq.n	8004d9a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d01c      	beq.n	8004dca <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	4798      	blx	r3
    }
    return;
 8004d98:	e017      	b.n	8004dca <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d012      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
 8004da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00c      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 fccb 	bl	800574e <UART_EndTransmit_IT>
    return;
 8004db8:	e008      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
      return;
 8004dba:	bf00      	nop
 8004dbc:	e006      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
    return;
 8004dbe:	bf00      	nop
 8004dc0:	e004      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
      return;
 8004dc2:	bf00      	nop
 8004dc4:	e002      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
      return;
 8004dc6:	bf00      	nop
 8004dc8:	e000      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
    return;
 8004dca:	bf00      	nop
  }

}
 8004dcc:	37e8      	adds	r7, #232	; 0xe8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop

08004dd4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	460b      	mov	r3, r1
 8004e06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b088      	sub	sp, #32
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e30:	2300      	movs	r3, #0
 8004e32:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689a      	ldr	r2, [r3, #8]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	431a      	orrs	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	69db      	ldr	r3, [r3, #28]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	4ba6      	ldr	r3, [pc, #664]	; (80050ec <UART_SetConfig+0x2c4>)
 8004e54:	4013      	ands	r3, r2
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	6812      	ldr	r2, [r2, #0]
 8004e5a:	6979      	ldr	r1, [r7, #20]
 8004e5c:	430b      	orrs	r3, r1
 8004e5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	430a      	orrs	r2, r1
 8004e98:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a94      	ldr	r2, [pc, #592]	; (80050f0 <UART_SetConfig+0x2c8>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d120      	bne.n	8004ee6 <UART_SetConfig+0xbe>
 8004ea4:	4b93      	ldr	r3, [pc, #588]	; (80050f4 <UART_SetConfig+0x2cc>)
 8004ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d816      	bhi.n	8004ee0 <UART_SetConfig+0xb8>
 8004eb2:	a201      	add	r2, pc, #4	; (adr r2, 8004eb8 <UART_SetConfig+0x90>)
 8004eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb8:	08004ec9 	.word	0x08004ec9
 8004ebc:	08004ed5 	.word	0x08004ed5
 8004ec0:	08004ecf 	.word	0x08004ecf
 8004ec4:	08004edb 	.word	0x08004edb
 8004ec8:	2301      	movs	r3, #1
 8004eca:	77fb      	strb	r3, [r7, #31]
 8004ecc:	e150      	b.n	8005170 <UART_SetConfig+0x348>
 8004ece:	2302      	movs	r3, #2
 8004ed0:	77fb      	strb	r3, [r7, #31]
 8004ed2:	e14d      	b.n	8005170 <UART_SetConfig+0x348>
 8004ed4:	2304      	movs	r3, #4
 8004ed6:	77fb      	strb	r3, [r7, #31]
 8004ed8:	e14a      	b.n	8005170 <UART_SetConfig+0x348>
 8004eda:	2308      	movs	r3, #8
 8004edc:	77fb      	strb	r3, [r7, #31]
 8004ede:	e147      	b.n	8005170 <UART_SetConfig+0x348>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	77fb      	strb	r3, [r7, #31]
 8004ee4:	e144      	b.n	8005170 <UART_SetConfig+0x348>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a83      	ldr	r2, [pc, #524]	; (80050f8 <UART_SetConfig+0x2d0>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d132      	bne.n	8004f56 <UART_SetConfig+0x12e>
 8004ef0:	4b80      	ldr	r3, [pc, #512]	; (80050f4 <UART_SetConfig+0x2cc>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ef6:	f003 030c 	and.w	r3, r3, #12
 8004efa:	2b0c      	cmp	r3, #12
 8004efc:	d828      	bhi.n	8004f50 <UART_SetConfig+0x128>
 8004efe:	a201      	add	r2, pc, #4	; (adr r2, 8004f04 <UART_SetConfig+0xdc>)
 8004f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f04:	08004f39 	.word	0x08004f39
 8004f08:	08004f51 	.word	0x08004f51
 8004f0c:	08004f51 	.word	0x08004f51
 8004f10:	08004f51 	.word	0x08004f51
 8004f14:	08004f45 	.word	0x08004f45
 8004f18:	08004f51 	.word	0x08004f51
 8004f1c:	08004f51 	.word	0x08004f51
 8004f20:	08004f51 	.word	0x08004f51
 8004f24:	08004f3f 	.word	0x08004f3f
 8004f28:	08004f51 	.word	0x08004f51
 8004f2c:	08004f51 	.word	0x08004f51
 8004f30:	08004f51 	.word	0x08004f51
 8004f34:	08004f4b 	.word	0x08004f4b
 8004f38:	2300      	movs	r3, #0
 8004f3a:	77fb      	strb	r3, [r7, #31]
 8004f3c:	e118      	b.n	8005170 <UART_SetConfig+0x348>
 8004f3e:	2302      	movs	r3, #2
 8004f40:	77fb      	strb	r3, [r7, #31]
 8004f42:	e115      	b.n	8005170 <UART_SetConfig+0x348>
 8004f44:	2304      	movs	r3, #4
 8004f46:	77fb      	strb	r3, [r7, #31]
 8004f48:	e112      	b.n	8005170 <UART_SetConfig+0x348>
 8004f4a:	2308      	movs	r3, #8
 8004f4c:	77fb      	strb	r3, [r7, #31]
 8004f4e:	e10f      	b.n	8005170 <UART_SetConfig+0x348>
 8004f50:	2310      	movs	r3, #16
 8004f52:	77fb      	strb	r3, [r7, #31]
 8004f54:	e10c      	b.n	8005170 <UART_SetConfig+0x348>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a68      	ldr	r2, [pc, #416]	; (80050fc <UART_SetConfig+0x2d4>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d120      	bne.n	8004fa2 <UART_SetConfig+0x17a>
 8004f60:	4b64      	ldr	r3, [pc, #400]	; (80050f4 <UART_SetConfig+0x2cc>)
 8004f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f66:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f6a:	2b30      	cmp	r3, #48	; 0x30
 8004f6c:	d013      	beq.n	8004f96 <UART_SetConfig+0x16e>
 8004f6e:	2b30      	cmp	r3, #48	; 0x30
 8004f70:	d814      	bhi.n	8004f9c <UART_SetConfig+0x174>
 8004f72:	2b20      	cmp	r3, #32
 8004f74:	d009      	beq.n	8004f8a <UART_SetConfig+0x162>
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	d810      	bhi.n	8004f9c <UART_SetConfig+0x174>
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <UART_SetConfig+0x15c>
 8004f7e:	2b10      	cmp	r3, #16
 8004f80:	d006      	beq.n	8004f90 <UART_SetConfig+0x168>
 8004f82:	e00b      	b.n	8004f9c <UART_SetConfig+0x174>
 8004f84:	2300      	movs	r3, #0
 8004f86:	77fb      	strb	r3, [r7, #31]
 8004f88:	e0f2      	b.n	8005170 <UART_SetConfig+0x348>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	77fb      	strb	r3, [r7, #31]
 8004f8e:	e0ef      	b.n	8005170 <UART_SetConfig+0x348>
 8004f90:	2304      	movs	r3, #4
 8004f92:	77fb      	strb	r3, [r7, #31]
 8004f94:	e0ec      	b.n	8005170 <UART_SetConfig+0x348>
 8004f96:	2308      	movs	r3, #8
 8004f98:	77fb      	strb	r3, [r7, #31]
 8004f9a:	e0e9      	b.n	8005170 <UART_SetConfig+0x348>
 8004f9c:	2310      	movs	r3, #16
 8004f9e:	77fb      	strb	r3, [r7, #31]
 8004fa0:	e0e6      	b.n	8005170 <UART_SetConfig+0x348>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a56      	ldr	r2, [pc, #344]	; (8005100 <UART_SetConfig+0x2d8>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d120      	bne.n	8004fee <UART_SetConfig+0x1c6>
 8004fac:	4b51      	ldr	r3, [pc, #324]	; (80050f4 <UART_SetConfig+0x2cc>)
 8004fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004fb6:	2bc0      	cmp	r3, #192	; 0xc0
 8004fb8:	d013      	beq.n	8004fe2 <UART_SetConfig+0x1ba>
 8004fba:	2bc0      	cmp	r3, #192	; 0xc0
 8004fbc:	d814      	bhi.n	8004fe8 <UART_SetConfig+0x1c0>
 8004fbe:	2b80      	cmp	r3, #128	; 0x80
 8004fc0:	d009      	beq.n	8004fd6 <UART_SetConfig+0x1ae>
 8004fc2:	2b80      	cmp	r3, #128	; 0x80
 8004fc4:	d810      	bhi.n	8004fe8 <UART_SetConfig+0x1c0>
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d002      	beq.n	8004fd0 <UART_SetConfig+0x1a8>
 8004fca:	2b40      	cmp	r3, #64	; 0x40
 8004fcc:	d006      	beq.n	8004fdc <UART_SetConfig+0x1b4>
 8004fce:	e00b      	b.n	8004fe8 <UART_SetConfig+0x1c0>
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	77fb      	strb	r3, [r7, #31]
 8004fd4:	e0cc      	b.n	8005170 <UART_SetConfig+0x348>
 8004fd6:	2302      	movs	r3, #2
 8004fd8:	77fb      	strb	r3, [r7, #31]
 8004fda:	e0c9      	b.n	8005170 <UART_SetConfig+0x348>
 8004fdc:	2304      	movs	r3, #4
 8004fde:	77fb      	strb	r3, [r7, #31]
 8004fe0:	e0c6      	b.n	8005170 <UART_SetConfig+0x348>
 8004fe2:	2308      	movs	r3, #8
 8004fe4:	77fb      	strb	r3, [r7, #31]
 8004fe6:	e0c3      	b.n	8005170 <UART_SetConfig+0x348>
 8004fe8:	2310      	movs	r3, #16
 8004fea:	77fb      	strb	r3, [r7, #31]
 8004fec:	e0c0      	b.n	8005170 <UART_SetConfig+0x348>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a44      	ldr	r2, [pc, #272]	; (8005104 <UART_SetConfig+0x2dc>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d125      	bne.n	8005044 <UART_SetConfig+0x21c>
 8004ff8:	4b3e      	ldr	r3, [pc, #248]	; (80050f4 <UART_SetConfig+0x2cc>)
 8004ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005002:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005006:	d017      	beq.n	8005038 <UART_SetConfig+0x210>
 8005008:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800500c:	d817      	bhi.n	800503e <UART_SetConfig+0x216>
 800500e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005012:	d00b      	beq.n	800502c <UART_SetConfig+0x204>
 8005014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005018:	d811      	bhi.n	800503e <UART_SetConfig+0x216>
 800501a:	2b00      	cmp	r3, #0
 800501c:	d003      	beq.n	8005026 <UART_SetConfig+0x1fe>
 800501e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005022:	d006      	beq.n	8005032 <UART_SetConfig+0x20a>
 8005024:	e00b      	b.n	800503e <UART_SetConfig+0x216>
 8005026:	2300      	movs	r3, #0
 8005028:	77fb      	strb	r3, [r7, #31]
 800502a:	e0a1      	b.n	8005170 <UART_SetConfig+0x348>
 800502c:	2302      	movs	r3, #2
 800502e:	77fb      	strb	r3, [r7, #31]
 8005030:	e09e      	b.n	8005170 <UART_SetConfig+0x348>
 8005032:	2304      	movs	r3, #4
 8005034:	77fb      	strb	r3, [r7, #31]
 8005036:	e09b      	b.n	8005170 <UART_SetConfig+0x348>
 8005038:	2308      	movs	r3, #8
 800503a:	77fb      	strb	r3, [r7, #31]
 800503c:	e098      	b.n	8005170 <UART_SetConfig+0x348>
 800503e:	2310      	movs	r3, #16
 8005040:	77fb      	strb	r3, [r7, #31]
 8005042:	e095      	b.n	8005170 <UART_SetConfig+0x348>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a2f      	ldr	r2, [pc, #188]	; (8005108 <UART_SetConfig+0x2e0>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d125      	bne.n	800509a <UART_SetConfig+0x272>
 800504e:	4b29      	ldr	r3, [pc, #164]	; (80050f4 <UART_SetConfig+0x2cc>)
 8005050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005054:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005058:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800505c:	d017      	beq.n	800508e <UART_SetConfig+0x266>
 800505e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005062:	d817      	bhi.n	8005094 <UART_SetConfig+0x26c>
 8005064:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005068:	d00b      	beq.n	8005082 <UART_SetConfig+0x25a>
 800506a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800506e:	d811      	bhi.n	8005094 <UART_SetConfig+0x26c>
 8005070:	2b00      	cmp	r3, #0
 8005072:	d003      	beq.n	800507c <UART_SetConfig+0x254>
 8005074:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005078:	d006      	beq.n	8005088 <UART_SetConfig+0x260>
 800507a:	e00b      	b.n	8005094 <UART_SetConfig+0x26c>
 800507c:	2301      	movs	r3, #1
 800507e:	77fb      	strb	r3, [r7, #31]
 8005080:	e076      	b.n	8005170 <UART_SetConfig+0x348>
 8005082:	2302      	movs	r3, #2
 8005084:	77fb      	strb	r3, [r7, #31]
 8005086:	e073      	b.n	8005170 <UART_SetConfig+0x348>
 8005088:	2304      	movs	r3, #4
 800508a:	77fb      	strb	r3, [r7, #31]
 800508c:	e070      	b.n	8005170 <UART_SetConfig+0x348>
 800508e:	2308      	movs	r3, #8
 8005090:	77fb      	strb	r3, [r7, #31]
 8005092:	e06d      	b.n	8005170 <UART_SetConfig+0x348>
 8005094:	2310      	movs	r3, #16
 8005096:	77fb      	strb	r3, [r7, #31]
 8005098:	e06a      	b.n	8005170 <UART_SetConfig+0x348>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a1b      	ldr	r2, [pc, #108]	; (800510c <UART_SetConfig+0x2e4>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d138      	bne.n	8005116 <UART_SetConfig+0x2ee>
 80050a4:	4b13      	ldr	r3, [pc, #76]	; (80050f4 <UART_SetConfig+0x2cc>)
 80050a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050aa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80050ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80050b2:	d017      	beq.n	80050e4 <UART_SetConfig+0x2bc>
 80050b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80050b8:	d82a      	bhi.n	8005110 <UART_SetConfig+0x2e8>
 80050ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050be:	d00b      	beq.n	80050d8 <UART_SetConfig+0x2b0>
 80050c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050c4:	d824      	bhi.n	8005110 <UART_SetConfig+0x2e8>
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <UART_SetConfig+0x2aa>
 80050ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ce:	d006      	beq.n	80050de <UART_SetConfig+0x2b6>
 80050d0:	e01e      	b.n	8005110 <UART_SetConfig+0x2e8>
 80050d2:	2300      	movs	r3, #0
 80050d4:	77fb      	strb	r3, [r7, #31]
 80050d6:	e04b      	b.n	8005170 <UART_SetConfig+0x348>
 80050d8:	2302      	movs	r3, #2
 80050da:	77fb      	strb	r3, [r7, #31]
 80050dc:	e048      	b.n	8005170 <UART_SetConfig+0x348>
 80050de:	2304      	movs	r3, #4
 80050e0:	77fb      	strb	r3, [r7, #31]
 80050e2:	e045      	b.n	8005170 <UART_SetConfig+0x348>
 80050e4:	2308      	movs	r3, #8
 80050e6:	77fb      	strb	r3, [r7, #31]
 80050e8:	e042      	b.n	8005170 <UART_SetConfig+0x348>
 80050ea:	bf00      	nop
 80050ec:	efff69f3 	.word	0xefff69f3
 80050f0:	40011000 	.word	0x40011000
 80050f4:	40023800 	.word	0x40023800
 80050f8:	40004400 	.word	0x40004400
 80050fc:	40004800 	.word	0x40004800
 8005100:	40004c00 	.word	0x40004c00
 8005104:	40005000 	.word	0x40005000
 8005108:	40011400 	.word	0x40011400
 800510c:	40007800 	.word	0x40007800
 8005110:	2310      	movs	r3, #16
 8005112:	77fb      	strb	r3, [r7, #31]
 8005114:	e02c      	b.n	8005170 <UART_SetConfig+0x348>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a72      	ldr	r2, [pc, #456]	; (80052e4 <UART_SetConfig+0x4bc>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d125      	bne.n	800516c <UART_SetConfig+0x344>
 8005120:	4b71      	ldr	r3, [pc, #452]	; (80052e8 <UART_SetConfig+0x4c0>)
 8005122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005126:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800512a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800512e:	d017      	beq.n	8005160 <UART_SetConfig+0x338>
 8005130:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005134:	d817      	bhi.n	8005166 <UART_SetConfig+0x33e>
 8005136:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800513a:	d00b      	beq.n	8005154 <UART_SetConfig+0x32c>
 800513c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005140:	d811      	bhi.n	8005166 <UART_SetConfig+0x33e>
 8005142:	2b00      	cmp	r3, #0
 8005144:	d003      	beq.n	800514e <UART_SetConfig+0x326>
 8005146:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800514a:	d006      	beq.n	800515a <UART_SetConfig+0x332>
 800514c:	e00b      	b.n	8005166 <UART_SetConfig+0x33e>
 800514e:	2300      	movs	r3, #0
 8005150:	77fb      	strb	r3, [r7, #31]
 8005152:	e00d      	b.n	8005170 <UART_SetConfig+0x348>
 8005154:	2302      	movs	r3, #2
 8005156:	77fb      	strb	r3, [r7, #31]
 8005158:	e00a      	b.n	8005170 <UART_SetConfig+0x348>
 800515a:	2304      	movs	r3, #4
 800515c:	77fb      	strb	r3, [r7, #31]
 800515e:	e007      	b.n	8005170 <UART_SetConfig+0x348>
 8005160:	2308      	movs	r3, #8
 8005162:	77fb      	strb	r3, [r7, #31]
 8005164:	e004      	b.n	8005170 <UART_SetConfig+0x348>
 8005166:	2310      	movs	r3, #16
 8005168:	77fb      	strb	r3, [r7, #31]
 800516a:	e001      	b.n	8005170 <UART_SetConfig+0x348>
 800516c:	2310      	movs	r3, #16
 800516e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	69db      	ldr	r3, [r3, #28]
 8005174:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005178:	d15b      	bne.n	8005232 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800517a:	7ffb      	ldrb	r3, [r7, #31]
 800517c:	2b08      	cmp	r3, #8
 800517e:	d828      	bhi.n	80051d2 <UART_SetConfig+0x3aa>
 8005180:	a201      	add	r2, pc, #4	; (adr r2, 8005188 <UART_SetConfig+0x360>)
 8005182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005186:	bf00      	nop
 8005188:	080051ad 	.word	0x080051ad
 800518c:	080051b5 	.word	0x080051b5
 8005190:	080051bd 	.word	0x080051bd
 8005194:	080051d3 	.word	0x080051d3
 8005198:	080051c3 	.word	0x080051c3
 800519c:	080051d3 	.word	0x080051d3
 80051a0:	080051d3 	.word	0x080051d3
 80051a4:	080051d3 	.word	0x080051d3
 80051a8:	080051cb 	.word	0x080051cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051ac:	f7fe fa5a 	bl	8003664 <HAL_RCC_GetPCLK1Freq>
 80051b0:	61b8      	str	r0, [r7, #24]
        break;
 80051b2:	e013      	b.n	80051dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051b4:	f7fe fa6a 	bl	800368c <HAL_RCC_GetPCLK2Freq>
 80051b8:	61b8      	str	r0, [r7, #24]
        break;
 80051ba:	e00f      	b.n	80051dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051bc:	4b4b      	ldr	r3, [pc, #300]	; (80052ec <UART_SetConfig+0x4c4>)
 80051be:	61bb      	str	r3, [r7, #24]
        break;
 80051c0:	e00c      	b.n	80051dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051c2:	f7fe f93d 	bl	8003440 <HAL_RCC_GetSysClockFreq>
 80051c6:	61b8      	str	r0, [r7, #24]
        break;
 80051c8:	e008      	b.n	80051dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051ce:	61bb      	str	r3, [r7, #24]
        break;
 80051d0:	e004      	b.n	80051dc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80051d2:	2300      	movs	r3, #0
 80051d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	77bb      	strb	r3, [r7, #30]
        break;
 80051da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d074      	beq.n	80052cc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	005a      	lsls	r2, r3, #1
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	085b      	lsrs	r3, r3, #1
 80051ec:	441a      	add	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	2b0f      	cmp	r3, #15
 80051fc:	d916      	bls.n	800522c <UART_SetConfig+0x404>
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005204:	d212      	bcs.n	800522c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	b29b      	uxth	r3, r3
 800520a:	f023 030f 	bic.w	r3, r3, #15
 800520e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	085b      	lsrs	r3, r3, #1
 8005214:	b29b      	uxth	r3, r3
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	b29a      	uxth	r2, r3
 800521c:	89fb      	ldrh	r3, [r7, #14]
 800521e:	4313      	orrs	r3, r2
 8005220:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	89fa      	ldrh	r2, [r7, #14]
 8005228:	60da      	str	r2, [r3, #12]
 800522a:	e04f      	b.n	80052cc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	77bb      	strb	r3, [r7, #30]
 8005230:	e04c      	b.n	80052cc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005232:	7ffb      	ldrb	r3, [r7, #31]
 8005234:	2b08      	cmp	r3, #8
 8005236:	d828      	bhi.n	800528a <UART_SetConfig+0x462>
 8005238:	a201      	add	r2, pc, #4	; (adr r2, 8005240 <UART_SetConfig+0x418>)
 800523a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523e:	bf00      	nop
 8005240:	08005265 	.word	0x08005265
 8005244:	0800526d 	.word	0x0800526d
 8005248:	08005275 	.word	0x08005275
 800524c:	0800528b 	.word	0x0800528b
 8005250:	0800527b 	.word	0x0800527b
 8005254:	0800528b 	.word	0x0800528b
 8005258:	0800528b 	.word	0x0800528b
 800525c:	0800528b 	.word	0x0800528b
 8005260:	08005283 	.word	0x08005283
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005264:	f7fe f9fe 	bl	8003664 <HAL_RCC_GetPCLK1Freq>
 8005268:	61b8      	str	r0, [r7, #24]
        break;
 800526a:	e013      	b.n	8005294 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800526c:	f7fe fa0e 	bl	800368c <HAL_RCC_GetPCLK2Freq>
 8005270:	61b8      	str	r0, [r7, #24]
        break;
 8005272:	e00f      	b.n	8005294 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005274:	4b1d      	ldr	r3, [pc, #116]	; (80052ec <UART_SetConfig+0x4c4>)
 8005276:	61bb      	str	r3, [r7, #24]
        break;
 8005278:	e00c      	b.n	8005294 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800527a:	f7fe f8e1 	bl	8003440 <HAL_RCC_GetSysClockFreq>
 800527e:	61b8      	str	r0, [r7, #24]
        break;
 8005280:	e008      	b.n	8005294 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005286:	61bb      	str	r3, [r7, #24]
        break;
 8005288:	e004      	b.n	8005294 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800528a:	2300      	movs	r3, #0
 800528c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	77bb      	strb	r3, [r7, #30]
        break;
 8005292:	bf00      	nop
    }

    if (pclk != 0U)
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d018      	beq.n	80052cc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	085a      	lsrs	r2, r3, #1
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	441a      	add	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	2b0f      	cmp	r3, #15
 80052b2:	d909      	bls.n	80052c8 <UART_SetConfig+0x4a0>
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052ba:	d205      	bcs.n	80052c8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	b29a      	uxth	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	60da      	str	r2, [r3, #12]
 80052c6:	e001      	b.n	80052cc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80052d8:	7fbb      	ldrb	r3, [r7, #30]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3720      	adds	r7, #32
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	40007c00 	.word	0x40007c00
 80052e8:	40023800 	.word	0x40023800
 80052ec:	00f42400 	.word	0x00f42400

080052f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00a      	beq.n	800531a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	430a      	orrs	r2, r1
 8005318:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	f003 0302 	and.w	r3, r3, #2
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00a      	beq.n	800533c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00a      	beq.n	800535e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	f003 0308 	and.w	r3, r3, #8
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00a      	beq.n	8005380 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005384:	f003 0310 	and.w	r3, r3, #16
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a6:	f003 0320 	and.w	r3, r3, #32
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d01a      	beq.n	8005406 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053ee:	d10a      	bne.n	8005406 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	430a      	orrs	r2, r1
 8005404:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	605a      	str	r2, [r3, #4]
  }
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af02      	add	r7, sp, #8
 800543a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005444:	f7fd f884 	bl	8002550 <HAL_GetTick>
 8005448:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0308 	and.w	r3, r3, #8
 8005454:	2b08      	cmp	r3, #8
 8005456:	d10e      	bne.n	8005476 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005458:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f831 	bl	80054ce <UART_WaitOnFlagUntilTimeout>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e027      	b.n	80054c6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	2b04      	cmp	r3, #4
 8005482:	d10e      	bne.n	80054a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005484:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005488:	9300      	str	r3, [sp, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f81b 	bl	80054ce <UART_WaitOnFlagUntilTimeout>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e011      	b.n	80054c6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2220      	movs	r2, #32
 80054ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b09c      	sub	sp, #112	; 0x70
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	60f8      	str	r0, [r7, #12]
 80054d6:	60b9      	str	r1, [r7, #8]
 80054d8:	603b      	str	r3, [r7, #0]
 80054da:	4613      	mov	r3, r2
 80054dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054de:	e0a7      	b.n	8005630 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e6:	f000 80a3 	beq.w	8005630 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ea:	f7fd f831 	bl	8002550 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d302      	bcc.n	8005500 <UART_WaitOnFlagUntilTimeout+0x32>
 80054fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d13f      	bne.n	8005580 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005506:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800550e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005510:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005514:	667b      	str	r3, [r7, #100]	; 0x64
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	461a      	mov	r2, r3
 800551c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800551e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005520:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005524:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005526:	e841 2300 	strex	r3, r2, [r1]
 800552a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800552c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1e6      	bne.n	8005500 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3308      	adds	r3, #8
 8005538:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800553c:	e853 3f00 	ldrex	r3, [r3]
 8005540:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	f023 0301 	bic.w	r3, r3, #1
 8005548:	663b      	str	r3, [r7, #96]	; 0x60
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3308      	adds	r3, #8
 8005550:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005552:	64ba      	str	r2, [r7, #72]	; 0x48
 8005554:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005556:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005558:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800555a:	e841 2300 	strex	r3, r2, [r1]
 800555e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005560:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1e5      	bne.n	8005532 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2220      	movs	r2, #32
 800556a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2220      	movs	r2, #32
 8005570:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	e068      	b.n	8005652 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0304 	and.w	r3, r3, #4
 800558a:	2b00      	cmp	r3, #0
 800558c:	d050      	beq.n	8005630 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	69db      	ldr	r3, [r3, #28]
 8005594:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005598:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800559c:	d148      	bne.n	8005630 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055a6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b0:	e853 3f00 	ldrex	r3, [r3]
 80055b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	461a      	mov	r2, r3
 80055c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055c6:	637b      	str	r3, [r7, #52]	; 0x34
 80055c8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055ce:	e841 2300 	strex	r3, r2, [r1]
 80055d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80055d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1e6      	bne.n	80055a8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	3308      	adds	r3, #8
 80055e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	613b      	str	r3, [r7, #16]
   return(result);
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f023 0301 	bic.w	r3, r3, #1
 80055f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3308      	adds	r3, #8
 80055f8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80055fa:	623a      	str	r2, [r7, #32]
 80055fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	69f9      	ldr	r1, [r7, #28]
 8005600:	6a3a      	ldr	r2, [r7, #32]
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	61bb      	str	r3, [r7, #24]
   return(result);
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e5      	bne.n	80055da <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2220      	movs	r2, #32
 8005612:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2220      	movs	r2, #32
 8005618:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2220      	movs	r2, #32
 8005620:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e010      	b.n	8005652 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	69da      	ldr	r2, [r3, #28]
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	4013      	ands	r3, r2
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	429a      	cmp	r2, r3
 800563e:	bf0c      	ite	eq
 8005640:	2301      	moveq	r3, #1
 8005642:	2300      	movne	r3, #0
 8005644:	b2db      	uxtb	r3, r3
 8005646:	461a      	mov	r2, r3
 8005648:	79fb      	ldrb	r3, [r7, #7]
 800564a:	429a      	cmp	r2, r3
 800564c:	f43f af48 	beq.w	80054e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3770      	adds	r7, #112	; 0x70
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800565a:	b480      	push	{r7}
 800565c:	b095      	sub	sp, #84	; 0x54
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800566a:	e853 3f00 	ldrex	r3, [r3]
 800566e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005672:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005676:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	461a      	mov	r2, r3
 800567e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005680:	643b      	str	r3, [r7, #64]	; 0x40
 8005682:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005684:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005686:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005688:	e841 2300 	strex	r3, r2, [r1]
 800568c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800568e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1e6      	bne.n	8005662 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3308      	adds	r3, #8
 800569a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	e853 3f00 	ldrex	r3, [r3]
 80056a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	f023 0301 	bic.w	r3, r3, #1
 80056aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	3308      	adds	r3, #8
 80056b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056bc:	e841 2300 	strex	r3, r2, [r1]
 80056c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1e5      	bne.n	8005694 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d118      	bne.n	8005702 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	e853 3f00 	ldrex	r3, [r3]
 80056dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f023 0310 	bic.w	r3, r3, #16
 80056e4:	647b      	str	r3, [r7, #68]	; 0x44
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	461a      	mov	r2, r3
 80056ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056ee:	61bb      	str	r3, [r7, #24]
 80056f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f2:	6979      	ldr	r1, [r7, #20]
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	e841 2300 	strex	r3, r2, [r1]
 80056fa:	613b      	str	r3, [r7, #16]
   return(result);
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1e6      	bne.n	80056d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2220      	movs	r2, #32
 8005706:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005716:	bf00      	nop
 8005718:	3754      	adds	r7, #84	; 0x54
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr

08005722 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b084      	sub	sp, #16
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f7ff fb51 	bl	8004de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005746:	bf00      	nop
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b088      	sub	sp, #32
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	e853 3f00 	ldrex	r3, [r3]
 8005762:	60bb      	str	r3, [r7, #8]
   return(result);
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800576a:	61fb      	str	r3, [r7, #28]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	461a      	mov	r2, r3
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	61bb      	str	r3, [r7, #24]
 8005776:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	6979      	ldr	r1, [r7, #20]
 800577a:	69ba      	ldr	r2, [r7, #24]
 800577c:	e841 2300 	strex	r3, r2, [r1]
 8005780:	613b      	str	r3, [r7, #16]
   return(result);
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e6      	bne.n	8005756 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2220      	movs	r2, #32
 800578c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff fb1d 	bl	8004dd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800579a:	bf00      	nop
 800579c:	3720      	adds	r7, #32
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <atoi>:
 80057a2:	220a      	movs	r2, #10
 80057a4:	2100      	movs	r1, #0
 80057a6:	f000 ba09 	b.w	8005bbc <strtol>
	...

080057ac <__errno>:
 80057ac:	4b01      	ldr	r3, [pc, #4]	; (80057b4 <__errno+0x8>)
 80057ae:	6818      	ldr	r0, [r3, #0]
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	2000000c 	.word	0x2000000c

080057b8 <__libc_init_array>:
 80057b8:	b570      	push	{r4, r5, r6, lr}
 80057ba:	4d0d      	ldr	r5, [pc, #52]	; (80057f0 <__libc_init_array+0x38>)
 80057bc:	4c0d      	ldr	r4, [pc, #52]	; (80057f4 <__libc_init_array+0x3c>)
 80057be:	1b64      	subs	r4, r4, r5
 80057c0:	10a4      	asrs	r4, r4, #2
 80057c2:	2600      	movs	r6, #0
 80057c4:	42a6      	cmp	r6, r4
 80057c6:	d109      	bne.n	80057dc <__libc_init_array+0x24>
 80057c8:	4d0b      	ldr	r5, [pc, #44]	; (80057f8 <__libc_init_array+0x40>)
 80057ca:	4c0c      	ldr	r4, [pc, #48]	; (80057fc <__libc_init_array+0x44>)
 80057cc:	f009 fcaa 	bl	800f124 <_init>
 80057d0:	1b64      	subs	r4, r4, r5
 80057d2:	10a4      	asrs	r4, r4, #2
 80057d4:	2600      	movs	r6, #0
 80057d6:	42a6      	cmp	r6, r4
 80057d8:	d105      	bne.n	80057e6 <__libc_init_array+0x2e>
 80057da:	bd70      	pop	{r4, r5, r6, pc}
 80057dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80057e0:	4798      	blx	r3
 80057e2:	3601      	adds	r6, #1
 80057e4:	e7ee      	b.n	80057c4 <__libc_init_array+0xc>
 80057e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80057ea:	4798      	blx	r3
 80057ec:	3601      	adds	r6, #1
 80057ee:	e7f2      	b.n	80057d6 <__libc_init_array+0x1e>
 80057f0:	08011d00 	.word	0x08011d00
 80057f4:	08011d00 	.word	0x08011d00
 80057f8:	08011d00 	.word	0x08011d00
 80057fc:	08011d08 	.word	0x08011d08

08005800 <__itoa>:
 8005800:	1e93      	subs	r3, r2, #2
 8005802:	2b22      	cmp	r3, #34	; 0x22
 8005804:	b510      	push	{r4, lr}
 8005806:	460c      	mov	r4, r1
 8005808:	d904      	bls.n	8005814 <__itoa+0x14>
 800580a:	2300      	movs	r3, #0
 800580c:	700b      	strb	r3, [r1, #0]
 800580e:	461c      	mov	r4, r3
 8005810:	4620      	mov	r0, r4
 8005812:	bd10      	pop	{r4, pc}
 8005814:	2a0a      	cmp	r2, #10
 8005816:	d109      	bne.n	800582c <__itoa+0x2c>
 8005818:	2800      	cmp	r0, #0
 800581a:	da07      	bge.n	800582c <__itoa+0x2c>
 800581c:	232d      	movs	r3, #45	; 0x2d
 800581e:	700b      	strb	r3, [r1, #0]
 8005820:	4240      	negs	r0, r0
 8005822:	2101      	movs	r1, #1
 8005824:	4421      	add	r1, r4
 8005826:	f000 f9d3 	bl	8005bd0 <__utoa>
 800582a:	e7f1      	b.n	8005810 <__itoa+0x10>
 800582c:	2100      	movs	r1, #0
 800582e:	e7f9      	b.n	8005824 <__itoa+0x24>

08005830 <itoa>:
 8005830:	f7ff bfe6 	b.w	8005800 <__itoa>

08005834 <memcmp>:
 8005834:	b510      	push	{r4, lr}
 8005836:	3901      	subs	r1, #1
 8005838:	4402      	add	r2, r0
 800583a:	4290      	cmp	r0, r2
 800583c:	d101      	bne.n	8005842 <memcmp+0xe>
 800583e:	2000      	movs	r0, #0
 8005840:	e005      	b.n	800584e <memcmp+0x1a>
 8005842:	7803      	ldrb	r3, [r0, #0]
 8005844:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005848:	42a3      	cmp	r3, r4
 800584a:	d001      	beq.n	8005850 <memcmp+0x1c>
 800584c:	1b18      	subs	r0, r3, r4
 800584e:	bd10      	pop	{r4, pc}
 8005850:	3001      	adds	r0, #1
 8005852:	e7f2      	b.n	800583a <memcmp+0x6>

08005854 <memset>:
 8005854:	4402      	add	r2, r0
 8005856:	4603      	mov	r3, r0
 8005858:	4293      	cmp	r3, r2
 800585a:	d100      	bne.n	800585e <memset+0xa>
 800585c:	4770      	bx	lr
 800585e:	f803 1b01 	strb.w	r1, [r3], #1
 8005862:	e7f9      	b.n	8005858 <memset+0x4>

08005864 <printf>:
 8005864:	b40f      	push	{r0, r1, r2, r3}
 8005866:	b507      	push	{r0, r1, r2, lr}
 8005868:	4906      	ldr	r1, [pc, #24]	; (8005884 <printf+0x20>)
 800586a:	ab04      	add	r3, sp, #16
 800586c:	6808      	ldr	r0, [r1, #0]
 800586e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005872:	6881      	ldr	r1, [r0, #8]
 8005874:	9301      	str	r3, [sp, #4]
 8005876:	f000 f9ef 	bl	8005c58 <_vfprintf_r>
 800587a:	b003      	add	sp, #12
 800587c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005880:	b004      	add	sp, #16
 8005882:	4770      	bx	lr
 8005884:	2000000c 	.word	0x2000000c

08005888 <_puts_r>:
 8005888:	b530      	push	{r4, r5, lr}
 800588a:	4605      	mov	r5, r0
 800588c:	b089      	sub	sp, #36	; 0x24
 800588e:	4608      	mov	r0, r1
 8005890:	460c      	mov	r4, r1
 8005892:	f7fa fcd5 	bl	8000240 <strlen>
 8005896:	4b1e      	ldr	r3, [pc, #120]	; (8005910 <_puts_r+0x88>)
 8005898:	9306      	str	r3, [sp, #24]
 800589a:	2301      	movs	r3, #1
 800589c:	e9cd 4004 	strd	r4, r0, [sp, #16]
 80058a0:	9307      	str	r3, [sp, #28]
 80058a2:	4418      	add	r0, r3
 80058a4:	ab04      	add	r3, sp, #16
 80058a6:	9301      	str	r3, [sp, #4]
 80058a8:	2302      	movs	r3, #2
 80058aa:	9302      	str	r3, [sp, #8]
 80058ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80058ae:	68ac      	ldr	r4, [r5, #8]
 80058b0:	9003      	str	r0, [sp, #12]
 80058b2:	b913      	cbnz	r3, 80058ba <_puts_r+0x32>
 80058b4:	4628      	mov	r0, r5
 80058b6:	f003 fd51 	bl	800935c <__sinit>
 80058ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058bc:	07db      	lsls	r3, r3, #31
 80058be:	d405      	bmi.n	80058cc <_puts_r+0x44>
 80058c0:	89a3      	ldrh	r3, [r4, #12]
 80058c2:	0598      	lsls	r0, r3, #22
 80058c4:	d402      	bmi.n	80058cc <_puts_r+0x44>
 80058c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058c8:	f004 f8a0 	bl	8009a0c <__retarget_lock_acquire_recursive>
 80058cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058d0:	0499      	lsls	r1, r3, #18
 80058d2:	d406      	bmi.n	80058e2 <_puts_r+0x5a>
 80058d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80058d8:	81a3      	strh	r3, [r4, #12]
 80058da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058e0:	6663      	str	r3, [r4, #100]	; 0x64
 80058e2:	4628      	mov	r0, r5
 80058e4:	aa01      	add	r2, sp, #4
 80058e6:	4621      	mov	r1, r4
 80058e8:	f003 fef0 	bl	80096cc <__sfvwrite_r>
 80058ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058ee:	2800      	cmp	r0, #0
 80058f0:	bf14      	ite	ne
 80058f2:	f04f 35ff 	movne.w	r5, #4294967295
 80058f6:	250a      	moveq	r5, #10
 80058f8:	07da      	lsls	r2, r3, #31
 80058fa:	d405      	bmi.n	8005908 <_puts_r+0x80>
 80058fc:	89a3      	ldrh	r3, [r4, #12]
 80058fe:	059b      	lsls	r3, r3, #22
 8005900:	d402      	bmi.n	8005908 <_puts_r+0x80>
 8005902:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005904:	f004 f883 	bl	8009a0e <__retarget_lock_release_recursive>
 8005908:	4628      	mov	r0, r5
 800590a:	b009      	add	sp, #36	; 0x24
 800590c:	bd30      	pop	{r4, r5, pc}
 800590e:	bf00      	nop
 8005910:	080103ca 	.word	0x080103ca

08005914 <puts>:
 8005914:	4b02      	ldr	r3, [pc, #8]	; (8005920 <puts+0xc>)
 8005916:	4601      	mov	r1, r0
 8005918:	6818      	ldr	r0, [r3, #0]
 800591a:	f7ff bfb5 	b.w	8005888 <_puts_r>
 800591e:	bf00      	nop
 8005920:	2000000c 	.word	0x2000000c

08005924 <scanf>:
 8005924:	b40f      	push	{r0, r1, r2, r3}
 8005926:	b507      	push	{r0, r1, r2, lr}
 8005928:	4906      	ldr	r1, [pc, #24]	; (8005944 <scanf+0x20>)
 800592a:	ab04      	add	r3, sp, #16
 800592c:	6808      	ldr	r0, [r1, #0]
 800592e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005932:	6841      	ldr	r1, [r0, #4]
 8005934:	9301      	str	r3, [sp, #4]
 8005936:	f002 fda5 	bl	8008484 <_vfscanf_r>
 800593a:	b003      	add	sp, #12
 800593c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005940:	b004      	add	sp, #16
 8005942:	4770      	bx	lr
 8005944:	2000000c 	.word	0x2000000c

08005948 <setvbuf>:
 8005948:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800594c:	461d      	mov	r5, r3
 800594e:	4b58      	ldr	r3, [pc, #352]	; (8005ab0 <setvbuf+0x168>)
 8005950:	681f      	ldr	r7, [r3, #0]
 8005952:	4604      	mov	r4, r0
 8005954:	460e      	mov	r6, r1
 8005956:	4690      	mov	r8, r2
 8005958:	b127      	cbz	r7, 8005964 <setvbuf+0x1c>
 800595a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595c:	b913      	cbnz	r3, 8005964 <setvbuf+0x1c>
 800595e:	4638      	mov	r0, r7
 8005960:	f003 fcfc 	bl	800935c <__sinit>
 8005964:	f1b8 0f02 	cmp.w	r8, #2
 8005968:	d006      	beq.n	8005978 <setvbuf+0x30>
 800596a:	f1b8 0f01 	cmp.w	r8, #1
 800596e:	f200 809a 	bhi.w	8005aa6 <setvbuf+0x15e>
 8005972:	2d00      	cmp	r5, #0
 8005974:	f2c0 8097 	blt.w	8005aa6 <setvbuf+0x15e>
 8005978:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800597a:	07db      	lsls	r3, r3, #31
 800597c:	d405      	bmi.n	800598a <setvbuf+0x42>
 800597e:	89a3      	ldrh	r3, [r4, #12]
 8005980:	0598      	lsls	r0, r3, #22
 8005982:	d402      	bmi.n	800598a <setvbuf+0x42>
 8005984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005986:	f004 f841 	bl	8009a0c <__retarget_lock_acquire_recursive>
 800598a:	4621      	mov	r1, r4
 800598c:	4638      	mov	r0, r7
 800598e:	f003 fc67 	bl	8009260 <_fflush_r>
 8005992:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005994:	b141      	cbz	r1, 80059a8 <setvbuf+0x60>
 8005996:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800599a:	4299      	cmp	r1, r3
 800599c:	d002      	beq.n	80059a4 <setvbuf+0x5c>
 800599e:	4638      	mov	r0, r7
 80059a0:	f003 fdd4 	bl	800954c <_free_r>
 80059a4:	2300      	movs	r3, #0
 80059a6:	6323      	str	r3, [r4, #48]	; 0x30
 80059a8:	2300      	movs	r3, #0
 80059aa:	61a3      	str	r3, [r4, #24]
 80059ac:	6063      	str	r3, [r4, #4]
 80059ae:	89a3      	ldrh	r3, [r4, #12]
 80059b0:	0619      	lsls	r1, r3, #24
 80059b2:	d503      	bpl.n	80059bc <setvbuf+0x74>
 80059b4:	6921      	ldr	r1, [r4, #16]
 80059b6:	4638      	mov	r0, r7
 80059b8:	f003 fdc8 	bl	800954c <_free_r>
 80059bc:	89a3      	ldrh	r3, [r4, #12]
 80059be:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80059c2:	f023 0303 	bic.w	r3, r3, #3
 80059c6:	f1b8 0f02 	cmp.w	r8, #2
 80059ca:	81a3      	strh	r3, [r4, #12]
 80059cc:	d067      	beq.n	8005a9e <setvbuf+0x156>
 80059ce:	ab01      	add	r3, sp, #4
 80059d0:	466a      	mov	r2, sp
 80059d2:	4621      	mov	r1, r4
 80059d4:	4638      	mov	r0, r7
 80059d6:	f004 f81b 	bl	8009a10 <__swhatbuf_r>
 80059da:	89a3      	ldrh	r3, [r4, #12]
 80059dc:	4318      	orrs	r0, r3
 80059de:	81a0      	strh	r0, [r4, #12]
 80059e0:	bb35      	cbnz	r5, 8005a30 <setvbuf+0xe8>
 80059e2:	9d00      	ldr	r5, [sp, #0]
 80059e4:	4628      	mov	r0, r5
 80059e6:	f004 f87f 	bl	8009ae8 <malloc>
 80059ea:	4606      	mov	r6, r0
 80059ec:	2800      	cmp	r0, #0
 80059ee:	d151      	bne.n	8005a94 <setvbuf+0x14c>
 80059f0:	f8dd 9000 	ldr.w	r9, [sp]
 80059f4:	45a9      	cmp	r9, r5
 80059f6:	d146      	bne.n	8005a86 <setvbuf+0x13e>
 80059f8:	f04f 35ff 	mov.w	r5, #4294967295
 80059fc:	2200      	movs	r2, #0
 80059fe:	60a2      	str	r2, [r4, #8]
 8005a00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a04:	6022      	str	r2, [r4, #0]
 8005a06:	6122      	str	r2, [r4, #16]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a0e:	6162      	str	r2, [r4, #20]
 8005a10:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a12:	f043 0302 	orr.w	r3, r3, #2
 8005a16:	07d2      	lsls	r2, r2, #31
 8005a18:	81a3      	strh	r3, [r4, #12]
 8005a1a:	d405      	bmi.n	8005a28 <setvbuf+0xe0>
 8005a1c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005a20:	d102      	bne.n	8005a28 <setvbuf+0xe0>
 8005a22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a24:	f003 fff3 	bl	8009a0e <__retarget_lock_release_recursive>
 8005a28:	4628      	mov	r0, r5
 8005a2a:	b003      	add	sp, #12
 8005a2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a30:	2e00      	cmp	r6, #0
 8005a32:	d0d7      	beq.n	80059e4 <setvbuf+0x9c>
 8005a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a36:	b913      	cbnz	r3, 8005a3e <setvbuf+0xf6>
 8005a38:	4638      	mov	r0, r7
 8005a3a:	f003 fc8f 	bl	800935c <__sinit>
 8005a3e:	9b00      	ldr	r3, [sp, #0]
 8005a40:	6026      	str	r6, [r4, #0]
 8005a42:	42ab      	cmp	r3, r5
 8005a44:	bf1e      	ittt	ne
 8005a46:	89a3      	ldrhne	r3, [r4, #12]
 8005a48:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8005a4c:	81a3      	strhne	r3, [r4, #12]
 8005a4e:	f1b8 0f01 	cmp.w	r8, #1
 8005a52:	bf02      	ittt	eq
 8005a54:	89a3      	ldrheq	r3, [r4, #12]
 8005a56:	f043 0301 	orreq.w	r3, r3, #1
 8005a5a:	81a3      	strheq	r3, [r4, #12]
 8005a5c:	89a2      	ldrh	r2, [r4, #12]
 8005a5e:	f012 0308 	ands.w	r3, r2, #8
 8005a62:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005a66:	d01c      	beq.n	8005aa2 <setvbuf+0x15a>
 8005a68:	07d3      	lsls	r3, r2, #31
 8005a6a:	bf41      	itttt	mi
 8005a6c:	2300      	movmi	r3, #0
 8005a6e:	426d      	negmi	r5, r5
 8005a70:	60a3      	strmi	r3, [r4, #8]
 8005a72:	61a5      	strmi	r5, [r4, #24]
 8005a74:	bf58      	it	pl
 8005a76:	60a5      	strpl	r5, [r4, #8]
 8005a78:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005a7a:	f015 0501 	ands.w	r5, r5, #1
 8005a7e:	d115      	bne.n	8005aac <setvbuf+0x164>
 8005a80:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005a84:	e7cc      	b.n	8005a20 <setvbuf+0xd8>
 8005a86:	4648      	mov	r0, r9
 8005a88:	f004 f82e 	bl	8009ae8 <malloc>
 8005a8c:	4606      	mov	r6, r0
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	d0b2      	beq.n	80059f8 <setvbuf+0xb0>
 8005a92:	464d      	mov	r5, r9
 8005a94:	89a3      	ldrh	r3, [r4, #12]
 8005a96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a9a:	81a3      	strh	r3, [r4, #12]
 8005a9c:	e7ca      	b.n	8005a34 <setvbuf+0xec>
 8005a9e:	2500      	movs	r5, #0
 8005aa0:	e7ac      	b.n	80059fc <setvbuf+0xb4>
 8005aa2:	60a3      	str	r3, [r4, #8]
 8005aa4:	e7e8      	b.n	8005a78 <setvbuf+0x130>
 8005aa6:	f04f 35ff 	mov.w	r5, #4294967295
 8005aaa:	e7bd      	b.n	8005a28 <setvbuf+0xe0>
 8005aac:	2500      	movs	r5, #0
 8005aae:	e7bb      	b.n	8005a28 <setvbuf+0xe0>
 8005ab0:	2000000c 	.word	0x2000000c

08005ab4 <_strtol_l.constprop.0>:
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aba:	d001      	beq.n	8005ac0 <_strtol_l.constprop.0+0xc>
 8005abc:	2b24      	cmp	r3, #36	; 0x24
 8005abe:	d906      	bls.n	8005ace <_strtol_l.constprop.0+0x1a>
 8005ac0:	f7ff fe74 	bl	80057ac <__errno>
 8005ac4:	2316      	movs	r3, #22
 8005ac6:	6003      	str	r3, [r0, #0]
 8005ac8:	2000      	movs	r0, #0
 8005aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ace:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005bb4 <_strtol_l.constprop.0+0x100>
 8005ad2:	460d      	mov	r5, r1
 8005ad4:	462e      	mov	r6, r5
 8005ad6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ada:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005ade:	f017 0708 	ands.w	r7, r7, #8
 8005ae2:	d1f7      	bne.n	8005ad4 <_strtol_l.constprop.0+0x20>
 8005ae4:	2c2d      	cmp	r4, #45	; 0x2d
 8005ae6:	d132      	bne.n	8005b4e <_strtol_l.constprop.0+0x9a>
 8005ae8:	782c      	ldrb	r4, [r5, #0]
 8005aea:	2701      	movs	r7, #1
 8005aec:	1cb5      	adds	r5, r6, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d05b      	beq.n	8005baa <_strtol_l.constprop.0+0xf6>
 8005af2:	2b10      	cmp	r3, #16
 8005af4:	d109      	bne.n	8005b0a <_strtol_l.constprop.0+0x56>
 8005af6:	2c30      	cmp	r4, #48	; 0x30
 8005af8:	d107      	bne.n	8005b0a <_strtol_l.constprop.0+0x56>
 8005afa:	782c      	ldrb	r4, [r5, #0]
 8005afc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005b00:	2c58      	cmp	r4, #88	; 0x58
 8005b02:	d14d      	bne.n	8005ba0 <_strtol_l.constprop.0+0xec>
 8005b04:	786c      	ldrb	r4, [r5, #1]
 8005b06:	2310      	movs	r3, #16
 8005b08:	3502      	adds	r5, #2
 8005b0a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005b0e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005b12:	f04f 0c00 	mov.w	ip, #0
 8005b16:	fbb8 f9f3 	udiv	r9, r8, r3
 8005b1a:	4666      	mov	r6, ip
 8005b1c:	fb03 8a19 	mls	sl, r3, r9, r8
 8005b20:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005b24:	f1be 0f09 	cmp.w	lr, #9
 8005b28:	d816      	bhi.n	8005b58 <_strtol_l.constprop.0+0xa4>
 8005b2a:	4674      	mov	r4, lr
 8005b2c:	42a3      	cmp	r3, r4
 8005b2e:	dd24      	ble.n	8005b7a <_strtol_l.constprop.0+0xc6>
 8005b30:	f1bc 0f00 	cmp.w	ip, #0
 8005b34:	db1e      	blt.n	8005b74 <_strtol_l.constprop.0+0xc0>
 8005b36:	45b1      	cmp	r9, r6
 8005b38:	d31c      	bcc.n	8005b74 <_strtol_l.constprop.0+0xc0>
 8005b3a:	d101      	bne.n	8005b40 <_strtol_l.constprop.0+0x8c>
 8005b3c:	45a2      	cmp	sl, r4
 8005b3e:	db19      	blt.n	8005b74 <_strtol_l.constprop.0+0xc0>
 8005b40:	fb06 4603 	mla	r6, r6, r3, r4
 8005b44:	f04f 0c01 	mov.w	ip, #1
 8005b48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b4c:	e7e8      	b.n	8005b20 <_strtol_l.constprop.0+0x6c>
 8005b4e:	2c2b      	cmp	r4, #43	; 0x2b
 8005b50:	bf04      	itt	eq
 8005b52:	782c      	ldrbeq	r4, [r5, #0]
 8005b54:	1cb5      	addeq	r5, r6, #2
 8005b56:	e7ca      	b.n	8005aee <_strtol_l.constprop.0+0x3a>
 8005b58:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005b5c:	f1be 0f19 	cmp.w	lr, #25
 8005b60:	d801      	bhi.n	8005b66 <_strtol_l.constprop.0+0xb2>
 8005b62:	3c37      	subs	r4, #55	; 0x37
 8005b64:	e7e2      	b.n	8005b2c <_strtol_l.constprop.0+0x78>
 8005b66:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005b6a:	f1be 0f19 	cmp.w	lr, #25
 8005b6e:	d804      	bhi.n	8005b7a <_strtol_l.constprop.0+0xc6>
 8005b70:	3c57      	subs	r4, #87	; 0x57
 8005b72:	e7db      	b.n	8005b2c <_strtol_l.constprop.0+0x78>
 8005b74:	f04f 3cff 	mov.w	ip, #4294967295
 8005b78:	e7e6      	b.n	8005b48 <_strtol_l.constprop.0+0x94>
 8005b7a:	f1bc 0f00 	cmp.w	ip, #0
 8005b7e:	da05      	bge.n	8005b8c <_strtol_l.constprop.0+0xd8>
 8005b80:	2322      	movs	r3, #34	; 0x22
 8005b82:	6003      	str	r3, [r0, #0]
 8005b84:	4646      	mov	r6, r8
 8005b86:	b942      	cbnz	r2, 8005b9a <_strtol_l.constprop.0+0xe6>
 8005b88:	4630      	mov	r0, r6
 8005b8a:	e79e      	b.n	8005aca <_strtol_l.constprop.0+0x16>
 8005b8c:	b107      	cbz	r7, 8005b90 <_strtol_l.constprop.0+0xdc>
 8005b8e:	4276      	negs	r6, r6
 8005b90:	2a00      	cmp	r2, #0
 8005b92:	d0f9      	beq.n	8005b88 <_strtol_l.constprop.0+0xd4>
 8005b94:	f1bc 0f00 	cmp.w	ip, #0
 8005b98:	d000      	beq.n	8005b9c <_strtol_l.constprop.0+0xe8>
 8005b9a:	1e69      	subs	r1, r5, #1
 8005b9c:	6011      	str	r1, [r2, #0]
 8005b9e:	e7f3      	b.n	8005b88 <_strtol_l.constprop.0+0xd4>
 8005ba0:	2430      	movs	r4, #48	; 0x30
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1b1      	bne.n	8005b0a <_strtol_l.constprop.0+0x56>
 8005ba6:	2308      	movs	r3, #8
 8005ba8:	e7af      	b.n	8005b0a <_strtol_l.constprop.0+0x56>
 8005baa:	2c30      	cmp	r4, #48	; 0x30
 8005bac:	d0a5      	beq.n	8005afa <_strtol_l.constprop.0+0x46>
 8005bae:	230a      	movs	r3, #10
 8005bb0:	e7ab      	b.n	8005b0a <_strtol_l.constprop.0+0x56>
 8005bb2:	bf00      	nop
 8005bb4:	0801001d 	.word	0x0801001d

08005bb8 <_strtol_r>:
 8005bb8:	f7ff bf7c 	b.w	8005ab4 <_strtol_l.constprop.0>

08005bbc <strtol>:
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	460a      	mov	r2, r1
 8005bc0:	4601      	mov	r1, r0
 8005bc2:	4802      	ldr	r0, [pc, #8]	; (8005bcc <strtol+0x10>)
 8005bc4:	6800      	ldr	r0, [r0, #0]
 8005bc6:	f7ff bf75 	b.w	8005ab4 <_strtol_l.constprop.0>
 8005bca:	bf00      	nop
 8005bcc:	2000000c 	.word	0x2000000c

08005bd0 <__utoa>:
 8005bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bd2:	4c1f      	ldr	r4, [pc, #124]	; (8005c50 <__utoa+0x80>)
 8005bd4:	b08b      	sub	sp, #44	; 0x2c
 8005bd6:	4605      	mov	r5, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	466e      	mov	r6, sp
 8005bdc:	f104 0c20 	add.w	ip, r4, #32
 8005be0:	6820      	ldr	r0, [r4, #0]
 8005be2:	6861      	ldr	r1, [r4, #4]
 8005be4:	4637      	mov	r7, r6
 8005be6:	c703      	stmia	r7!, {r0, r1}
 8005be8:	3408      	adds	r4, #8
 8005bea:	4564      	cmp	r4, ip
 8005bec:	463e      	mov	r6, r7
 8005bee:	d1f7      	bne.n	8005be0 <__utoa+0x10>
 8005bf0:	7921      	ldrb	r1, [r4, #4]
 8005bf2:	7139      	strb	r1, [r7, #4]
 8005bf4:	1e91      	subs	r1, r2, #2
 8005bf6:	6820      	ldr	r0, [r4, #0]
 8005bf8:	6038      	str	r0, [r7, #0]
 8005bfa:	2922      	cmp	r1, #34	; 0x22
 8005bfc:	f04f 0100 	mov.w	r1, #0
 8005c00:	d904      	bls.n	8005c0c <__utoa+0x3c>
 8005c02:	7019      	strb	r1, [r3, #0]
 8005c04:	460b      	mov	r3, r1
 8005c06:	4618      	mov	r0, r3
 8005c08:	b00b      	add	sp, #44	; 0x2c
 8005c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c0c:	1e58      	subs	r0, r3, #1
 8005c0e:	4684      	mov	ip, r0
 8005c10:	fbb5 f7f2 	udiv	r7, r5, r2
 8005c14:	fb02 5617 	mls	r6, r2, r7, r5
 8005c18:	3628      	adds	r6, #40	; 0x28
 8005c1a:	446e      	add	r6, sp
 8005c1c:	460c      	mov	r4, r1
 8005c1e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8005c22:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8005c26:	462e      	mov	r6, r5
 8005c28:	42b2      	cmp	r2, r6
 8005c2a:	f101 0101 	add.w	r1, r1, #1
 8005c2e:	463d      	mov	r5, r7
 8005c30:	d9ee      	bls.n	8005c10 <__utoa+0x40>
 8005c32:	2200      	movs	r2, #0
 8005c34:	545a      	strb	r2, [r3, r1]
 8005c36:	1919      	adds	r1, r3, r4
 8005c38:	1aa5      	subs	r5, r4, r2
 8005c3a:	42aa      	cmp	r2, r5
 8005c3c:	dae3      	bge.n	8005c06 <__utoa+0x36>
 8005c3e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8005c42:	780e      	ldrb	r6, [r1, #0]
 8005c44:	7006      	strb	r6, [r0, #0]
 8005c46:	3201      	adds	r2, #1
 8005c48:	f801 5901 	strb.w	r5, [r1], #-1
 8005c4c:	e7f4      	b.n	8005c38 <__utoa+0x68>
 8005c4e:	bf00      	nop
 8005c50:	0800ff7c 	.word	0x0800ff7c
 8005c54:	00000000 	.word	0x00000000

08005c58 <_vfprintf_r>:
 8005c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5c:	ed2d 8b04 	vpush	{d8-d9}
 8005c60:	b0cb      	sub	sp, #300	; 0x12c
 8005c62:	460d      	mov	r5, r1
 8005c64:	4692      	mov	sl, r2
 8005c66:	461c      	mov	r4, r3
 8005c68:	4698      	mov	r8, r3
 8005c6a:	4606      	mov	r6, r0
 8005c6c:	f003 fec8 	bl	8009a00 <_localeconv_r>
 8005c70:	6803      	ldr	r3, [r0, #0]
 8005c72:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7fa fae3 	bl	8000240 <strlen>
 8005c7a:	900a      	str	r0, [sp, #40]	; 0x28
 8005c7c:	b126      	cbz	r6, 8005c88 <_vfprintf_r+0x30>
 8005c7e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8005c80:	b913      	cbnz	r3, 8005c88 <_vfprintf_r+0x30>
 8005c82:	4630      	mov	r0, r6
 8005c84:	f003 fb6a 	bl	800935c <__sinit>
 8005c88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c8a:	07d8      	lsls	r0, r3, #31
 8005c8c:	d405      	bmi.n	8005c9a <_vfprintf_r+0x42>
 8005c8e:	89ab      	ldrh	r3, [r5, #12]
 8005c90:	0599      	lsls	r1, r3, #22
 8005c92:	d402      	bmi.n	8005c9a <_vfprintf_r+0x42>
 8005c94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c96:	f003 feb9 	bl	8009a0c <__retarget_lock_acquire_recursive>
 8005c9a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8005c9e:	049a      	lsls	r2, r3, #18
 8005ca0:	d406      	bmi.n	8005cb0 <_vfprintf_r+0x58>
 8005ca2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ca6:	81ab      	strh	r3, [r5, #12]
 8005ca8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005caa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cae:	666b      	str	r3, [r5, #100]	; 0x64
 8005cb0:	89ab      	ldrh	r3, [r5, #12]
 8005cb2:	071f      	lsls	r7, r3, #28
 8005cb4:	d501      	bpl.n	8005cba <_vfprintf_r+0x62>
 8005cb6:	692b      	ldr	r3, [r5, #16]
 8005cb8:	b9bb      	cbnz	r3, 8005cea <_vfprintf_r+0x92>
 8005cba:	4629      	mov	r1, r5
 8005cbc:	4630      	mov	r0, r6
 8005cbe:	f002 fbf5 	bl	80084ac <__swsetup_r>
 8005cc2:	b190      	cbz	r0, 8005cea <_vfprintf_r+0x92>
 8005cc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cc6:	07dc      	lsls	r4, r3, #31
 8005cc8:	d508      	bpl.n	8005cdc <_vfprintf_r+0x84>
 8005cca:	f04f 33ff 	mov.w	r3, #4294967295
 8005cce:	930b      	str	r3, [sp, #44]	; 0x2c
 8005cd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005cd2:	b04b      	add	sp, #300	; 0x12c
 8005cd4:	ecbd 8b04 	vpop	{d8-d9}
 8005cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cdc:	89ab      	ldrh	r3, [r5, #12]
 8005cde:	0598      	lsls	r0, r3, #22
 8005ce0:	d4f3      	bmi.n	8005cca <_vfprintf_r+0x72>
 8005ce2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ce4:	f003 fe93 	bl	8009a0e <__retarget_lock_release_recursive>
 8005ce8:	e7ef      	b.n	8005cca <_vfprintf_r+0x72>
 8005cea:	89ab      	ldrh	r3, [r5, #12]
 8005cec:	f003 021a 	and.w	r2, r3, #26
 8005cf0:	2a0a      	cmp	r2, #10
 8005cf2:	d116      	bne.n	8005d22 <_vfprintf_r+0xca>
 8005cf4:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8005cf8:	2a00      	cmp	r2, #0
 8005cfa:	db12      	blt.n	8005d22 <_vfprintf_r+0xca>
 8005cfc:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8005cfe:	07d1      	lsls	r1, r2, #31
 8005d00:	d404      	bmi.n	8005d0c <_vfprintf_r+0xb4>
 8005d02:	059a      	lsls	r2, r3, #22
 8005d04:	d402      	bmi.n	8005d0c <_vfprintf_r+0xb4>
 8005d06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d08:	f003 fe81 	bl	8009a0e <__retarget_lock_release_recursive>
 8005d0c:	4623      	mov	r3, r4
 8005d0e:	4652      	mov	r2, sl
 8005d10:	4629      	mov	r1, r5
 8005d12:	4630      	mov	r0, r6
 8005d14:	b04b      	add	sp, #300	; 0x12c
 8005d16:	ecbd 8b04 	vpop	{d8-d9}
 8005d1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d1e:	f001 b9bf 	b.w	80070a0 <__sbprintf>
 8005d22:	2300      	movs	r3, #0
 8005d24:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
 8005d28:	ed9f 8b97 	vldr	d8, [pc, #604]	; 8005f88 <_vfprintf_r+0x330>
 8005d2c:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8005d30:	ac21      	add	r4, sp, #132	; 0x84
 8005d32:	941e      	str	r4, [sp, #120]	; 0x78
 8005d34:	9303      	str	r3, [sp, #12]
 8005d36:	9308      	str	r3, [sp, #32]
 8005d38:	930e      	str	r3, [sp, #56]	; 0x38
 8005d3a:	9310      	str	r3, [sp, #64]	; 0x40
 8005d3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d3e:	4653      	mov	r3, sl
 8005d40:	461f      	mov	r7, r3
 8005d42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d46:	b10a      	cbz	r2, 8005d4c <_vfprintf_r+0xf4>
 8005d48:	2a25      	cmp	r2, #37	; 0x25
 8005d4a:	d1f9      	bne.n	8005d40 <_vfprintf_r+0xe8>
 8005d4c:	ebb7 090a 	subs.w	r9, r7, sl
 8005d50:	d00d      	beq.n	8005d6e <_vfprintf_r+0x116>
 8005d52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005d54:	444b      	add	r3, r9
 8005d56:	9320      	str	r3, [sp, #128]	; 0x80
 8005d58:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	2b07      	cmp	r3, #7
 8005d5e:	e9c4 a900 	strd	sl, r9, [r4]
 8005d62:	931f      	str	r3, [sp, #124]	; 0x7c
 8005d64:	dc77      	bgt.n	8005e56 <_vfprintf_r+0x1fe>
 8005d66:	3408      	adds	r4, #8
 8005d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d6a:	444b      	add	r3, r9
 8005d6c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d6e:	783b      	ldrb	r3, [r7, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f001 8150 	beq.w	8007016 <_vfprintf_r+0x13be>
 8005d76:	2200      	movs	r2, #0
 8005d78:	1c7b      	adds	r3, r7, #1
 8005d7a:	f88d 205b 	strb.w	r2, [sp, #91]	; 0x5b
 8005d7e:	f04f 37ff 	mov.w	r7, #4294967295
 8005d82:	920c      	str	r2, [sp, #48]	; 0x30
 8005d84:	4693      	mov	fp, r2
 8005d86:	f04f 092b 	mov.w	r9, #43	; 0x2b
 8005d8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d8e:	9204      	str	r2, [sp, #16]
 8005d90:	9309      	str	r3, [sp, #36]	; 0x24
 8005d92:	9b04      	ldr	r3, [sp, #16]
 8005d94:	3b20      	subs	r3, #32
 8005d96:	2b5a      	cmp	r3, #90	; 0x5a
 8005d98:	f200 85a7 	bhi.w	80068ea <_vfprintf_r+0xc92>
 8005d9c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005da0:	05a5007d 	.word	0x05a5007d
 8005da4:	008505a5 	.word	0x008505a5
 8005da8:	05a505a5 	.word	0x05a505a5
 8005dac:	006505a5 	.word	0x006505a5
 8005db0:	05a505a5 	.word	0x05a505a5
 8005db4:	00920088 	.word	0x00920088
 8005db8:	008f05a5 	.word	0x008f05a5
 8005dbc:	05a50095 	.word	0x05a50095
 8005dc0:	00b100ae 	.word	0x00b100ae
 8005dc4:	00b100b1 	.word	0x00b100b1
 8005dc8:	00b100b1 	.word	0x00b100b1
 8005dcc:	00b100b1 	.word	0x00b100b1
 8005dd0:	00b100b1 	.word	0x00b100b1
 8005dd4:	05a505a5 	.word	0x05a505a5
 8005dd8:	05a505a5 	.word	0x05a505a5
 8005ddc:	05a505a5 	.word	0x05a505a5
 8005de0:	013305a5 	.word	0x013305a5
 8005de4:	00df05a5 	.word	0x00df05a5
 8005de8:	013300fc 	.word	0x013300fc
 8005dec:	01330133 	.word	0x01330133
 8005df0:	05a505a5 	.word	0x05a505a5
 8005df4:	05a505a5 	.word	0x05a505a5
 8005df8:	05a500c2 	.word	0x05a500c2
 8005dfc:	046905a5 	.word	0x046905a5
 8005e00:	05a505a5 	.word	0x05a505a5
 8005e04:	04b705a5 	.word	0x04b705a5
 8005e08:	04db05a5 	.word	0x04db05a5
 8005e0c:	05a505a5 	.word	0x05a505a5
 8005e10:	05a50501 	.word	0x05a50501
 8005e14:	05a505a5 	.word	0x05a505a5
 8005e18:	05a505a5 	.word	0x05a505a5
 8005e1c:	05a505a5 	.word	0x05a505a5
 8005e20:	013305a5 	.word	0x013305a5
 8005e24:	00df05a5 	.word	0x00df05a5
 8005e28:	013300fe 	.word	0x013300fe
 8005e2c:	01330133 	.word	0x01330133
 8005e30:	00fe00c5 	.word	0x00fe00c5
 8005e34:	05a500d9 	.word	0x05a500d9
 8005e38:	05a500d2 	.word	0x05a500d2
 8005e3c:	046b043e 	.word	0x046b043e
 8005e40:	00d904a4 	.word	0x00d904a4
 8005e44:	04b705a5 	.word	0x04b705a5
 8005e48:	04dd007b 	.word	0x04dd007b
 8005e4c:	05a505a5 	.word	0x05a505a5
 8005e50:	05a50522 	.word	0x05a50522
 8005e54:	007b      	.short	0x007b
 8005e56:	aa1e      	add	r2, sp, #120	; 0x78
 8005e58:	4629      	mov	r1, r5
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f007 fab8 	bl	800d3d0 <__sprint_r>
 8005e60:	2800      	cmp	r0, #0
 8005e62:	f040 812a 	bne.w	80060ba <_vfprintf_r+0x462>
 8005e66:	ac21      	add	r4, sp, #132	; 0x84
 8005e68:	e77e      	b.n	8005d68 <_vfprintf_r+0x110>
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	f003 fdc8 	bl	8009a00 <_localeconv_r>
 8005e70:	6843      	ldr	r3, [r0, #4]
 8005e72:	9310      	str	r3, [sp, #64]	; 0x40
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7fa f9e3 	bl	8000240 <strlen>
 8005e7a:	900e      	str	r0, [sp, #56]	; 0x38
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	f003 fdbf 	bl	8009a00 <_localeconv_r>
 8005e82:	6883      	ldr	r3, [r0, #8]
 8005e84:	9308      	str	r3, [sp, #32]
 8005e86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e88:	b12b      	cbz	r3, 8005e96 <_vfprintf_r+0x23e>
 8005e8a:	9b08      	ldr	r3, [sp, #32]
 8005e8c:	b11b      	cbz	r3, 8005e96 <_vfprintf_r+0x23e>
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	b10b      	cbz	r3, 8005e96 <_vfprintf_r+0x23e>
 8005e92:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8005e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e98:	e777      	b.n	8005d8a <_vfprintf_r+0x132>
 8005e9a:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1f9      	bne.n	8005e96 <_vfprintf_r+0x23e>
 8005ea2:	2320      	movs	r3, #32
 8005ea4:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 8005ea8:	e7f5      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005eaa:	f04b 0b01 	orr.w	fp, fp, #1
 8005eae:	e7f2      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005eb0:	f858 3b04 	ldr.w	r3, [r8], #4
 8005eb4:	930c      	str	r3, [sp, #48]	; 0x30
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	daed      	bge.n	8005e96 <_vfprintf_r+0x23e>
 8005eba:	425b      	negs	r3, r3
 8005ebc:	930c      	str	r3, [sp, #48]	; 0x30
 8005ebe:	f04b 0b04 	orr.w	fp, fp, #4
 8005ec2:	e7e8      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005ec4:	f88d 905b 	strb.w	r9, [sp, #91]	; 0x5b
 8005ec8:	e7e5      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ed0:	9204      	str	r2, [sp, #16]
 8005ed2:	2a2a      	cmp	r2, #42	; 0x2a
 8005ed4:	d110      	bne.n	8005ef8 <_vfprintf_r+0x2a0>
 8005ed6:	f858 7b04 	ldr.w	r7, [r8], #4
 8005eda:	9309      	str	r3, [sp, #36]	; 0x24
 8005edc:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 8005ee0:	e7d9      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005ee2:	210a      	movs	r1, #10
 8005ee4:	fb01 2707 	mla	r7, r1, r7, r2
 8005ee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005eec:	9204      	str	r2, [sp, #16]
 8005eee:	9a04      	ldr	r2, [sp, #16]
 8005ef0:	3a30      	subs	r2, #48	; 0x30
 8005ef2:	2a09      	cmp	r2, #9
 8005ef4:	d9f5      	bls.n	8005ee2 <_vfprintf_r+0x28a>
 8005ef6:	e74b      	b.n	8005d90 <_vfprintf_r+0x138>
 8005ef8:	2700      	movs	r7, #0
 8005efa:	e7f8      	b.n	8005eee <_vfprintf_r+0x296>
 8005efc:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8005f00:	e7c9      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005f02:	2200      	movs	r2, #0
 8005f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f06:	920c      	str	r2, [sp, #48]	; 0x30
 8005f08:	9a04      	ldr	r2, [sp, #16]
 8005f0a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005f0c:	3a30      	subs	r2, #48	; 0x30
 8005f0e:	200a      	movs	r0, #10
 8005f10:	fb00 2201 	mla	r2, r0, r1, r2
 8005f14:	920c      	str	r2, [sp, #48]	; 0x30
 8005f16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f1a:	9204      	str	r2, [sp, #16]
 8005f1c:	3a30      	subs	r2, #48	; 0x30
 8005f1e:	2a09      	cmp	r2, #9
 8005f20:	d9f2      	bls.n	8005f08 <_vfprintf_r+0x2b0>
 8005f22:	e735      	b.n	8005d90 <_vfprintf_r+0x138>
 8005f24:	f04b 0b08 	orr.w	fp, fp, #8
 8005f28:	e7b5      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	2b68      	cmp	r3, #104	; 0x68
 8005f30:	bf01      	itttt	eq
 8005f32:	9b09      	ldreq	r3, [sp, #36]	; 0x24
 8005f34:	3301      	addeq	r3, #1
 8005f36:	9309      	streq	r3, [sp, #36]	; 0x24
 8005f38:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8005f3c:	bf18      	it	ne
 8005f3e:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8005f42:	e7a8      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	2b6c      	cmp	r3, #108	; 0x6c
 8005f4a:	d105      	bne.n	8005f58 <_vfprintf_r+0x300>
 8005f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4e:	3301      	adds	r3, #1
 8005f50:	9309      	str	r3, [sp, #36]	; 0x24
 8005f52:	f04b 0b20 	orr.w	fp, fp, #32
 8005f56:	e79e      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005f58:	f04b 0b10 	orr.w	fp, fp, #16
 8005f5c:	e79b      	b.n	8005e96 <_vfprintf_r+0x23e>
 8005f5e:	4642      	mov	r2, r8
 8005f60:	2000      	movs	r0, #0
 8005f62:	f852 3b04 	ldr.w	r3, [r2], #4
 8005f66:	9205      	str	r2, [sp, #20]
 8005f68:	f88d 30c4 	strb.w	r3, [sp, #196]	; 0xc4
 8005f6c:	f88d 005b 	strb.w	r0, [sp, #91]	; 0x5b
 8005f70:	e9cd 0006 	strd	r0, r0, [sp, #24]
 8005f74:	9002      	str	r0, [sp, #8]
 8005f76:	2701      	movs	r7, #1
 8005f78:	4681      	mov	r9, r0
 8005f7a:	4680      	mov	r8, r0
 8005f7c:	f10d 0ac4 	add.w	sl, sp, #196	; 0xc4
 8005f80:	e19b      	b.n	80062ba <_vfprintf_r+0x662>
 8005f82:	bf00      	nop
 8005f84:	f3af 8000 	nop.w
	...
 8005f90:	ffffffff 	.word	0xffffffff
 8005f94:	7fefffff 	.word	0x7fefffff
 8005f98:	f04b 0b10 	orr.w	fp, fp, #16
 8005f9c:	f01b 0f20 	tst.w	fp, #32
 8005fa0:	d016      	beq.n	8005fd0 <_vfprintf_r+0x378>
 8005fa2:	f108 0807 	add.w	r8, r8, #7
 8005fa6:	f028 0307 	bic.w	r3, r8, #7
 8005faa:	461a      	mov	r2, r3
 8005fac:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8005fb0:	f852 8b08 	ldr.w	r8, [r2], #8
 8005fb4:	9205      	str	r2, [sp, #20]
 8005fb6:	f1b9 0f00 	cmp.w	r9, #0
 8005fba:	da07      	bge.n	8005fcc <_vfprintf_r+0x374>
 8005fbc:	f1d8 0800 	rsbs	r8, r8, #0
 8005fc0:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8005fc4:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
 8005fc8:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e365      	b.n	800669c <_vfprintf_r+0xa44>
 8005fd0:	4642      	mov	r2, r8
 8005fd2:	f01b 0f10 	tst.w	fp, #16
 8005fd6:	f852 3b04 	ldr.w	r3, [r2], #4
 8005fda:	9205      	str	r2, [sp, #20]
 8005fdc:	d003      	beq.n	8005fe6 <_vfprintf_r+0x38e>
 8005fde:	4698      	mov	r8, r3
 8005fe0:	ea4f 79e3 	mov.w	r9, r3, asr #31
 8005fe4:	e7e7      	b.n	8005fb6 <_vfprintf_r+0x35e>
 8005fe6:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8005fea:	d004      	beq.n	8005ff6 <_vfprintf_r+0x39e>
 8005fec:	fa0f f883 	sxth.w	r8, r3
 8005ff0:	f343 39c0 	sbfx	r9, r3, #15, #1
 8005ff4:	e7df      	b.n	8005fb6 <_vfprintf_r+0x35e>
 8005ff6:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8005ffa:	d0f0      	beq.n	8005fde <_vfprintf_r+0x386>
 8005ffc:	fa4f f883 	sxtb.w	r8, r3
 8006000:	f343 19c0 	sbfx	r9, r3, #7, #1
 8006004:	e7d7      	b.n	8005fb6 <_vfprintf_r+0x35e>
 8006006:	f108 0807 	add.w	r8, r8, #7
 800600a:	f028 0307 	bic.w	r3, r8, #7
 800600e:	ecb3 8b02 	vldmia	r3!, {d8}
 8006012:	ed1f 7b21 	vldr	d7, [pc, #-132]	; 8005f90 <_vfprintf_r+0x338>
 8006016:	eeb0 6bc8 	vabs.f64	d6, d8
 800601a:	eeb4 6b47 	vcmp.f64	d6, d7
 800601e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006022:	9305      	str	r3, [sp, #20]
 8006024:	dd18      	ble.n	8006058 <_vfprintf_r+0x400>
 8006026:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800602a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800602e:	d502      	bpl.n	8006036 <_vfprintf_r+0x3de>
 8006030:	232d      	movs	r3, #45	; 0x2d
 8006032:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 8006036:	4a28      	ldr	r2, [pc, #160]	; (80060d8 <_vfprintf_r+0x480>)
 8006038:	4828      	ldr	r0, [pc, #160]	; (80060dc <_vfprintf_r+0x484>)
 800603a:	9b04      	ldr	r3, [sp, #16]
 800603c:	2b47      	cmp	r3, #71	; 0x47
 800603e:	bfd4      	ite	le
 8006040:	4692      	movle	sl, r2
 8006042:	4682      	movgt	sl, r0
 8006044:	2300      	movs	r3, #0
 8006046:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800604a:	9302      	str	r3, [sp, #8]
 800604c:	2703      	movs	r7, #3
 800604e:	4699      	mov	r9, r3
 8006050:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8006054:	4698      	mov	r8, r3
 8006056:	e130      	b.n	80062ba <_vfprintf_r+0x662>
 8006058:	eeb4 8b48 	vcmp.f64	d8, d8
 800605c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006060:	d70a      	bvc.n	8006078 <_vfprintf_r+0x420>
 8006062:	ee18 3a90 	vmov	r3, s17
 8006066:	2b00      	cmp	r3, #0
 8006068:	bfb8      	it	lt
 800606a:	232d      	movlt	r3, #45	; 0x2d
 800606c:	4a1c      	ldr	r2, [pc, #112]	; (80060e0 <_vfprintf_r+0x488>)
 800606e:	481d      	ldr	r0, [pc, #116]	; (80060e4 <_vfprintf_r+0x48c>)
 8006070:	bfb8      	it	lt
 8006072:	f88d 305b 	strblt.w	r3, [sp, #91]	; 0x5b
 8006076:	e7e0      	b.n	800603a <_vfprintf_r+0x3e2>
 8006078:	9b04      	ldr	r3, [sp, #16]
 800607a:	f023 0920 	bic.w	r9, r3, #32
 800607e:	f1b9 0f41 	cmp.w	r9, #65	; 0x41
 8006082:	d131      	bne.n	80060e8 <_vfprintf_r+0x490>
 8006084:	2330      	movs	r3, #48	; 0x30
 8006086:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 800608a:	9b04      	ldr	r3, [sp, #16]
 800608c:	2b61      	cmp	r3, #97	; 0x61
 800608e:	bf0c      	ite	eq
 8006090:	2378      	moveq	r3, #120	; 0x78
 8006092:	2358      	movne	r3, #88	; 0x58
 8006094:	2f63      	cmp	r7, #99	; 0x63
 8006096:	f88d 305d 	strb.w	r3, [sp, #93]	; 0x5d
 800609a:	f04b 0b02 	orr.w	fp, fp, #2
 800609e:	f340 81e3 	ble.w	8006468 <_vfprintf_r+0x810>
 80060a2:	1c79      	adds	r1, r7, #1
 80060a4:	4630      	mov	r0, r6
 80060a6:	f003 fd2f 	bl	8009b08 <_malloc_r>
 80060aa:	4682      	mov	sl, r0
 80060ac:	2800      	cmp	r0, #0
 80060ae:	f040 81e0 	bne.w	8006472 <_vfprintf_r+0x81a>
 80060b2:	89ab      	ldrh	r3, [r5, #12]
 80060b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060b8:	81ab      	strh	r3, [r5, #12]
 80060ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060bc:	07d9      	lsls	r1, r3, #31
 80060be:	d405      	bmi.n	80060cc <_vfprintf_r+0x474>
 80060c0:	89ab      	ldrh	r3, [r5, #12]
 80060c2:	059a      	lsls	r2, r3, #22
 80060c4:	d402      	bmi.n	80060cc <_vfprintf_r+0x474>
 80060c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060c8:	f003 fca1 	bl	8009a0e <__retarget_lock_release_recursive>
 80060cc:	89ab      	ldrh	r3, [r5, #12]
 80060ce:	065b      	lsls	r3, r3, #25
 80060d0:	f57f adfe 	bpl.w	8005cd0 <_vfprintf_r+0x78>
 80060d4:	e5f9      	b.n	8005cca <_vfprintf_r+0x72>
 80060d6:	bf00      	nop
 80060d8:	0800ffa1 	.word	0x0800ffa1
 80060dc:	0800ffa5 	.word	0x0800ffa5
 80060e0:	0800ffa9 	.word	0x0800ffa9
 80060e4:	0800ffad 	.word	0x0800ffad
 80060e8:	1c7b      	adds	r3, r7, #1
 80060ea:	f000 81c4 	beq.w	8006476 <_vfprintf_r+0x81e>
 80060ee:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80060f2:	f040 81c4 	bne.w	800647e <_vfprintf_r+0x826>
 80060f6:	2f00      	cmp	r7, #0
 80060f8:	f040 81c1 	bne.w	800647e <_vfprintf_r+0x826>
 80060fc:	9702      	str	r7, [sp, #8]
 80060fe:	2701      	movs	r7, #1
 8006100:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8006104:	930d      	str	r3, [sp, #52]	; 0x34
 8006106:	ee18 3a90 	vmov	r3, s17
 800610a:	2b00      	cmp	r3, #0
 800610c:	f280 81ba 	bge.w	8006484 <_vfprintf_r+0x82c>
 8006110:	eeb1 9b48 	vneg.f64	d9, d8
 8006114:	232d      	movs	r3, #45	; 0x2d
 8006116:	f1b9 0f41 	cmp.w	r9, #65	; 0x41
 800611a:	9313      	str	r3, [sp, #76]	; 0x4c
 800611c:	f040 81cb 	bne.w	80064b6 <_vfprintf_r+0x85e>
 8006120:	eeb0 0b49 	vmov.f64	d0, d9
 8006124:	a818      	add	r0, sp, #96	; 0x60
 8006126:	f004 fe33 	bl	800ad90 <frexp>
 800612a:	eeb4 7b00 	vmov.f64	d7, #64	; 0x3e000000  0.125
 800612e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006132:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8006136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800613a:	bf08      	it	eq
 800613c:	2301      	moveq	r3, #1
 800613e:	9a04      	ldr	r2, [sp, #16]
 8006140:	bf08      	it	eq
 8006142:	9318      	streq	r3, [sp, #96]	; 0x60
 8006144:	49b7      	ldr	r1, [pc, #732]	; (8006424 <_vfprintf_r+0x7cc>)
 8006146:	4bb8      	ldr	r3, [pc, #736]	; (8006428 <_vfprintf_r+0x7d0>)
 8006148:	eeb3 7b00 	vmov.f64	d7, #48	; 0x41800000  16.0
 800614c:	2a61      	cmp	r2, #97	; 0x61
 800614e:	bf18      	it	ne
 8006150:	4619      	movne	r1, r3
 8006152:	1e7a      	subs	r2, r7, #1
 8006154:	4653      	mov	r3, sl
 8006156:	ee20 0b07 	vmul.f64	d0, d0, d7
 800615a:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800615e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006162:	ee16 ca90 	vmov	ip, s13
 8006166:	f811 000c 	ldrb.w	r0, [r1, ip]
 800616a:	f803 0b01 	strb.w	r0, [r3], #1
 800616e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006172:	4610      	mov	r0, r2
 8006174:	ee30 0b46 	vsub.f64	d0, d0, d6
 8006178:	d006      	beq.n	8006188 <_vfprintf_r+0x530>
 800617a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800617e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006182:	f102 32ff 	add.w	r2, r2, #4294967295
 8006186:	d1e6      	bne.n	8006156 <_vfprintf_r+0x4fe>
 8006188:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800618c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006194:	dc09      	bgt.n	80061aa <_vfprintf_r+0x552>
 8006196:	eeb4 0b47 	vcmp.f64	d0, d7
 800619a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619e:	f040 8184 	bne.w	80064aa <_vfprintf_r+0x852>
 80061a2:	f01c 0f01 	tst.w	ip, #1
 80061a6:	f000 8180 	beq.w	80064aa <_vfprintf_r+0x852>
 80061aa:	f891 c00f 	ldrb.w	ip, [r1, #15]
 80061ae:	931c      	str	r3, [sp, #112]	; 0x70
 80061b0:	f04f 0e30 	mov.w	lr, #48	; 0x30
 80061b4:	981c      	ldr	r0, [sp, #112]	; 0x70
 80061b6:	1e42      	subs	r2, r0, #1
 80061b8:	921c      	str	r2, [sp, #112]	; 0x70
 80061ba:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 80061be:	4562      	cmp	r2, ip
 80061c0:	f000 8164 	beq.w	800648c <_vfprintf_r+0x834>
 80061c4:	2a39      	cmp	r2, #57	; 0x39
 80061c6:	bf16      	itet	ne
 80061c8:	3201      	addne	r2, #1
 80061ca:	7a8a      	ldrbeq	r2, [r1, #10]
 80061cc:	b2d2      	uxtbne	r2, r2
 80061ce:	f800 2c01 	strb.w	r2, [r0, #-1]
 80061d2:	eba3 030a 	sub.w	r3, r3, sl
 80061d6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80061da:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80061de:	9303      	str	r3, [sp, #12]
 80061e0:	f040 81ac 	bne.w	800653c <_vfprintf_r+0x8e4>
 80061e4:	f118 0f03 	cmn.w	r8, #3
 80061e8:	db02      	blt.n	80061f0 <_vfprintf_r+0x598>
 80061ea:	4547      	cmp	r7, r8
 80061ec:	f280 81ce 	bge.w	800658c <_vfprintf_r+0x934>
 80061f0:	9b04      	ldr	r3, [sp, #16]
 80061f2:	3b02      	subs	r3, #2
 80061f4:	9304      	str	r3, [sp, #16]
 80061f6:	9904      	ldr	r1, [sp, #16]
 80061f8:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80061fc:	f021 0120 	bic.w	r1, r1, #32
 8006200:	2941      	cmp	r1, #65	; 0x41
 8006202:	bf08      	it	eq
 8006204:	320f      	addeq	r2, #15
 8006206:	f108 33ff 	add.w	r3, r8, #4294967295
 800620a:	bf06      	itte	eq
 800620c:	b2d2      	uxtbeq	r2, r2
 800620e:	2101      	moveq	r1, #1
 8006210:	2100      	movne	r1, #0
 8006212:	2b00      	cmp	r3, #0
 8006214:	9318      	str	r3, [sp, #96]	; 0x60
 8006216:	bfb8      	it	lt
 8006218:	f1c8 0301 	rsblt	r3, r8, #1
 800621c:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
 8006220:	bfb4      	ite	lt
 8006222:	222d      	movlt	r2, #45	; 0x2d
 8006224:	222b      	movge	r2, #43	; 0x2b
 8006226:	2b09      	cmp	r3, #9
 8006228:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800622c:	f340 819d 	ble.w	800656a <_vfprintf_r+0x912>
 8006230:	f10d 0277 	add.w	r2, sp, #119	; 0x77
 8006234:	200a      	movs	r0, #10
 8006236:	4611      	mov	r1, r2
 8006238:	fb93 f7f0 	sdiv	r7, r3, r0
 800623c:	fb00 3017 	mls	r0, r0, r7, r3
 8006240:	3030      	adds	r0, #48	; 0x30
 8006242:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006246:	4618      	mov	r0, r3
 8006248:	2863      	cmp	r0, #99	; 0x63
 800624a:	f102 32ff 	add.w	r2, r2, #4294967295
 800624e:	463b      	mov	r3, r7
 8006250:	dcf0      	bgt.n	8006234 <_vfprintf_r+0x5dc>
 8006252:	3330      	adds	r3, #48	; 0x30
 8006254:	1e88      	subs	r0, r1, #2
 8006256:	f802 3c01 	strb.w	r3, [r2, #-1]
 800625a:	f10d 0777 	add.w	r7, sp, #119	; 0x77
 800625e:	f10d 026a 	add.w	r2, sp, #106	; 0x6a
 8006262:	4603      	mov	r3, r0
 8006264:	42bb      	cmp	r3, r7
 8006266:	f0c0 817b 	bcc.w	8006560 <_vfprintf_r+0x908>
 800626a:	f10d 0279 	add.w	r2, sp, #121	; 0x79
 800626e:	1a52      	subs	r2, r2, r1
 8006270:	42b8      	cmp	r0, r7
 8006272:	bf88      	it	hi
 8006274:	2200      	movhi	r2, #0
 8006276:	f10d 036a 	add.w	r3, sp, #106	; 0x6a
 800627a:	441a      	add	r2, r3
 800627c:	ab1a      	add	r3, sp, #104	; 0x68
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	9a03      	ldr	r2, [sp, #12]
 8006282:	9311      	str	r3, [sp, #68]	; 0x44
 8006284:	2a01      	cmp	r2, #1
 8006286:	eb03 0702 	add.w	r7, r3, r2
 800628a:	dc02      	bgt.n	8006292 <_vfprintf_r+0x63a>
 800628c:	f01b 0f01 	tst.w	fp, #1
 8006290:	d001      	beq.n	8006296 <_vfprintf_r+0x63e>
 8006292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006294:	441f      	add	r7, r3
 8006296:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 800629a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800629e:	930d      	str	r3, [sp, #52]	; 0x34
 80062a0:	2300      	movs	r3, #0
 80062a2:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80062a6:	4698      	mov	r8, r3
 80062a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80062aa:	b113      	cbz	r3, 80062b2 <_vfprintf_r+0x65a>
 80062ac:	232d      	movs	r3, #45	; 0x2d
 80062ae:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 80062b2:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80062b6:	f04f 0900 	mov.w	r9, #0
 80062ba:	45b9      	cmp	r9, r7
 80062bc:	464b      	mov	r3, r9
 80062be:	bfb8      	it	lt
 80062c0:	463b      	movlt	r3, r7
 80062c2:	930d      	str	r3, [sp, #52]	; 0x34
 80062c4:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 80062c8:	b113      	cbz	r3, 80062d0 <_vfprintf_r+0x678>
 80062ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062cc:	3301      	adds	r3, #1
 80062ce:	930d      	str	r3, [sp, #52]	; 0x34
 80062d0:	f01b 0302 	ands.w	r3, fp, #2
 80062d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80062d6:	bf1e      	ittt	ne
 80062d8:	9b0d      	ldrne	r3, [sp, #52]	; 0x34
 80062da:	3302      	addne	r3, #2
 80062dc:	930d      	strne	r3, [sp, #52]	; 0x34
 80062de:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 80062e2:	9314      	str	r3, [sp, #80]	; 0x50
 80062e4:	d120      	bne.n	8006328 <_vfprintf_r+0x6d0>
 80062e6:	e9dd 320c 	ldrd	r3, r2, [sp, #48]	; 0x30
 80062ea:	1a9b      	subs	r3, r3, r2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	dd1b      	ble.n	8006328 <_vfprintf_r+0x6d0>
 80062f0:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	; 0x7c
 80062f4:	494d      	ldr	r1, [pc, #308]	; (800642c <_vfprintf_r+0x7d4>)
 80062f6:	6021      	str	r1, [r4, #0]
 80062f8:	2b10      	cmp	r3, #16
 80062fa:	f102 0201 	add.w	r2, r2, #1
 80062fe:	f104 0008 	add.w	r0, r4, #8
 8006302:	f300 8302 	bgt.w	800690a <_vfprintf_r+0xcb2>
 8006306:	eb0c 0103 	add.w	r1, ip, r3
 800630a:	2a07      	cmp	r2, #7
 800630c:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 8006310:	6063      	str	r3, [r4, #4]
 8006312:	f340 830f 	ble.w	8006934 <_vfprintf_r+0xcdc>
 8006316:	aa1e      	add	r2, sp, #120	; 0x78
 8006318:	4629      	mov	r1, r5
 800631a:	4630      	mov	r0, r6
 800631c:	f007 f858 	bl	800d3d0 <__sprint_r>
 8006320:	2800      	cmp	r0, #0
 8006322:	f040 8655 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006326:	ac21      	add	r4, sp, #132	; 0x84
 8006328:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 800632c:	b173      	cbz	r3, 800634c <_vfprintf_r+0x6f4>
 800632e:	f10d 035b 	add.w	r3, sp, #91	; 0x5b
 8006332:	6023      	str	r3, [r4, #0]
 8006334:	2301      	movs	r3, #1
 8006336:	6063      	str	r3, [r4, #4]
 8006338:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800633a:	3301      	adds	r3, #1
 800633c:	9320      	str	r3, [sp, #128]	; 0x80
 800633e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006340:	3301      	adds	r3, #1
 8006342:	2b07      	cmp	r3, #7
 8006344:	931f      	str	r3, [sp, #124]	; 0x7c
 8006346:	f300 82f7 	bgt.w	8006938 <_vfprintf_r+0xce0>
 800634a:	3408      	adds	r4, #8
 800634c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800634e:	b16b      	cbz	r3, 800636c <_vfprintf_r+0x714>
 8006350:	ab17      	add	r3, sp, #92	; 0x5c
 8006352:	6023      	str	r3, [r4, #0]
 8006354:	2302      	movs	r3, #2
 8006356:	6063      	str	r3, [r4, #4]
 8006358:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800635a:	3302      	adds	r3, #2
 800635c:	9320      	str	r3, [sp, #128]	; 0x80
 800635e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006360:	3301      	adds	r3, #1
 8006362:	2b07      	cmp	r3, #7
 8006364:	931f      	str	r3, [sp, #124]	; 0x7c
 8006366:	f300 82f1 	bgt.w	800694c <_vfprintf_r+0xcf4>
 800636a:	3408      	adds	r4, #8
 800636c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800636e:	2b80      	cmp	r3, #128	; 0x80
 8006370:	d120      	bne.n	80063b4 <_vfprintf_r+0x75c>
 8006372:	e9dd 320c 	ldrd	r3, r2, [sp, #48]	; 0x30
 8006376:	1a9b      	subs	r3, r3, r2
 8006378:	2b00      	cmp	r3, #0
 800637a:	dd1b      	ble.n	80063b4 <_vfprintf_r+0x75c>
 800637c:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	; 0x7c
 8006380:	492b      	ldr	r1, [pc, #172]	; (8006430 <_vfprintf_r+0x7d8>)
 8006382:	6021      	str	r1, [r4, #0]
 8006384:	2b10      	cmp	r3, #16
 8006386:	f102 0201 	add.w	r2, r2, #1
 800638a:	f104 0008 	add.w	r0, r4, #8
 800638e:	f300 82e7 	bgt.w	8006960 <_vfprintf_r+0xd08>
 8006392:	eb0c 0103 	add.w	r1, ip, r3
 8006396:	2a07      	cmp	r2, #7
 8006398:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 800639c:	6063      	str	r3, [r4, #4]
 800639e:	f340 82f4 	ble.w	800698a <_vfprintf_r+0xd32>
 80063a2:	aa1e      	add	r2, sp, #120	; 0x78
 80063a4:	4629      	mov	r1, r5
 80063a6:	4630      	mov	r0, r6
 80063a8:	f007 f812 	bl	800d3d0 <__sprint_r>
 80063ac:	2800      	cmp	r0, #0
 80063ae:	f040 860f 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 80063b2:	ac21      	add	r4, sp, #132	; 0x84
 80063b4:	eba9 0907 	sub.w	r9, r9, r7
 80063b8:	f1b9 0f00 	cmp.w	r9, #0
 80063bc:	dd1c      	ble.n	80063f8 <_vfprintf_r+0x7a0>
 80063be:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	; 0x7c
 80063c2:	481b      	ldr	r0, [pc, #108]	; (8006430 <_vfprintf_r+0x7d8>)
 80063c4:	6020      	str	r0, [r4, #0]
 80063c6:	f1b9 0f10 	cmp.w	r9, #16
 80063ca:	f102 0201 	add.w	r2, r2, #1
 80063ce:	f104 0108 	add.w	r1, r4, #8
 80063d2:	f300 82dc 	bgt.w	800698e <_vfprintf_r+0xd36>
 80063d6:	444b      	add	r3, r9
 80063d8:	2a07      	cmp	r2, #7
 80063da:	e9cd 231f 	strd	r2, r3, [sp, #124]	; 0x7c
 80063de:	f8c4 9004 	str.w	r9, [r4, #4]
 80063e2:	f340 82e8 	ble.w	80069b6 <_vfprintf_r+0xd5e>
 80063e6:	aa1e      	add	r2, sp, #120	; 0x78
 80063e8:	4629      	mov	r1, r5
 80063ea:	4630      	mov	r0, r6
 80063ec:	f006 fff0 	bl	800d3d0 <__sprint_r>
 80063f0:	2800      	cmp	r0, #0
 80063f2:	f040 85ed 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 80063f6:	ac21      	add	r4, sp, #132	; 0x84
 80063f8:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80063fc:	9820      	ldr	r0, [sp, #128]	; 0x80
 80063fe:	f040 82e1 	bne.w	80069c4 <_vfprintf_r+0xd6c>
 8006402:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006404:	3301      	adds	r3, #1
 8006406:	4438      	add	r0, r7
 8006408:	2b07      	cmp	r3, #7
 800640a:	e9c4 a700 	strd	sl, r7, [r4]
 800640e:	9020      	str	r0, [sp, #128]	; 0x80
 8006410:	931f      	str	r3, [sp, #124]	; 0x7c
 8006412:	f300 831c 	bgt.w	8006a4e <_vfprintf_r+0xdf6>
 8006416:	3408      	adds	r4, #8
 8006418:	f01b 0f04 	tst.w	fp, #4
 800641c:	f040 85b7 	bne.w	8006f8e <_vfprintf_r+0x1336>
 8006420:	e008      	b.n	8006434 <_vfprintf_r+0x7dc>
 8006422:	bf00      	nop
 8006424:	0800ffb1 	.word	0x0800ffb1
 8006428:	0800ffc2 	.word	0x0800ffc2
 800642c:	0800ffd5 	.word	0x0800ffd5
 8006430:	0800ffe5 	.word	0x0800ffe5
 8006434:	e9dd 320b 	ldrd	r3, r2, [sp, #44]	; 0x2c
 8006438:	990d      	ldr	r1, [sp, #52]	; 0x34
 800643a:	428a      	cmp	r2, r1
 800643c:	bfac      	ite	ge
 800643e:	189b      	addge	r3, r3, r2
 8006440:	185b      	addlt	r3, r3, r1
 8006442:	930b      	str	r3, [sp, #44]	; 0x2c
 8006444:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006446:	b13b      	cbz	r3, 8006458 <_vfprintf_r+0x800>
 8006448:	aa1e      	add	r2, sp, #120	; 0x78
 800644a:	4629      	mov	r1, r5
 800644c:	4630      	mov	r0, r6
 800644e:	f006 ffbf 	bl	800d3d0 <__sprint_r>
 8006452:	2800      	cmp	r0, #0
 8006454:	f040 85bc 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006458:	2300      	movs	r3, #0
 800645a:	931f      	str	r3, [sp, #124]	; 0x7c
 800645c:	9b02      	ldr	r3, [sp, #8]
 800645e:	2b00      	cmp	r3, #0
 8006460:	f040 85d3 	bne.w	800700a <_vfprintf_r+0x13b2>
 8006464:	ac21      	add	r4, sp, #132	; 0x84
 8006466:	e0e6      	b.n	8006636 <_vfprintf_r+0x9de>
 8006468:	2300      	movs	r3, #0
 800646a:	9302      	str	r3, [sp, #8]
 800646c:	f10d 0ac4 	add.w	sl, sp, #196	; 0xc4
 8006470:	e646      	b.n	8006100 <_vfprintf_r+0x4a8>
 8006472:	9002      	str	r0, [sp, #8]
 8006474:	e644      	b.n	8006100 <_vfprintf_r+0x4a8>
 8006476:	2300      	movs	r3, #0
 8006478:	9302      	str	r3, [sp, #8]
 800647a:	2706      	movs	r7, #6
 800647c:	e640      	b.n	8006100 <_vfprintf_r+0x4a8>
 800647e:	2300      	movs	r3, #0
 8006480:	9302      	str	r3, [sp, #8]
 8006482:	e63d      	b.n	8006100 <_vfprintf_r+0x4a8>
 8006484:	2300      	movs	r3, #0
 8006486:	eeb0 9b48 	vmov.f64	d9, d8
 800648a:	e644      	b.n	8006116 <_vfprintf_r+0x4be>
 800648c:	f800 ec01 	strb.w	lr, [r0, #-1]
 8006490:	e690      	b.n	80061b4 <_vfprintf_r+0x55c>
 8006492:	f802 eb01 	strb.w	lr, [r2], #1
 8006496:	ebac 0102 	sub.w	r1, ip, r2
 800649a:	2900      	cmp	r1, #0
 800649c:	daf9      	bge.n	8006492 <_vfprintf_r+0x83a>
 800649e:	1c42      	adds	r2, r0, #1
 80064a0:	3001      	adds	r0, #1
 80064a2:	bfb8      	it	lt
 80064a4:	2200      	movlt	r2, #0
 80064a6:	4413      	add	r3, r2
 80064a8:	e693      	b.n	80061d2 <_vfprintf_r+0x57a>
 80064aa:	461a      	mov	r2, r3
 80064ac:	eb03 0c00 	add.w	ip, r3, r0
 80064b0:	f04f 0e30 	mov.w	lr, #48	; 0x30
 80064b4:	e7ef      	b.n	8006496 <_vfprintf_r+0x83e>
 80064b6:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 80064ba:	d006      	beq.n	80064ca <_vfprintf_r+0x872>
 80064bc:	f1b9 0f45 	cmp.w	r9, #69	; 0x45
 80064c0:	d119      	bne.n	80064f6 <_vfprintf_r+0x89e>
 80064c2:	f107 0801 	add.w	r8, r7, #1
 80064c6:	2102      	movs	r1, #2
 80064c8:	e001      	b.n	80064ce <_vfprintf_r+0x876>
 80064ca:	46b8      	mov	r8, r7
 80064cc:	2103      	movs	r1, #3
 80064ce:	ab1c      	add	r3, sp, #112	; 0x70
 80064d0:	9301      	str	r3, [sp, #4]
 80064d2:	ab19      	add	r3, sp, #100	; 0x64
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	4642      	mov	r2, r8
 80064d8:	ab18      	add	r3, sp, #96	; 0x60
 80064da:	4630      	mov	r0, r6
 80064dc:	eeb0 0b49 	vmov.f64	d0, d9
 80064e0:	f002 f8da 	bl	8008698 <_dtoa_r>
 80064e4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80064e8:	4682      	mov	sl, r0
 80064ea:	d106      	bne.n	80064fa <_vfprintf_r+0x8a2>
 80064ec:	f01b 0f01 	tst.w	fp, #1
 80064f0:	d103      	bne.n	80064fa <_vfprintf_r+0x8a2>
 80064f2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80064f4:	e66d      	b.n	80061d2 <_vfprintf_r+0x57a>
 80064f6:	46b8      	mov	r8, r7
 80064f8:	e7e5      	b.n	80064c6 <_vfprintf_r+0x86e>
 80064fa:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 80064fe:	eb0a 0308 	add.w	r3, sl, r8
 8006502:	d10d      	bne.n	8006520 <_vfprintf_r+0x8c8>
 8006504:	f89a 2000 	ldrb.w	r2, [sl]
 8006508:	2a30      	cmp	r2, #48	; 0x30
 800650a:	d107      	bne.n	800651c <_vfprintf_r+0x8c4>
 800650c:	eeb5 9b40 	vcmp.f64	d9, #0.0
 8006510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006514:	bf1c      	itt	ne
 8006516:	f1c8 0201 	rsbne	r2, r8, #1
 800651a:	9218      	strne	r2, [sp, #96]	; 0x60
 800651c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800651e:	4413      	add	r3, r2
 8006520:	eeb5 9b40 	vcmp.f64	d9, #0.0
 8006524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006528:	bf08      	it	eq
 800652a:	931c      	streq	r3, [sp, #112]	; 0x70
 800652c:	2130      	movs	r1, #48	; 0x30
 800652e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006530:	4293      	cmp	r3, r2
 8006532:	d9de      	bls.n	80064f2 <_vfprintf_r+0x89a>
 8006534:	1c50      	adds	r0, r2, #1
 8006536:	901c      	str	r0, [sp, #112]	; 0x70
 8006538:	7011      	strb	r1, [r2, #0]
 800653a:	e7f8      	b.n	800652e <_vfprintf_r+0x8d6>
 800653c:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 8006540:	f47f ae59 	bne.w	80061f6 <_vfprintf_r+0x59e>
 8006544:	f00b 0301 	and.w	r3, fp, #1
 8006548:	f1b8 0f00 	cmp.w	r8, #0
 800654c:	ea43 0307 	orr.w	r3, r3, r7
 8006550:	dd18      	ble.n	8006584 <_vfprintf_r+0x92c>
 8006552:	b38b      	cbz	r3, 80065b8 <_vfprintf_r+0x960>
 8006554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006556:	4443      	add	r3, r8
 8006558:	441f      	add	r7, r3
 800655a:	2366      	movs	r3, #102	; 0x66
 800655c:	9304      	str	r3, [sp, #16]
 800655e:	e030      	b.n	80065c2 <_vfprintf_r+0x96a>
 8006560:	f813 cb01 	ldrb.w	ip, [r3], #1
 8006564:	f802 cb01 	strb.w	ip, [r2], #1
 8006568:	e67c      	b.n	8006264 <_vfprintf_r+0x60c>
 800656a:	b941      	cbnz	r1, 800657e <_vfprintf_r+0x926>
 800656c:	2230      	movs	r2, #48	; 0x30
 800656e:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
 8006572:	f10d 026b 	add.w	r2, sp, #107	; 0x6b
 8006576:	3330      	adds	r3, #48	; 0x30
 8006578:	f802 3b01 	strb.w	r3, [r2], #1
 800657c:	e67e      	b.n	800627c <_vfprintf_r+0x624>
 800657e:	f10d 026a 	add.w	r2, sp, #106	; 0x6a
 8006582:	e7f8      	b.n	8006576 <_vfprintf_r+0x91e>
 8006584:	b1d3      	cbz	r3, 80065bc <_vfprintf_r+0x964>
 8006586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006588:	3301      	adds	r3, #1
 800658a:	e7e5      	b.n	8006558 <_vfprintf_r+0x900>
 800658c:	9b03      	ldr	r3, [sp, #12]
 800658e:	4543      	cmp	r3, r8
 8006590:	dc07      	bgt.n	80065a2 <_vfprintf_r+0x94a>
 8006592:	f01b 0f01 	tst.w	fp, #1
 8006596:	d02a      	beq.n	80065ee <_vfprintf_r+0x996>
 8006598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800659a:	eb08 0703 	add.w	r7, r8, r3
 800659e:	2367      	movs	r3, #103	; 0x67
 80065a0:	e7dc      	b.n	800655c <_vfprintf_r+0x904>
 80065a2:	9b03      	ldr	r3, [sp, #12]
 80065a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065a6:	f1b8 0f00 	cmp.w	r8, #0
 80065aa:	eb03 0702 	add.w	r7, r3, r2
 80065ae:	dcf6      	bgt.n	800659e <_vfprintf_r+0x946>
 80065b0:	f1c8 0301 	rsb	r3, r8, #1
 80065b4:	441f      	add	r7, r3
 80065b6:	e7f2      	b.n	800659e <_vfprintf_r+0x946>
 80065b8:	4647      	mov	r7, r8
 80065ba:	e7ce      	b.n	800655a <_vfprintf_r+0x902>
 80065bc:	2366      	movs	r3, #102	; 0x66
 80065be:	9304      	str	r3, [sp, #16]
 80065c0:	2701      	movs	r7, #1
 80065c2:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 80065c6:	9307      	str	r3, [sp, #28]
 80065c8:	d025      	beq.n	8006616 <_vfprintf_r+0x9be>
 80065ca:	2300      	movs	r3, #0
 80065cc:	f1b8 0f00 	cmp.w	r8, #0
 80065d0:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80065d4:	f77f ae68 	ble.w	80062a8 <_vfprintf_r+0x650>
 80065d8:	9b08      	ldr	r3, [sp, #32]
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	2bff      	cmp	r3, #255	; 0xff
 80065de:	d108      	bne.n	80065f2 <_vfprintf_r+0x99a>
 80065e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065e4:	4413      	add	r3, r2
 80065e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065e8:	fb02 7703 	mla	r7, r2, r3, r7
 80065ec:	e65c      	b.n	80062a8 <_vfprintf_r+0x650>
 80065ee:	4647      	mov	r7, r8
 80065f0:	e7d5      	b.n	800659e <_vfprintf_r+0x946>
 80065f2:	4543      	cmp	r3, r8
 80065f4:	daf4      	bge.n	80065e0 <_vfprintf_r+0x988>
 80065f6:	eba8 0803 	sub.w	r8, r8, r3
 80065fa:	9b08      	ldr	r3, [sp, #32]
 80065fc:	785b      	ldrb	r3, [r3, #1]
 80065fe:	b133      	cbz	r3, 800660e <_vfprintf_r+0x9b6>
 8006600:	9b07      	ldr	r3, [sp, #28]
 8006602:	3301      	adds	r3, #1
 8006604:	9307      	str	r3, [sp, #28]
 8006606:	9b08      	ldr	r3, [sp, #32]
 8006608:	3301      	adds	r3, #1
 800660a:	9308      	str	r3, [sp, #32]
 800660c:	e7e4      	b.n	80065d8 <_vfprintf_r+0x980>
 800660e:	9b06      	ldr	r3, [sp, #24]
 8006610:	3301      	adds	r3, #1
 8006612:	9306      	str	r3, [sp, #24]
 8006614:	e7e0      	b.n	80065d8 <_vfprintf_r+0x980>
 8006616:	9b07      	ldr	r3, [sp, #28]
 8006618:	9306      	str	r3, [sp, #24]
 800661a:	e645      	b.n	80062a8 <_vfprintf_r+0x650>
 800661c:	f108 0304 	add.w	r3, r8, #4
 8006620:	f01b 0f20 	tst.w	fp, #32
 8006624:	9305      	str	r3, [sp, #20]
 8006626:	d00c      	beq.n	8006642 <_vfprintf_r+0x9ea>
 8006628:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800662a:	f8d8 3000 	ldr.w	r3, [r8]
 800662e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006630:	17d2      	asrs	r2, r2, #31
 8006632:	e9c3 1200 	strd	r1, r2, [r3]
 8006636:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800663a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800663e:	f7ff bb7e 	b.w	8005d3e <_vfprintf_r+0xe6>
 8006642:	f01b 0f10 	tst.w	fp, #16
 8006646:	d004      	beq.n	8006652 <_vfprintf_r+0x9fa>
 8006648:	f8d8 3000 	ldr.w	r3, [r8]
 800664c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	e7f1      	b.n	8006636 <_vfprintf_r+0x9de>
 8006652:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8006656:	d004      	beq.n	8006662 <_vfprintf_r+0xa0a>
 8006658:	f8d8 3000 	ldr.w	r3, [r8]
 800665c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800665e:	801a      	strh	r2, [r3, #0]
 8006660:	e7e9      	b.n	8006636 <_vfprintf_r+0x9de>
 8006662:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8006666:	d0ef      	beq.n	8006648 <_vfprintf_r+0x9f0>
 8006668:	f8d8 3000 	ldr.w	r3, [r8]
 800666c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800666e:	701a      	strb	r2, [r3, #0]
 8006670:	e7e1      	b.n	8006636 <_vfprintf_r+0x9de>
 8006672:	f04b 0b10 	orr.w	fp, fp, #16
 8006676:	f01b 0320 	ands.w	r3, fp, #32
 800667a:	d020      	beq.n	80066be <_vfprintf_r+0xa66>
 800667c:	f108 0807 	add.w	r8, r8, #7
 8006680:	f028 0307 	bic.w	r3, r8, #7
 8006684:	461a      	mov	r2, r3
 8006686:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800668a:	f852 8b08 	ldr.w	r8, [r2], #8
 800668e:	9205      	str	r2, [sp, #20]
 8006690:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8006694:	2300      	movs	r3, #0
 8006696:	2200      	movs	r2, #0
 8006698:	f88d 205b 	strb.w	r2, [sp, #91]	; 0x5b
 800669c:	1c7a      	adds	r2, r7, #1
 800669e:	f000 84cd 	beq.w	800703c <_vfprintf_r+0x13e4>
 80066a2:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
 80066a6:	9202      	str	r2, [sp, #8]
 80066a8:	ea58 0209 	orrs.w	r2, r8, r9
 80066ac:	f040 84cc 	bne.w	8007048 <_vfprintf_r+0x13f0>
 80066b0:	2f00      	cmp	r7, #0
 80066b2:	f000 810f 	beq.w	80068d4 <_vfprintf_r+0xc7c>
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	f040 84c9 	bne.w	800704e <_vfprintf_r+0x13f6>
 80066bc:	e0ae      	b.n	800681c <_vfprintf_r+0xbc4>
 80066be:	4642      	mov	r2, r8
 80066c0:	f01b 0910 	ands.w	r9, fp, #16
 80066c4:	f852 8b04 	ldr.w	r8, [r2], #4
 80066c8:	9205      	str	r2, [sp, #20]
 80066ca:	d001      	beq.n	80066d0 <_vfprintf_r+0xa78>
 80066cc:	4699      	mov	r9, r3
 80066ce:	e7df      	b.n	8006690 <_vfprintf_r+0xa38>
 80066d0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80066d4:	d002      	beq.n	80066dc <_vfprintf_r+0xa84>
 80066d6:	fa1f f888 	uxth.w	r8, r8
 80066da:	e7d9      	b.n	8006690 <_vfprintf_r+0xa38>
 80066dc:	f41b 7900 	ands.w	r9, fp, #512	; 0x200
 80066e0:	d0d6      	beq.n	8006690 <_vfprintf_r+0xa38>
 80066e2:	fa5f f888 	uxtb.w	r8, r8
 80066e6:	e7f1      	b.n	80066cc <_vfprintf_r+0xa74>
 80066e8:	4643      	mov	r3, r8
 80066ea:	2278      	movs	r2, #120	; 0x78
 80066ec:	f853 8b04 	ldr.w	r8, [r3], #4
 80066f0:	9305      	str	r3, [sp, #20]
 80066f2:	2330      	movs	r3, #48	; 0x30
 80066f4:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 80066f8:	4bb0      	ldr	r3, [pc, #704]	; (80069bc <_vfprintf_r+0xd64>)
 80066fa:	9312      	str	r3, [sp, #72]	; 0x48
 80066fc:	f04f 0900 	mov.w	r9, #0
 8006700:	f04b 0b02 	orr.w	fp, fp, #2
 8006704:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
 8006708:	2302      	movs	r3, #2
 800670a:	9204      	str	r2, [sp, #16]
 800670c:	e7c3      	b.n	8006696 <_vfprintf_r+0xa3e>
 800670e:	4643      	mov	r3, r8
 8006710:	1c79      	adds	r1, r7, #1
 8006712:	f853 ab04 	ldr.w	sl, [r3], #4
 8006716:	9305      	str	r3, [sp, #20]
 8006718:	f04f 0800 	mov.w	r8, #0
 800671c:	f88d 805b 	strb.w	r8, [sp, #91]	; 0x5b
 8006720:	d010      	beq.n	8006744 <_vfprintf_r+0xaec>
 8006722:	463a      	mov	r2, r7
 8006724:	4641      	mov	r1, r8
 8006726:	4650      	mov	r0, sl
 8006728:	f7f9 fd92 	bl	8000250 <memchr>
 800672c:	9002      	str	r0, [sp, #8]
 800672e:	2800      	cmp	r0, #0
 8006730:	f000 80e8 	beq.w	8006904 <_vfprintf_r+0xcac>
 8006734:	e9cd 8806 	strd	r8, r8, [sp, #24]
 8006738:	eba0 070a 	sub.w	r7, r0, sl
 800673c:	f8cd 8008 	str.w	r8, [sp, #8]
 8006740:	46c1      	mov	r9, r8
 8006742:	e5ba      	b.n	80062ba <_vfprintf_r+0x662>
 8006744:	4650      	mov	r0, sl
 8006746:	f7f9 fd7b 	bl	8000240 <strlen>
 800674a:	46c1      	mov	r9, r8
 800674c:	4607      	mov	r7, r0
 800674e:	f8cd 8008 	str.w	r8, [sp, #8]
 8006752:	464b      	mov	r3, r9
 8006754:	e47c      	b.n	8006050 <_vfprintf_r+0x3f8>
 8006756:	f04b 0b10 	orr.w	fp, fp, #16
 800675a:	f01b 0320 	ands.w	r3, fp, #32
 800675e:	d00b      	beq.n	8006778 <_vfprintf_r+0xb20>
 8006760:	f108 0807 	add.w	r8, r8, #7
 8006764:	f028 0307 	bic.w	r3, r8, #7
 8006768:	461a      	mov	r2, r3
 800676a:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800676e:	f852 8b08 	ldr.w	r8, [r2], #8
 8006772:	9205      	str	r2, [sp, #20]
 8006774:	2301      	movs	r3, #1
 8006776:	e78e      	b.n	8006696 <_vfprintf_r+0xa3e>
 8006778:	4642      	mov	r2, r8
 800677a:	f01b 0910 	ands.w	r9, fp, #16
 800677e:	f852 8b04 	ldr.w	r8, [r2], #4
 8006782:	9205      	str	r2, [sp, #20]
 8006784:	d001      	beq.n	800678a <_vfprintf_r+0xb32>
 8006786:	4699      	mov	r9, r3
 8006788:	e7f4      	b.n	8006774 <_vfprintf_r+0xb1c>
 800678a:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800678e:	d002      	beq.n	8006796 <_vfprintf_r+0xb3e>
 8006790:	fa1f f888 	uxth.w	r8, r8
 8006794:	e7ee      	b.n	8006774 <_vfprintf_r+0xb1c>
 8006796:	f41b 7900 	ands.w	r9, fp, #512	; 0x200
 800679a:	d0eb      	beq.n	8006774 <_vfprintf_r+0xb1c>
 800679c:	fa5f f888 	uxtb.w	r8, r8
 80067a0:	e7f1      	b.n	8006786 <_vfprintf_r+0xb2e>
 80067a2:	4b87      	ldr	r3, [pc, #540]	; (80069c0 <_vfprintf_r+0xd68>)
 80067a4:	9312      	str	r3, [sp, #72]	; 0x48
 80067a6:	f01b 0320 	ands.w	r3, fp, #32
 80067aa:	d01d      	beq.n	80067e8 <_vfprintf_r+0xb90>
 80067ac:	f108 0807 	add.w	r8, r8, #7
 80067b0:	f028 0307 	bic.w	r3, r8, #7
 80067b4:	461a      	mov	r2, r3
 80067b6:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80067ba:	f852 8b08 	ldr.w	r8, [r2], #8
 80067be:	9205      	str	r2, [sp, #20]
 80067c0:	f01b 0f01 	tst.w	fp, #1
 80067c4:	d00a      	beq.n	80067dc <_vfprintf_r+0xb84>
 80067c6:	ea58 0309 	orrs.w	r3, r8, r9
 80067ca:	d007      	beq.n	80067dc <_vfprintf_r+0xb84>
 80067cc:	2330      	movs	r3, #48	; 0x30
 80067ce:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 80067d2:	9b04      	ldr	r3, [sp, #16]
 80067d4:	f88d 305d 	strb.w	r3, [sp, #93]	; 0x5d
 80067d8:	f04b 0b02 	orr.w	fp, fp, #2
 80067dc:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 80067e0:	2302      	movs	r3, #2
 80067e2:	e758      	b.n	8006696 <_vfprintf_r+0xa3e>
 80067e4:	4b75      	ldr	r3, [pc, #468]	; (80069bc <_vfprintf_r+0xd64>)
 80067e6:	e7dd      	b.n	80067a4 <_vfprintf_r+0xb4c>
 80067e8:	4642      	mov	r2, r8
 80067ea:	f01b 0910 	ands.w	r9, fp, #16
 80067ee:	f852 8b04 	ldr.w	r8, [r2], #4
 80067f2:	9205      	str	r2, [sp, #20]
 80067f4:	d001      	beq.n	80067fa <_vfprintf_r+0xba2>
 80067f6:	4699      	mov	r9, r3
 80067f8:	e7e2      	b.n	80067c0 <_vfprintf_r+0xb68>
 80067fa:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80067fe:	d002      	beq.n	8006806 <_vfprintf_r+0xbae>
 8006800:	fa1f f888 	uxth.w	r8, r8
 8006804:	e7dc      	b.n	80067c0 <_vfprintf_r+0xb68>
 8006806:	f41b 7900 	ands.w	r9, fp, #512	; 0x200
 800680a:	d0d9      	beq.n	80067c0 <_vfprintf_r+0xb68>
 800680c:	fa5f f888 	uxtb.w	r8, r8
 8006810:	e7f1      	b.n	80067f6 <_vfprintf_r+0xb9e>
 8006812:	f1b8 0f0a 	cmp.w	r8, #10
 8006816:	f179 0300 	sbcs.w	r3, r9, #0
 800681a:	d207      	bcs.n	800682c <_vfprintf_r+0xbd4>
 800681c:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006820:	f88d 8127 	strb.w	r8, [sp, #295]	; 0x127
 8006824:	f20d 1a27 	addw	sl, sp, #295	; 0x127
 8006828:	f000 bc2f 	b.w	800708a <_vfprintf_r+0x1432>
 800682c:	2300      	movs	r3, #0
 800682e:	9303      	str	r3, [sp, #12]
 8006830:	9b02      	ldr	r3, [sp, #8]
 8006832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006836:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800683a:	9306      	str	r3, [sp, #24]
 800683c:	220a      	movs	r2, #10
 800683e:	2300      	movs	r3, #0
 8006840:	4640      	mov	r0, r8
 8006842:	4649      	mov	r1, r9
 8006844:	f7f9 ff10 	bl	8000668 <__aeabi_uldivmod>
 8006848:	9b03      	ldr	r3, [sp, #12]
 800684a:	3301      	adds	r3, #1
 800684c:	9303      	str	r3, [sp, #12]
 800684e:	9b06      	ldr	r3, [sp, #24]
 8006850:	3230      	adds	r2, #48	; 0x30
 8006852:	f10b 3aff 	add.w	sl, fp, #4294967295
 8006856:	f80b 2c01 	strb.w	r2, [fp, #-1]
 800685a:	b1db      	cbz	r3, 8006894 <_vfprintf_r+0xc3c>
 800685c:	9b08      	ldr	r3, [sp, #32]
 800685e:	9a03      	ldr	r2, [sp, #12]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	429a      	cmp	r2, r3
 8006864:	d116      	bne.n	8006894 <_vfprintf_r+0xc3c>
 8006866:	2aff      	cmp	r2, #255	; 0xff
 8006868:	d014      	beq.n	8006894 <_vfprintf_r+0xc3c>
 800686a:	f1b8 0f0a 	cmp.w	r8, #10
 800686e:	f179 0300 	sbcs.w	r3, r9, #0
 8006872:	d30f      	bcc.n	8006894 <_vfprintf_r+0xc3c>
 8006874:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006876:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006878:	ebaa 0a03 	sub.w	sl, sl, r3
 800687c:	461a      	mov	r2, r3
 800687e:	4650      	mov	r0, sl
 8006880:	f004 fb6f 	bl	800af62 <strncpy>
 8006884:	9b08      	ldr	r3, [sp, #32]
 8006886:	785b      	ldrb	r3, [r3, #1]
 8006888:	b11b      	cbz	r3, 8006892 <_vfprintf_r+0xc3a>
 800688a:	9b08      	ldr	r3, [sp, #32]
 800688c:	3301      	adds	r3, #1
 800688e:	9308      	str	r3, [sp, #32]
 8006890:	2300      	movs	r3, #0
 8006892:	9303      	str	r3, [sp, #12]
 8006894:	2300      	movs	r3, #0
 8006896:	220a      	movs	r2, #10
 8006898:	4640      	mov	r0, r8
 800689a:	4649      	mov	r1, r9
 800689c:	f7f9 fee4 	bl	8000668 <__aeabi_uldivmod>
 80068a0:	f1b8 0f0a 	cmp.w	r8, #10
 80068a4:	f179 0300 	sbcs.w	r3, r9, #0
 80068a8:	f0c0 83ef 	bcc.w	800708a <_vfprintf_r+0x1432>
 80068ac:	4680      	mov	r8, r0
 80068ae:	4689      	mov	r9, r1
 80068b0:	46d3      	mov	fp, sl
 80068b2:	e7c3      	b.n	800683c <_vfprintf_r+0xbe4>
 80068b4:	f008 030f 	and.w	r3, r8, #15
 80068b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068ba:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80068be:	5cd3      	ldrb	r3, [r2, r3]
 80068c0:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80068c4:	ea48 7809 	orr.w	r8, r8, r9, lsl #28
 80068c8:	ea4f 1919 	mov.w	r9, r9, lsr #4
 80068cc:	ea58 0309 	orrs.w	r3, r8, r9
 80068d0:	d1f0      	bne.n	80068b4 <_vfprintf_r+0xc5c>
 80068d2:	e3da      	b.n	800708a <_vfprintf_r+0x1432>
 80068d4:	b933      	cbnz	r3, 80068e4 <_vfprintf_r+0xc8c>
 80068d6:	f01b 0f01 	tst.w	fp, #1
 80068da:	d003      	beq.n	80068e4 <_vfprintf_r+0xc8c>
 80068dc:	2330      	movs	r3, #48	; 0x30
 80068de:	f88d 3127 	strb.w	r3, [sp, #295]	; 0x127
 80068e2:	e79f      	b.n	8006824 <_vfprintf_r+0xbcc>
 80068e4:	f50d 7a94 	add.w	sl, sp, #296	; 0x128
 80068e8:	e3cf      	b.n	800708a <_vfprintf_r+0x1432>
 80068ea:	9b04      	ldr	r3, [sp, #16]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 8392 	beq.w	8007016 <_vfprintf_r+0x13be>
 80068f2:	2000      	movs	r0, #0
 80068f4:	f88d 30c4 	strb.w	r3, [sp, #196]	; 0xc4
 80068f8:	f88d 005b 	strb.w	r0, [sp, #91]	; 0x5b
 80068fc:	f8cd 8014 	str.w	r8, [sp, #20]
 8006900:	f7ff bb36 	b.w	8005f70 <_vfprintf_r+0x318>
 8006904:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8006908:	e723      	b.n	8006752 <_vfprintf_r+0xafa>
 800690a:	2110      	movs	r1, #16
 800690c:	6061      	str	r1, [r4, #4]
 800690e:	2a07      	cmp	r2, #7
 8006910:	4461      	add	r1, ip
 8006912:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 8006916:	dd0a      	ble.n	800692e <_vfprintf_r+0xcd6>
 8006918:	aa1e      	add	r2, sp, #120	; 0x78
 800691a:	4629      	mov	r1, r5
 800691c:	4630      	mov	r0, r6
 800691e:	9315      	str	r3, [sp, #84]	; 0x54
 8006920:	f006 fd56 	bl	800d3d0 <__sprint_r>
 8006924:	2800      	cmp	r0, #0
 8006926:	f040 8353 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 800692a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800692c:	a821      	add	r0, sp, #132	; 0x84
 800692e:	3b10      	subs	r3, #16
 8006930:	4604      	mov	r4, r0
 8006932:	e4dd      	b.n	80062f0 <_vfprintf_r+0x698>
 8006934:	4604      	mov	r4, r0
 8006936:	e4f7      	b.n	8006328 <_vfprintf_r+0x6d0>
 8006938:	aa1e      	add	r2, sp, #120	; 0x78
 800693a:	4629      	mov	r1, r5
 800693c:	4630      	mov	r0, r6
 800693e:	f006 fd47 	bl	800d3d0 <__sprint_r>
 8006942:	2800      	cmp	r0, #0
 8006944:	f040 8344 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006948:	ac21      	add	r4, sp, #132	; 0x84
 800694a:	e4ff      	b.n	800634c <_vfprintf_r+0x6f4>
 800694c:	aa1e      	add	r2, sp, #120	; 0x78
 800694e:	4629      	mov	r1, r5
 8006950:	4630      	mov	r0, r6
 8006952:	f006 fd3d 	bl	800d3d0 <__sprint_r>
 8006956:	2800      	cmp	r0, #0
 8006958:	f040 833a 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 800695c:	ac21      	add	r4, sp, #132	; 0x84
 800695e:	e505      	b.n	800636c <_vfprintf_r+0x714>
 8006960:	2110      	movs	r1, #16
 8006962:	6061      	str	r1, [r4, #4]
 8006964:	2a07      	cmp	r2, #7
 8006966:	4461      	add	r1, ip
 8006968:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 800696c:	dd0a      	ble.n	8006984 <_vfprintf_r+0xd2c>
 800696e:	aa1e      	add	r2, sp, #120	; 0x78
 8006970:	4629      	mov	r1, r5
 8006972:	4630      	mov	r0, r6
 8006974:	9313      	str	r3, [sp, #76]	; 0x4c
 8006976:	f006 fd2b 	bl	800d3d0 <__sprint_r>
 800697a:	2800      	cmp	r0, #0
 800697c:	f040 8328 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006980:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006982:	a821      	add	r0, sp, #132	; 0x84
 8006984:	3b10      	subs	r3, #16
 8006986:	4604      	mov	r4, r0
 8006988:	e4f8      	b.n	800637c <_vfprintf_r+0x724>
 800698a:	4604      	mov	r4, r0
 800698c:	e512      	b.n	80063b4 <_vfprintf_r+0x75c>
 800698e:	2010      	movs	r0, #16
 8006990:	4403      	add	r3, r0
 8006992:	2a07      	cmp	r2, #7
 8006994:	e9cd 231f 	strd	r2, r3, [sp, #124]	; 0x7c
 8006998:	6060      	str	r0, [r4, #4]
 800699a:	dd08      	ble.n	80069ae <_vfprintf_r+0xd56>
 800699c:	aa1e      	add	r2, sp, #120	; 0x78
 800699e:	4629      	mov	r1, r5
 80069a0:	4630      	mov	r0, r6
 80069a2:	f006 fd15 	bl	800d3d0 <__sprint_r>
 80069a6:	2800      	cmp	r0, #0
 80069a8:	f040 8312 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 80069ac:	a921      	add	r1, sp, #132	; 0x84
 80069ae:	f1a9 0910 	sub.w	r9, r9, #16
 80069b2:	460c      	mov	r4, r1
 80069b4:	e503      	b.n	80063be <_vfprintf_r+0x766>
 80069b6:	460c      	mov	r4, r1
 80069b8:	e51e      	b.n	80063f8 <_vfprintf_r+0x7a0>
 80069ba:	bf00      	nop
 80069bc:	0800ffb1 	.word	0x0800ffb1
 80069c0:	0800ffc2 	.word	0x0800ffc2
 80069c4:	9b04      	ldr	r3, [sp, #16]
 80069c6:	2b65      	cmp	r3, #101	; 0x65
 80069c8:	f340 8252 	ble.w	8006e70 <_vfprintf_r+0x1218>
 80069cc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80069d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069d4:	d16c      	bne.n	8006ab0 <_vfprintf_r+0xe58>
 80069d6:	4b75      	ldr	r3, [pc, #468]	; (8006bac <_vfprintf_r+0xf54>)
 80069d8:	6023      	str	r3, [r4, #0]
 80069da:	2301      	movs	r3, #1
 80069dc:	4418      	add	r0, r3
 80069de:	6063      	str	r3, [r4, #4]
 80069e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80069e2:	9020      	str	r0, [sp, #128]	; 0x80
 80069e4:	3301      	adds	r3, #1
 80069e6:	2b07      	cmp	r3, #7
 80069e8:	931f      	str	r3, [sp, #124]	; 0x7c
 80069ea:	dc3a      	bgt.n	8006a62 <_vfprintf_r+0xe0a>
 80069ec:	3408      	adds	r4, #8
 80069ee:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80069f0:	9a03      	ldr	r2, [sp, #12]
 80069f2:	4293      	cmp	r3, r2
 80069f4:	db03      	blt.n	80069fe <_vfprintf_r+0xda6>
 80069f6:	f01b 0f01 	tst.w	fp, #1
 80069fa:	f43f ad0d 	beq.w	8006418 <_vfprintf_r+0x7c0>
 80069fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a00:	6023      	str	r3, [r4, #0]
 8006a02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a06:	6063      	str	r3, [r4, #4]
 8006a08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a0a:	4413      	add	r3, r2
 8006a0c:	9320      	str	r3, [sp, #128]	; 0x80
 8006a0e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006a10:	3301      	adds	r3, #1
 8006a12:	2b07      	cmp	r3, #7
 8006a14:	931f      	str	r3, [sp, #124]	; 0x7c
 8006a16:	dc2e      	bgt.n	8006a76 <_vfprintf_r+0xe1e>
 8006a18:	3408      	adds	r4, #8
 8006a1a:	9b03      	ldr	r3, [sp, #12]
 8006a1c:	1e5f      	subs	r7, r3, #1
 8006a1e:	2f00      	cmp	r7, #0
 8006a20:	f77f acfa 	ble.w	8006418 <_vfprintf_r+0x7c0>
 8006a24:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8006bb0 <_vfprintf_r+0xf58>
 8006a28:	f04f 0910 	mov.w	r9, #16
 8006a2c:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 8006a30:	2f10      	cmp	r7, #16
 8006a32:	f103 0301 	add.w	r3, r3, #1
 8006a36:	f104 0108 	add.w	r1, r4, #8
 8006a3a:	f8c4 8000 	str.w	r8, [r4]
 8006a3e:	dc24      	bgt.n	8006a8a <_vfprintf_r+0xe32>
 8006a40:	443a      	add	r2, r7
 8006a42:	6067      	str	r7, [r4, #4]
 8006a44:	9220      	str	r2, [sp, #128]	; 0x80
 8006a46:	2b07      	cmp	r3, #7
 8006a48:	931f      	str	r3, [sp, #124]	; 0x7c
 8006a4a:	f340 829d 	ble.w	8006f88 <_vfprintf_r+0x1330>
 8006a4e:	aa1e      	add	r2, sp, #120	; 0x78
 8006a50:	4629      	mov	r1, r5
 8006a52:	4630      	mov	r0, r6
 8006a54:	f006 fcbc 	bl	800d3d0 <__sprint_r>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	f040 82b9 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006a5e:	ac21      	add	r4, sp, #132	; 0x84
 8006a60:	e4da      	b.n	8006418 <_vfprintf_r+0x7c0>
 8006a62:	aa1e      	add	r2, sp, #120	; 0x78
 8006a64:	4629      	mov	r1, r5
 8006a66:	4630      	mov	r0, r6
 8006a68:	f006 fcb2 	bl	800d3d0 <__sprint_r>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	f040 82af 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006a72:	ac21      	add	r4, sp, #132	; 0x84
 8006a74:	e7bb      	b.n	80069ee <_vfprintf_r+0xd96>
 8006a76:	aa1e      	add	r2, sp, #120	; 0x78
 8006a78:	4629      	mov	r1, r5
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f006 fca8 	bl	800d3d0 <__sprint_r>
 8006a80:	2800      	cmp	r0, #0
 8006a82:	f040 82a5 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006a86:	ac21      	add	r4, sp, #132	; 0x84
 8006a88:	e7c7      	b.n	8006a1a <_vfprintf_r+0xdc2>
 8006a8a:	3210      	adds	r2, #16
 8006a8c:	2b07      	cmp	r3, #7
 8006a8e:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 8006a92:	f8c4 9004 	str.w	r9, [r4, #4]
 8006a96:	dd08      	ble.n	8006aaa <_vfprintf_r+0xe52>
 8006a98:	aa1e      	add	r2, sp, #120	; 0x78
 8006a9a:	4629      	mov	r1, r5
 8006a9c:	4630      	mov	r0, r6
 8006a9e:	f006 fc97 	bl	800d3d0 <__sprint_r>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	f040 8294 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006aa8:	a921      	add	r1, sp, #132	; 0x84
 8006aaa:	3f10      	subs	r7, #16
 8006aac:	460c      	mov	r4, r1
 8006aae:	e7bd      	b.n	8006a2c <_vfprintf_r+0xdd4>
 8006ab0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	dc7e      	bgt.n	8006bb4 <_vfprintf_r+0xf5c>
 8006ab6:	4b3d      	ldr	r3, [pc, #244]	; (8006bac <_vfprintf_r+0xf54>)
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	2301      	movs	r3, #1
 8006abc:	4418      	add	r0, r3
 8006abe:	6063      	str	r3, [r4, #4]
 8006ac0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006ac2:	9020      	str	r0, [sp, #128]	; 0x80
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	2b07      	cmp	r3, #7
 8006ac8:	931f      	str	r3, [sp, #124]	; 0x7c
 8006aca:	dc47      	bgt.n	8006b5c <_vfprintf_r+0xf04>
 8006acc:	3408      	adds	r4, #8
 8006ace:	9903      	ldr	r1, [sp, #12]
 8006ad0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006ad2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ad4:	430a      	orrs	r2, r1
 8006ad6:	f00b 0101 	and.w	r1, fp, #1
 8006ada:	430a      	orrs	r2, r1
 8006adc:	f43f ac9c 	beq.w	8006418 <_vfprintf_r+0x7c0>
 8006ae0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ae2:	6022      	str	r2, [r4, #0]
 8006ae4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ae6:	6062      	str	r2, [r4, #4]
 8006ae8:	4413      	add	r3, r2
 8006aea:	9320      	str	r3, [sp, #128]	; 0x80
 8006aec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006aee:	3301      	adds	r3, #1
 8006af0:	2b07      	cmp	r3, #7
 8006af2:	931f      	str	r3, [sp, #124]	; 0x7c
 8006af4:	dc3c      	bgt.n	8006b70 <_vfprintf_r+0xf18>
 8006af6:	f104 0308 	add.w	r3, r4, #8
 8006afa:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8006afc:	2f00      	cmp	r7, #0
 8006afe:	da1c      	bge.n	8006b3a <_vfprintf_r+0xee2>
 8006b00:	4c2b      	ldr	r4, [pc, #172]	; (8006bb0 <_vfprintf_r+0xf58>)
 8006b02:	427f      	negs	r7, r7
 8006b04:	461a      	mov	r2, r3
 8006b06:	f04f 0810 	mov.w	r8, #16
 8006b0a:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	; 0x7c
 8006b0e:	2f10      	cmp	r7, #16
 8006b10:	f101 0101 	add.w	r1, r1, #1
 8006b14:	f103 0308 	add.w	r3, r3, #8
 8006b18:	6014      	str	r4, [r2, #0]
 8006b1a:	dc33      	bgt.n	8006b84 <_vfprintf_r+0xf2c>
 8006b1c:	6057      	str	r7, [r2, #4]
 8006b1e:	2907      	cmp	r1, #7
 8006b20:	4407      	add	r7, r0
 8006b22:	e9cd 171f 	strd	r1, r7, [sp, #124]	; 0x7c
 8006b26:	dd08      	ble.n	8006b3a <_vfprintf_r+0xee2>
 8006b28:	aa1e      	add	r2, sp, #120	; 0x78
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	4630      	mov	r0, r6
 8006b2e:	f006 fc4f 	bl	800d3d0 <__sprint_r>
 8006b32:	2800      	cmp	r0, #0
 8006b34:	f040 824c 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006b38:	ab21      	add	r3, sp, #132	; 0x84
 8006b3a:	9a03      	ldr	r2, [sp, #12]
 8006b3c:	605a      	str	r2, [r3, #4]
 8006b3e:	9903      	ldr	r1, [sp, #12]
 8006b40:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006b42:	f8c3 a000 	str.w	sl, [r3]
 8006b46:	440a      	add	r2, r1
 8006b48:	9220      	str	r2, [sp, #128]	; 0x80
 8006b4a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006b4c:	3201      	adds	r2, #1
 8006b4e:	2a07      	cmp	r2, #7
 8006b50:	921f      	str	r2, [sp, #124]	; 0x7c
 8006b52:	f73f af7c 	bgt.w	8006a4e <_vfprintf_r+0xdf6>
 8006b56:	f103 0408 	add.w	r4, r3, #8
 8006b5a:	e45d      	b.n	8006418 <_vfprintf_r+0x7c0>
 8006b5c:	aa1e      	add	r2, sp, #120	; 0x78
 8006b5e:	4629      	mov	r1, r5
 8006b60:	4630      	mov	r0, r6
 8006b62:	f006 fc35 	bl	800d3d0 <__sprint_r>
 8006b66:	2800      	cmp	r0, #0
 8006b68:	f040 8232 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006b6c:	ac21      	add	r4, sp, #132	; 0x84
 8006b6e:	e7ae      	b.n	8006ace <_vfprintf_r+0xe76>
 8006b70:	aa1e      	add	r2, sp, #120	; 0x78
 8006b72:	4629      	mov	r1, r5
 8006b74:	4630      	mov	r0, r6
 8006b76:	f006 fc2b 	bl	800d3d0 <__sprint_r>
 8006b7a:	2800      	cmp	r0, #0
 8006b7c:	f040 8228 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006b80:	ab21      	add	r3, sp, #132	; 0x84
 8006b82:	e7ba      	b.n	8006afa <_vfprintf_r+0xea2>
 8006b84:	3010      	adds	r0, #16
 8006b86:	2907      	cmp	r1, #7
 8006b88:	e9cd 101f 	strd	r1, r0, [sp, #124]	; 0x7c
 8006b8c:	f8c2 8004 	str.w	r8, [r2, #4]
 8006b90:	dd08      	ble.n	8006ba4 <_vfprintf_r+0xf4c>
 8006b92:	aa1e      	add	r2, sp, #120	; 0x78
 8006b94:	4629      	mov	r1, r5
 8006b96:	4630      	mov	r0, r6
 8006b98:	f006 fc1a 	bl	800d3d0 <__sprint_r>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	f040 8217 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006ba2:	ab21      	add	r3, sp, #132	; 0x84
 8006ba4:	3f10      	subs	r7, #16
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	e7af      	b.n	8006b0a <_vfprintf_r+0xeb2>
 8006baa:	bf00      	nop
 8006bac:	0800ffd3 	.word	0x0800ffd3
 8006bb0:	0800ffe5 	.word	0x0800ffe5
 8006bb4:	9b03      	ldr	r3, [sp, #12]
 8006bb6:	4543      	cmp	r3, r8
 8006bb8:	bfa8      	it	ge
 8006bba:	4643      	movge	r3, r8
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	4699      	mov	r9, r3
 8006bc0:	dd0a      	ble.n	8006bd8 <_vfprintf_r+0xf80>
 8006bc2:	4418      	add	r0, r3
 8006bc4:	e9c4 a300 	strd	sl, r3, [r4]
 8006bc8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006bca:	9020      	str	r0, [sp, #128]	; 0x80
 8006bcc:	3301      	adds	r3, #1
 8006bce:	2b07      	cmp	r3, #7
 8006bd0:	931f      	str	r3, [sp, #124]	; 0x7c
 8006bd2:	f300 8084 	bgt.w	8006cde <_vfprintf_r+0x1086>
 8006bd6:	3408      	adds	r4, #8
 8006bd8:	f1b9 0f00 	cmp.w	r9, #0
 8006bdc:	bfac      	ite	ge
 8006bde:	eba8 0709 	subge.w	r7, r8, r9
 8006be2:	4647      	movlt	r7, r8
 8006be4:	2f00      	cmp	r7, #0
 8006be6:	dd1b      	ble.n	8006c20 <_vfprintf_r+0xfc8>
 8006be8:	f8df 9448 	ldr.w	r9, [pc, #1096]	; 8007034 <_vfprintf_r+0x13dc>
 8006bec:	f8c4 9000 	str.w	r9, [r4]
 8006bf0:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 8006bf4:	2f10      	cmp	r7, #16
 8006bf6:	f103 0301 	add.w	r3, r3, #1
 8006bfa:	f104 0108 	add.w	r1, r4, #8
 8006bfe:	dc78      	bgt.n	8006cf2 <_vfprintf_r+0x109a>
 8006c00:	6067      	str	r7, [r4, #4]
 8006c02:	2b07      	cmp	r3, #7
 8006c04:	4417      	add	r7, r2
 8006c06:	e9cd 371f 	strd	r3, r7, [sp, #124]	; 0x7c
 8006c0a:	f340 8085 	ble.w	8006d18 <_vfprintf_r+0x10c0>
 8006c0e:	aa1e      	add	r2, sp, #120	; 0x78
 8006c10:	4629      	mov	r1, r5
 8006c12:	4630      	mov	r0, r6
 8006c14:	f006 fbdc 	bl	800d3d0 <__sprint_r>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	f040 81d9 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006c1e:	ac21      	add	r4, sp, #132	; 0x84
 8006c20:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8006c24:	44d0      	add	r8, sl
 8006c26:	d00a      	beq.n	8006c3e <_vfprintf_r+0xfe6>
 8006c28:	9b07      	ldr	r3, [sp, #28]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d176      	bne.n	8006d1c <_vfprintf_r+0x10c4>
 8006c2e:	9b06      	ldr	r3, [sp, #24]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d176      	bne.n	8006d22 <_vfprintf_r+0x10ca>
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	4453      	add	r3, sl
 8006c38:	4598      	cmp	r8, r3
 8006c3a:	bf28      	it	cs
 8006c3c:	4698      	movcs	r8, r3
 8006c3e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006c40:	9a03      	ldr	r2, [sp, #12]
 8006c42:	4293      	cmp	r3, r2
 8006c44:	db02      	blt.n	8006c4c <_vfprintf_r+0xff4>
 8006c46:	f01b 0f01 	tst.w	fp, #1
 8006c4a:	d00e      	beq.n	8006c6a <_vfprintf_r+0x1012>
 8006c4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c4e:	6023      	str	r3, [r4, #0]
 8006c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c54:	6063      	str	r3, [r4, #4]
 8006c56:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c58:	4413      	add	r3, r2
 8006c5a:	9320      	str	r3, [sp, #128]	; 0x80
 8006c5c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006c5e:	3301      	adds	r3, #1
 8006c60:	2b07      	cmp	r3, #7
 8006c62:	931f      	str	r3, [sp, #124]	; 0x7c
 8006c64:	f300 80dd 	bgt.w	8006e22 <_vfprintf_r+0x11ca>
 8006c68:	3408      	adds	r4, #8
 8006c6a:	9b03      	ldr	r3, [sp, #12]
 8006c6c:	9903      	ldr	r1, [sp, #12]
 8006c6e:	eb0a 0203 	add.w	r2, sl, r3
 8006c72:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006c74:	eba2 0208 	sub.w	r2, r2, r8
 8006c78:	eba1 0903 	sub.w	r9, r1, r3
 8006c7c:	4591      	cmp	r9, r2
 8006c7e:	bfa8      	it	ge
 8006c80:	4691      	movge	r9, r2
 8006c82:	f1b9 0f00 	cmp.w	r9, #0
 8006c86:	dd0b      	ble.n	8006ca0 <_vfprintf_r+0x1048>
 8006c88:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c8a:	444b      	add	r3, r9
 8006c8c:	9320      	str	r3, [sp, #128]	; 0x80
 8006c8e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006c90:	3301      	adds	r3, #1
 8006c92:	2b07      	cmp	r3, #7
 8006c94:	e9c4 8900 	strd	r8, r9, [r4]
 8006c98:	931f      	str	r3, [sp, #124]	; 0x7c
 8006c9a:	f300 80cc 	bgt.w	8006e36 <_vfprintf_r+0x11de>
 8006c9e:	3408      	adds	r4, #8
 8006ca0:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8006ca2:	9b03      	ldr	r3, [sp, #12]
 8006ca4:	f1b9 0f00 	cmp.w	r9, #0
 8006ca8:	eba3 0707 	sub.w	r7, r3, r7
 8006cac:	bfa8      	it	ge
 8006cae:	eba7 0709 	subge.w	r7, r7, r9
 8006cb2:	2f00      	cmp	r7, #0
 8006cb4:	f77f abb0 	ble.w	8006418 <_vfprintf_r+0x7c0>
 8006cb8:	f8df 8378 	ldr.w	r8, [pc, #888]	; 8007034 <_vfprintf_r+0x13dc>
 8006cbc:	f04f 0910 	mov.w	r9, #16
 8006cc0:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 8006cc4:	2f10      	cmp	r7, #16
 8006cc6:	f103 0301 	add.w	r3, r3, #1
 8006cca:	f104 0108 	add.w	r1, r4, #8
 8006cce:	f8c4 8000 	str.w	r8, [r4]
 8006cd2:	f300 80ba 	bgt.w	8006e4a <_vfprintf_r+0x11f2>
 8006cd6:	6067      	str	r7, [r4, #4]
 8006cd8:	4417      	add	r7, r2
 8006cda:	9720      	str	r7, [sp, #128]	; 0x80
 8006cdc:	e6b3      	b.n	8006a46 <_vfprintf_r+0xdee>
 8006cde:	aa1e      	add	r2, sp, #120	; 0x78
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	4630      	mov	r0, r6
 8006ce4:	f006 fb74 	bl	800d3d0 <__sprint_r>
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	f040 8171 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006cee:	ac21      	add	r4, sp, #132	; 0x84
 8006cf0:	e772      	b.n	8006bd8 <_vfprintf_r+0xf80>
 8006cf2:	2010      	movs	r0, #16
 8006cf4:	4402      	add	r2, r0
 8006cf6:	2b07      	cmp	r3, #7
 8006cf8:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 8006cfc:	6060      	str	r0, [r4, #4]
 8006cfe:	dd08      	ble.n	8006d12 <_vfprintf_r+0x10ba>
 8006d00:	aa1e      	add	r2, sp, #120	; 0x78
 8006d02:	4629      	mov	r1, r5
 8006d04:	4630      	mov	r0, r6
 8006d06:	f006 fb63 	bl	800d3d0 <__sprint_r>
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	f040 8160 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006d10:	a921      	add	r1, sp, #132	; 0x84
 8006d12:	3f10      	subs	r7, #16
 8006d14:	460c      	mov	r4, r1
 8006d16:	e769      	b.n	8006bec <_vfprintf_r+0xf94>
 8006d18:	460c      	mov	r4, r1
 8006d1a:	e781      	b.n	8006c20 <_vfprintf_r+0xfc8>
 8006d1c:	9b06      	ldr	r3, [sp, #24]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d04f      	beq.n	8006dc2 <_vfprintf_r+0x116a>
 8006d22:	9b06      	ldr	r3, [sp, #24]
 8006d24:	3b01      	subs	r3, #1
 8006d26:	9306      	str	r3, [sp, #24]
 8006d28:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d2a:	6023      	str	r3, [r4, #0]
 8006d2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d30:	6063      	str	r3, [r4, #4]
 8006d32:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d34:	4413      	add	r3, r2
 8006d36:	9320      	str	r3, [sp, #128]	; 0x80
 8006d38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	2b07      	cmp	r3, #7
 8006d3e:	931f      	str	r3, [sp, #124]	; 0x7c
 8006d40:	dc46      	bgt.n	8006dd0 <_vfprintf_r+0x1178>
 8006d42:	3408      	adds	r4, #8
 8006d44:	9b03      	ldr	r3, [sp, #12]
 8006d46:	9a08      	ldr	r2, [sp, #32]
 8006d48:	eb0a 0903 	add.w	r9, sl, r3
 8006d4c:	eba9 0308 	sub.w	r3, r9, r8
 8006d50:	f892 9000 	ldrb.w	r9, [r2]
 8006d54:	4599      	cmp	r9, r3
 8006d56:	bfa8      	it	ge
 8006d58:	4699      	movge	r9, r3
 8006d5a:	f1b9 0f00 	cmp.w	r9, #0
 8006d5e:	dd0a      	ble.n	8006d76 <_vfprintf_r+0x111e>
 8006d60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d62:	444b      	add	r3, r9
 8006d64:	9320      	str	r3, [sp, #128]	; 0x80
 8006d66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006d68:	3301      	adds	r3, #1
 8006d6a:	2b07      	cmp	r3, #7
 8006d6c:	e9c4 8900 	strd	r8, r9, [r4]
 8006d70:	931f      	str	r3, [sp, #124]	; 0x7c
 8006d72:	dc37      	bgt.n	8006de4 <_vfprintf_r+0x118c>
 8006d74:	3408      	adds	r4, #8
 8006d76:	9b08      	ldr	r3, [sp, #32]
 8006d78:	781f      	ldrb	r7, [r3, #0]
 8006d7a:	f1b9 0f00 	cmp.w	r9, #0
 8006d7e:	bfa8      	it	ge
 8006d80:	eba7 0709 	subge.w	r7, r7, r9
 8006d84:	2f00      	cmp	r7, #0
 8006d86:	dd18      	ble.n	8006dba <_vfprintf_r+0x1162>
 8006d88:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 8006d8c:	48a9      	ldr	r0, [pc, #676]	; (8007034 <_vfprintf_r+0x13dc>)
 8006d8e:	6020      	str	r0, [r4, #0]
 8006d90:	2f10      	cmp	r7, #16
 8006d92:	f103 0301 	add.w	r3, r3, #1
 8006d96:	f104 0108 	add.w	r1, r4, #8
 8006d9a:	dc2d      	bgt.n	8006df8 <_vfprintf_r+0x11a0>
 8006d9c:	6067      	str	r7, [r4, #4]
 8006d9e:	2b07      	cmp	r3, #7
 8006da0:	4417      	add	r7, r2
 8006da2:	e9cd 371f 	strd	r3, r7, [sp, #124]	; 0x7c
 8006da6:	dd3a      	ble.n	8006e1e <_vfprintf_r+0x11c6>
 8006da8:	aa1e      	add	r2, sp, #120	; 0x78
 8006daa:	4629      	mov	r1, r5
 8006dac:	4630      	mov	r0, r6
 8006dae:	f006 fb0f 	bl	800d3d0 <__sprint_r>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	f040 810c 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006db8:	ac21      	add	r4, sp, #132	; 0x84
 8006dba:	9b08      	ldr	r3, [sp, #32]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	4498      	add	r8, r3
 8006dc0:	e732      	b.n	8006c28 <_vfprintf_r+0xfd0>
 8006dc2:	9b08      	ldr	r3, [sp, #32]
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	9308      	str	r3, [sp, #32]
 8006dc8:	9b07      	ldr	r3, [sp, #28]
 8006dca:	3b01      	subs	r3, #1
 8006dcc:	9307      	str	r3, [sp, #28]
 8006dce:	e7ab      	b.n	8006d28 <_vfprintf_r+0x10d0>
 8006dd0:	aa1e      	add	r2, sp, #120	; 0x78
 8006dd2:	4629      	mov	r1, r5
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	f006 fafb 	bl	800d3d0 <__sprint_r>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	f040 80f8 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006de0:	ac21      	add	r4, sp, #132	; 0x84
 8006de2:	e7af      	b.n	8006d44 <_vfprintf_r+0x10ec>
 8006de4:	aa1e      	add	r2, sp, #120	; 0x78
 8006de6:	4629      	mov	r1, r5
 8006de8:	4630      	mov	r0, r6
 8006dea:	f006 faf1 	bl	800d3d0 <__sprint_r>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	f040 80ee 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006df4:	ac21      	add	r4, sp, #132	; 0x84
 8006df6:	e7be      	b.n	8006d76 <_vfprintf_r+0x111e>
 8006df8:	2010      	movs	r0, #16
 8006dfa:	4402      	add	r2, r0
 8006dfc:	2b07      	cmp	r3, #7
 8006dfe:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 8006e02:	6060      	str	r0, [r4, #4]
 8006e04:	dd08      	ble.n	8006e18 <_vfprintf_r+0x11c0>
 8006e06:	aa1e      	add	r2, sp, #120	; 0x78
 8006e08:	4629      	mov	r1, r5
 8006e0a:	4630      	mov	r0, r6
 8006e0c:	f006 fae0 	bl	800d3d0 <__sprint_r>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	f040 80dd 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006e16:	a921      	add	r1, sp, #132	; 0x84
 8006e18:	3f10      	subs	r7, #16
 8006e1a:	460c      	mov	r4, r1
 8006e1c:	e7b4      	b.n	8006d88 <_vfprintf_r+0x1130>
 8006e1e:	460c      	mov	r4, r1
 8006e20:	e7cb      	b.n	8006dba <_vfprintf_r+0x1162>
 8006e22:	aa1e      	add	r2, sp, #120	; 0x78
 8006e24:	4629      	mov	r1, r5
 8006e26:	4630      	mov	r0, r6
 8006e28:	f006 fad2 	bl	800d3d0 <__sprint_r>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	f040 80cf 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006e32:	ac21      	add	r4, sp, #132	; 0x84
 8006e34:	e719      	b.n	8006c6a <_vfprintf_r+0x1012>
 8006e36:	aa1e      	add	r2, sp, #120	; 0x78
 8006e38:	4629      	mov	r1, r5
 8006e3a:	4630      	mov	r0, r6
 8006e3c:	f006 fac8 	bl	800d3d0 <__sprint_r>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	f040 80c5 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006e46:	ac21      	add	r4, sp, #132	; 0x84
 8006e48:	e72a      	b.n	8006ca0 <_vfprintf_r+0x1048>
 8006e4a:	3210      	adds	r2, #16
 8006e4c:	2b07      	cmp	r3, #7
 8006e4e:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 8006e52:	f8c4 9004 	str.w	r9, [r4, #4]
 8006e56:	dd08      	ble.n	8006e6a <_vfprintf_r+0x1212>
 8006e58:	aa1e      	add	r2, sp, #120	; 0x78
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	f006 fab7 	bl	800d3d0 <__sprint_r>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	f040 80b4 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006e68:	a921      	add	r1, sp, #132	; 0x84
 8006e6a:	3f10      	subs	r7, #16
 8006e6c:	460c      	mov	r4, r1
 8006e6e:	e727      	b.n	8006cc0 <_vfprintf_r+0x1068>
 8006e70:	9903      	ldr	r1, [sp, #12]
 8006e72:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006e74:	2901      	cmp	r1, #1
 8006e76:	f100 0001 	add.w	r0, r0, #1
 8006e7a:	f102 0201 	add.w	r2, r2, #1
 8006e7e:	f104 0308 	add.w	r3, r4, #8
 8006e82:	dc02      	bgt.n	8006e8a <_vfprintf_r+0x1232>
 8006e84:	f01b 0f01 	tst.w	fp, #1
 8006e88:	d073      	beq.n	8006f72 <_vfprintf_r+0x131a>
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	2a07      	cmp	r2, #7
 8006e8e:	e9cd 201f 	strd	r2, r0, [sp, #124]	; 0x7c
 8006e92:	f8c4 a000 	str.w	sl, [r4]
 8006e96:	6061      	str	r1, [r4, #4]
 8006e98:	dd08      	ble.n	8006eac <_vfprintf_r+0x1254>
 8006e9a:	aa1e      	add	r2, sp, #120	; 0x78
 8006e9c:	4629      	mov	r1, r5
 8006e9e:	4630      	mov	r0, r6
 8006ea0:	f006 fa96 	bl	800d3d0 <__sprint_r>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	f040 8093 	bne.w	8006fd0 <_vfprintf_r+0x1378>
 8006eaa:	ab21      	add	r3, sp, #132	; 0x84
 8006eac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006eae:	601a      	str	r2, [r3, #0]
 8006eb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eb2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006eb4:	605a      	str	r2, [r3, #4]
 8006eb6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006eb8:	440a      	add	r2, r1
 8006eba:	9220      	str	r2, [sp, #128]	; 0x80
 8006ebc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006ebe:	3201      	adds	r2, #1
 8006ec0:	2a07      	cmp	r2, #7
 8006ec2:	921f      	str	r2, [sp, #124]	; 0x7c
 8006ec4:	dc25      	bgt.n	8006f12 <_vfprintf_r+0x12ba>
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	9a03      	ldr	r2, [sp, #12]
 8006eca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ed2:	f102 34ff 	add.w	r4, r2, #4294967295
 8006ed6:	d025      	beq.n	8006f24 <_vfprintf_r+0x12cc>
 8006ed8:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8006eda:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006edc:	f10a 0001 	add.w	r0, sl, #1
 8006ee0:	e9c3 0400 	strd	r0, r4, [r3]
 8006ee4:	9803      	ldr	r0, [sp, #12]
 8006ee6:	3101      	adds	r1, #1
 8006ee8:	3a01      	subs	r2, #1
 8006eea:	4402      	add	r2, r0
 8006eec:	2907      	cmp	r1, #7
 8006eee:	e9cd 121f 	strd	r1, r2, [sp, #124]	; 0x7c
 8006ef2:	dd47      	ble.n	8006f84 <_vfprintf_r+0x132c>
 8006ef4:	aa1e      	add	r2, sp, #120	; 0x78
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	4630      	mov	r0, r6
 8006efa:	f006 fa69 	bl	800d3d0 <__sprint_r>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	d166      	bne.n	8006fd0 <_vfprintf_r+0x1378>
 8006f02:	ab21      	add	r3, sp, #132	; 0x84
 8006f04:	aa1a      	add	r2, sp, #104	; 0x68
 8006f06:	601a      	str	r2, [r3, #0]
 8006f08:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006f0a:	605a      	str	r2, [r3, #4]
 8006f0c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f0e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006f10:	e619      	b.n	8006b46 <_vfprintf_r+0xeee>
 8006f12:	aa1e      	add	r2, sp, #120	; 0x78
 8006f14:	4629      	mov	r1, r5
 8006f16:	4630      	mov	r0, r6
 8006f18:	f006 fa5a 	bl	800d3d0 <__sprint_r>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	d157      	bne.n	8006fd0 <_vfprintf_r+0x1378>
 8006f20:	ab21      	add	r3, sp, #132	; 0x84
 8006f22:	e7d1      	b.n	8006ec8 <_vfprintf_r+0x1270>
 8006f24:	2c00      	cmp	r4, #0
 8006f26:	dded      	ble.n	8006f04 <_vfprintf_r+0x12ac>
 8006f28:	4f42      	ldr	r7, [pc, #264]	; (8007034 <_vfprintf_r+0x13dc>)
 8006f2a:	f04f 0810 	mov.w	r8, #16
 8006f2e:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	; 0x7c
 8006f32:	2c10      	cmp	r4, #16
 8006f34:	f102 0201 	add.w	r2, r2, #1
 8006f38:	f103 0008 	add.w	r0, r3, #8
 8006f3c:	601f      	str	r7, [r3, #0]
 8006f3e:	dc07      	bgt.n	8006f50 <_vfprintf_r+0x12f8>
 8006f40:	605c      	str	r4, [r3, #4]
 8006f42:	2a07      	cmp	r2, #7
 8006f44:	440c      	add	r4, r1
 8006f46:	e9cd 241f 	strd	r2, r4, [sp, #124]	; 0x7c
 8006f4a:	dcd3      	bgt.n	8006ef4 <_vfprintf_r+0x129c>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	e7d9      	b.n	8006f04 <_vfprintf_r+0x12ac>
 8006f50:	3110      	adds	r1, #16
 8006f52:	2a07      	cmp	r2, #7
 8006f54:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 8006f58:	f8c3 8004 	str.w	r8, [r3, #4]
 8006f5c:	dd06      	ble.n	8006f6c <_vfprintf_r+0x1314>
 8006f5e:	aa1e      	add	r2, sp, #120	; 0x78
 8006f60:	4629      	mov	r1, r5
 8006f62:	4630      	mov	r0, r6
 8006f64:	f006 fa34 	bl	800d3d0 <__sprint_r>
 8006f68:	bb90      	cbnz	r0, 8006fd0 <_vfprintf_r+0x1378>
 8006f6a:	a821      	add	r0, sp, #132	; 0x84
 8006f6c:	3c10      	subs	r4, #16
 8006f6e:	4603      	mov	r3, r0
 8006f70:	e7dd      	b.n	8006f2e <_vfprintf_r+0x12d6>
 8006f72:	2101      	movs	r1, #1
 8006f74:	2a07      	cmp	r2, #7
 8006f76:	e9cd 201f 	strd	r2, r0, [sp, #124]	; 0x7c
 8006f7a:	f8c4 a000 	str.w	sl, [r4]
 8006f7e:	6061      	str	r1, [r4, #4]
 8006f80:	ddc0      	ble.n	8006f04 <_vfprintf_r+0x12ac>
 8006f82:	e7b7      	b.n	8006ef4 <_vfprintf_r+0x129c>
 8006f84:	3308      	adds	r3, #8
 8006f86:	e7bd      	b.n	8006f04 <_vfprintf_r+0x12ac>
 8006f88:	460c      	mov	r4, r1
 8006f8a:	f7ff ba45 	b.w	8006418 <_vfprintf_r+0x7c0>
 8006f8e:	e9dd 320c 	ldrd	r3, r2, [sp, #48]	; 0x30
 8006f92:	1a9f      	subs	r7, r3, r2
 8006f94:	2f00      	cmp	r7, #0
 8006f96:	f77f aa4d 	ble.w	8006434 <_vfprintf_r+0x7dc>
 8006f9a:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8007038 <_vfprintf_r+0x13e0>
 8006f9e:	f04f 0910 	mov.w	r9, #16
 8006fa2:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 8006fa6:	2f10      	cmp	r7, #16
 8006fa8:	f103 0301 	add.w	r3, r3, #1
 8006fac:	f8c4 8000 	str.w	r8, [r4]
 8006fb0:	dc18      	bgt.n	8006fe4 <_vfprintf_r+0x138c>
 8006fb2:	6067      	str	r7, [r4, #4]
 8006fb4:	2b07      	cmp	r3, #7
 8006fb6:	4417      	add	r7, r2
 8006fb8:	e9cd 371f 	strd	r3, r7, [sp, #124]	; 0x7c
 8006fbc:	f77f aa3a 	ble.w	8006434 <_vfprintf_r+0x7dc>
 8006fc0:	aa1e      	add	r2, sp, #120	; 0x78
 8006fc2:	4629      	mov	r1, r5
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	f006 fa03 	bl	800d3d0 <__sprint_r>
 8006fca:	2800      	cmp	r0, #0
 8006fcc:	f43f aa32 	beq.w	8006434 <_vfprintf_r+0x7dc>
 8006fd0:	9b02      	ldr	r3, [sp, #8]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f43f a871 	beq.w	80060ba <_vfprintf_r+0x462>
 8006fd8:	4619      	mov	r1, r3
 8006fda:	4630      	mov	r0, r6
 8006fdc:	f002 fab6 	bl	800954c <_free_r>
 8006fe0:	f7ff b86b 	b.w	80060ba <_vfprintf_r+0x462>
 8006fe4:	3210      	adds	r2, #16
 8006fe6:	2b07      	cmp	r3, #7
 8006fe8:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 8006fec:	f8c4 9004 	str.w	r9, [r4, #4]
 8006ff0:	dc02      	bgt.n	8006ff8 <_vfprintf_r+0x13a0>
 8006ff2:	3408      	adds	r4, #8
 8006ff4:	3f10      	subs	r7, #16
 8006ff6:	e7d4      	b.n	8006fa2 <_vfprintf_r+0x134a>
 8006ff8:	aa1e      	add	r2, sp, #120	; 0x78
 8006ffa:	4629      	mov	r1, r5
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	f006 f9e7 	bl	800d3d0 <__sprint_r>
 8007002:	2800      	cmp	r0, #0
 8007004:	d1e4      	bne.n	8006fd0 <_vfprintf_r+0x1378>
 8007006:	ac21      	add	r4, sp, #132	; 0x84
 8007008:	e7f4      	b.n	8006ff4 <_vfprintf_r+0x139c>
 800700a:	9902      	ldr	r1, [sp, #8]
 800700c:	4630      	mov	r0, r6
 800700e:	f002 fa9d 	bl	800954c <_free_r>
 8007012:	f7ff ba27 	b.w	8006464 <_vfprintf_r+0x80c>
 8007016:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007018:	b91b      	cbnz	r3, 8007022 <_vfprintf_r+0x13ca>
 800701a:	2300      	movs	r3, #0
 800701c:	931f      	str	r3, [sp, #124]	; 0x7c
 800701e:	f7ff b84c 	b.w	80060ba <_vfprintf_r+0x462>
 8007022:	aa1e      	add	r2, sp, #120	; 0x78
 8007024:	4629      	mov	r1, r5
 8007026:	4630      	mov	r0, r6
 8007028:	f006 f9d2 	bl	800d3d0 <__sprint_r>
 800702c:	2800      	cmp	r0, #0
 800702e:	d0f4      	beq.n	800701a <_vfprintf_r+0x13c2>
 8007030:	f7ff b843 	b.w	80060ba <_vfprintf_r+0x462>
 8007034:	0800ffe5 	.word	0x0800ffe5
 8007038:	0800ffd5 	.word	0x0800ffd5
 800703c:	ea58 0209 	orrs.w	r2, r8, r9
 8007040:	f8cd b008 	str.w	fp, [sp, #8]
 8007044:	f43f ab37 	beq.w	80066b6 <_vfprintf_r+0xa5e>
 8007048:	2b01      	cmp	r3, #1
 800704a:	f43f abe2 	beq.w	8006812 <_vfprintf_r+0xbba>
 800704e:	2b02      	cmp	r3, #2
 8007050:	f50d 7a94 	add.w	sl, sp, #296	; 0x128
 8007054:	f43f ac2e 	beq.w	80068b4 <_vfprintf_r+0xc5c>
 8007058:	f008 0307 	and.w	r3, r8, #7
 800705c:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 8007060:	ea48 7849 	orr.w	r8, r8, r9, lsl #29
 8007064:	ea4f 09d9 	mov.w	r9, r9, lsr #3
 8007068:	3330      	adds	r3, #48	; 0x30
 800706a:	ea58 0109 	orrs.w	r1, r8, r9
 800706e:	4652      	mov	r2, sl
 8007070:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8007074:	d1f0      	bne.n	8007058 <_vfprintf_r+0x1400>
 8007076:	9902      	ldr	r1, [sp, #8]
 8007078:	07c8      	lsls	r0, r1, #31
 800707a:	d506      	bpl.n	800708a <_vfprintf_r+0x1432>
 800707c:	2b30      	cmp	r3, #48	; 0x30
 800707e:	d004      	beq.n	800708a <_vfprintf_r+0x1432>
 8007080:	2330      	movs	r3, #48	; 0x30
 8007082:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8007086:	f1a2 0a02 	sub.w	sl, r2, #2
 800708a:	ab4a      	add	r3, sp, #296	; 0x128
 800708c:	46b9      	mov	r9, r7
 800708e:	eba3 070a 	sub.w	r7, r3, sl
 8007092:	2300      	movs	r3, #0
 8007094:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007098:	9302      	str	r3, [sp, #8]
 800709a:	f7fe bfd9 	b.w	8006050 <_vfprintf_r+0x3f8>
 800709e:	bf00      	nop

080070a0 <__sbprintf>:
 80070a0:	b570      	push	{r4, r5, r6, lr}
 80070a2:	460c      	mov	r4, r1
 80070a4:	8989      	ldrh	r1, [r1, #12]
 80070a6:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 80070aa:	f021 0102 	bic.w	r1, r1, #2
 80070ae:	f8ad 1014 	strh.w	r1, [sp, #20]
 80070b2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80070b4:	911b      	str	r1, [sp, #108]	; 0x6c
 80070b6:	89e1      	ldrh	r1, [r4, #14]
 80070b8:	f8ad 1016 	strh.w	r1, [sp, #22]
 80070bc:	69e1      	ldr	r1, [r4, #28]
 80070be:	9109      	str	r1, [sp, #36]	; 0x24
 80070c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80070c2:	910b      	str	r1, [sp, #44]	; 0x2c
 80070c4:	a91c      	add	r1, sp, #112	; 0x70
 80070c6:	9102      	str	r1, [sp, #8]
 80070c8:	9106      	str	r1, [sp, #24]
 80070ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80070ce:	4606      	mov	r6, r0
 80070d0:	9104      	str	r1, [sp, #16]
 80070d2:	9107      	str	r1, [sp, #28]
 80070d4:	a818      	add	r0, sp, #96	; 0x60
 80070d6:	2100      	movs	r1, #0
 80070d8:	e9cd 3200 	strd	r3, r2, [sp]
 80070dc:	9108      	str	r1, [sp, #32]
 80070de:	f002 fc93 	bl	8009a08 <__retarget_lock_init_recursive>
 80070e2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80070e6:	a902      	add	r1, sp, #8
 80070e8:	4630      	mov	r0, r6
 80070ea:	f7fe fdb5 	bl	8005c58 <_vfprintf_r>
 80070ee:	1e05      	subs	r5, r0, #0
 80070f0:	db07      	blt.n	8007102 <__sbprintf+0x62>
 80070f2:	a902      	add	r1, sp, #8
 80070f4:	4630      	mov	r0, r6
 80070f6:	f002 f8b3 	bl	8009260 <_fflush_r>
 80070fa:	2800      	cmp	r0, #0
 80070fc:	bf18      	it	ne
 80070fe:	f04f 35ff 	movne.w	r5, #4294967295
 8007102:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8007106:	9818      	ldr	r0, [sp, #96]	; 0x60
 8007108:	065b      	lsls	r3, r3, #25
 800710a:	bf42      	ittt	mi
 800710c:	89a3      	ldrhmi	r3, [r4, #12]
 800710e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8007112:	81a3      	strhmi	r3, [r4, #12]
 8007114:	f002 fc79 	bl	8009a0a <__retarget_lock_close_recursive>
 8007118:	4628      	mov	r0, r5
 800711a:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800711e:	bd70      	pop	{r4, r5, r6, pc}

08007120 <__svfscanf_r>:
 8007120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007124:	ed2d 8b02 	vpush	{d8}
 8007128:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
 800712c:	461e      	mov	r6, r3
 800712e:	af02      	add	r7, sp, #8
 8007130:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007132:	617a      	str	r2, [r7, #20]
 8007134:	07da      	lsls	r2, r3, #31
 8007136:	ee08 0a10 	vmov	s16, r0
 800713a:	460c      	mov	r4, r1
 800713c:	d405      	bmi.n	800714a <__svfscanf_r+0x2a>
 800713e:	898b      	ldrh	r3, [r1, #12]
 8007140:	059b      	lsls	r3, r3, #22
 8007142:	d402      	bmi.n	800714a <__svfscanf_r+0x2a>
 8007144:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8007146:	f002 fc61 	bl	8009a0c <__retarget_lock_acquire_recursive>
 800714a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800714e:	049d      	lsls	r5, r3, #18
 8007150:	d406      	bmi.n	8007160 <__svfscanf_r+0x40>
 8007152:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007156:	81a3      	strh	r3, [r4, #12]
 8007158:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800715a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800715e:	6663      	str	r3, [r4, #100]	; 0x64
 8007160:	2300      	movs	r3, #0
 8007162:	e9c7 3307 	strd	r3, r3, [r7, #28]
 8007166:	61bb      	str	r3, [r7, #24]
 8007168:	637b      	str	r3, [r7, #52]	; 0x34
 800716a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800716c:	62bb      	str	r3, [r7, #40]	; 0x28
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007174:	617a      	str	r2, [r7, #20]
 8007176:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 80d6 	beq.w	800732a <__svfscanf_r+0x20a>
 800717e:	4a91      	ldr	r2, [pc, #580]	; (80073c4 <__svfscanf_r+0x2a4>)
 8007180:	f813 8002 	ldrb.w	r8, [r3, r2]
 8007184:	f018 0808 	ands.w	r8, r8, #8
 8007188:	d019      	beq.n	80071be <__svfscanf_r+0x9e>
 800718a:	6863      	ldr	r3, [r4, #4]
 800718c:	2b00      	cmp	r3, #0
 800718e:	dd0e      	ble.n	80071ae <__svfscanf_r+0x8e>
 8007190:	6823      	ldr	r3, [r4, #0]
 8007192:	498c      	ldr	r1, [pc, #560]	; (80073c4 <__svfscanf_r+0x2a4>)
 8007194:	781a      	ldrb	r2, [r3, #0]
 8007196:	5c8a      	ldrb	r2, [r1, r2]
 8007198:	0710      	lsls	r0, r2, #28
 800719a:	d5e8      	bpl.n	800716e <__svfscanf_r+0x4e>
 800719c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800719e:	3201      	adds	r2, #1
 80071a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071a2:	6862      	ldr	r2, [r4, #4]
 80071a4:	3301      	adds	r3, #1
 80071a6:	3a01      	subs	r2, #1
 80071a8:	6062      	str	r2, [r4, #4]
 80071aa:	6023      	str	r3, [r4, #0]
 80071ac:	e7ed      	b.n	800718a <__svfscanf_r+0x6a>
 80071ae:	ee18 0a10 	vmov	r0, s16
 80071b2:	4621      	mov	r1, r4
 80071b4:	f003 fd6a 	bl	800ac8c <__srefill_r>
 80071b8:	2800      	cmp	r0, #0
 80071ba:	d0e9      	beq.n	8007190 <__svfscanf_r+0x70>
 80071bc:	e7d7      	b.n	800716e <__svfscanf_r+0x4e>
 80071be:	2b25      	cmp	r3, #37	; 0x25
 80071c0:	d165      	bne.n	800728e <__svfscanf_r+0x16e>
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
 80071c8:	46c1      	mov	r9, r8
 80071ca:	220a      	movs	r2, #10
 80071cc:	6979      	ldr	r1, [r7, #20]
 80071ce:	781d      	ldrb	r5, [r3, #0]
 80071d0:	3101      	adds	r1, #1
 80071d2:	6179      	str	r1, [r7, #20]
 80071d4:	f1a5 0125 	sub.w	r1, r5, #37	; 0x25
 80071d8:	2955      	cmp	r1, #85	; 0x55
 80071da:	f200 80a6 	bhi.w	800732a <__svfscanf_r+0x20a>
 80071de:	e8df f011 	tbh	[pc, r1, lsl #1]
 80071e2:	0056      	.short	0x0056
 80071e4:	00a400a4 	.word	0x00a400a4
 80071e8:	00a400a4 	.word	0x00a400a4
 80071ec:	00a4007d 	.word	0x00a4007d
 80071f0:	00a400a4 	.word	0x00a400a4
 80071f4:	00a400a4 	.word	0x00a400a4
 80071f8:	00d100d1 	.word	0x00d100d1
 80071fc:	00d100d1 	.word	0x00d100d1
 8007200:	00d100d1 	.word	0x00d100d1
 8007204:	00d100d1 	.word	0x00d100d1
 8007208:	00d100d1 	.word	0x00d100d1
 800720c:	00a400a4 	.word	0x00a400a4
 8007210:	00a400a4 	.word	0x00a400a4
 8007214:	00a400a4 	.word	0x00a400a4
 8007218:	00f700a4 	.word	0x00f700a4
 800721c:	011b00a4 	.word	0x011b00a4
 8007220:	00f700db 	.word	0x00f700db
 8007224:	00f700f7 	.word	0x00f700f7
 8007228:	00a400a4 	.word	0x00a400a4
 800722c:	00a400a4 	.word	0x00a400a4
 8007230:	00a400a1 	.word	0x00a400a1
 8007234:	00df00a4 	.word	0x00df00a4
 8007238:	00a400a4 	.word	0x00a400a4
 800723c:	010d00a4 	.word	0x010d00a4
 8007240:	00a400a4 	.word	0x00a400a4
 8007244:	00a400a4 	.word	0x00a400a4
 8007248:	00a400eb 	.word	0x00a400eb
 800724c:	011100a4 	.word	0x011100a4
 8007250:	00a400a4 	.word	0x00a400a4
 8007254:	00a400a4 	.word	0x00a400a4
 8007258:	00f700a4 	.word	0x00f700a4
 800725c:	011d00a4 	.word	0x011d00a4
 8007260:	00f700dd 	.word	0x00f700dd
 8007264:	00f700f7 	.word	0x00f700f7
 8007268:	01450094 	.word	0x01450094
 800726c:	00a400a1 	.word	0x00a400a1
 8007270:	00c40086 	.word	0x00c40086
 8007274:	00e10124 	.word	0x00e10124
 8007278:	00a40121 	.word	0x00a40121
 800727c:	010f00a4 	.word	0x010f00a4
 8007280:	00e700c0 	.word	0x00e700c0
 8007284:	00a400a4 	.word	0x00a400a4
 8007288:	00a400eb 	.word	0x00a400eb
 800728c:	00c0      	.short	0x00c0
 800728e:	6863      	ldr	r3, [r4, #4]
 8007290:	2b00      	cmp	r3, #0
 8007292:	dd0f      	ble.n	80072b4 <__svfscanf_r+0x194>
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	7819      	ldrb	r1, [r3, #0]
 800729a:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 800729e:	4291      	cmp	r1, r2
 80072a0:	d143      	bne.n	800732a <__svfscanf_r+0x20a>
 80072a2:	6862      	ldr	r2, [r4, #4]
 80072a4:	3301      	adds	r3, #1
 80072a6:	6023      	str	r3, [r4, #0]
 80072a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072aa:	3a01      	subs	r2, #1
 80072ac:	6062      	str	r2, [r4, #4]
 80072ae:	3301      	adds	r3, #1
 80072b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072b2:	e75c      	b.n	800716e <__svfscanf_r+0x4e>
 80072b4:	ee18 0a10 	vmov	r0, s16
 80072b8:	4621      	mov	r1, r4
 80072ba:	f003 fce7 	bl	800ac8c <__srefill_r>
 80072be:	2800      	cmp	r0, #0
 80072c0:	d0e8      	beq.n	8007294 <__svfscanf_r+0x174>
 80072c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f000 810e 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 80072ca:	89a3      	ldrh	r3, [r4, #12]
 80072cc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80072d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d2:	bf18      	it	ne
 80072d4:	f04f 33ff 	movne.w	r3, #4294967295
 80072d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80072da:	e026      	b.n	800732a <__svfscanf_r+0x20a>
 80072dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072de:	ea53 0309 	orrs.w	r3, r3, r9
 80072e2:	633b      	str	r3, [r7, #48]	; 0x30
 80072e4:	d121      	bne.n	800732a <__svfscanf_r+0x20a>
 80072e6:	f04f 0910 	mov.w	r9, #16
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	e76e      	b.n	80071cc <__svfscanf_r+0xac>
 80072ee:	f019 0f0f 	tst.w	r9, #15
 80072f2:	d11a      	bne.n	800732a <__svfscanf_r+0x20a>
 80072f4:	7859      	ldrb	r1, [r3, #1]
 80072f6:	296c      	cmp	r1, #108	; 0x6c
 80072f8:	d104      	bne.n	8007304 <__svfscanf_r+0x1e4>
 80072fa:	3302      	adds	r3, #2
 80072fc:	617b      	str	r3, [r7, #20]
 80072fe:	f049 0902 	orr.w	r9, r9, #2
 8007302:	e7f2      	b.n	80072ea <__svfscanf_r+0x1ca>
 8007304:	f049 0901 	orr.w	r9, r9, #1
 8007308:	e7ef      	b.n	80072ea <__svfscanf_r+0x1ca>
 800730a:	f019 0f0f 	tst.w	r9, #15
 800730e:	d10c      	bne.n	800732a <__svfscanf_r+0x20a>
 8007310:	7859      	ldrb	r1, [r3, #1]
 8007312:	2968      	cmp	r1, #104	; 0x68
 8007314:	bf03      	ittte	eq
 8007316:	3302      	addeq	r3, #2
 8007318:	617b      	streq	r3, [r7, #20]
 800731a:	f049 0908 	orreq.w	r9, r9, #8
 800731e:	f049 0904 	orrne.w	r9, r9, #4
 8007322:	e7e2      	b.n	80072ea <__svfscanf_r+0x1ca>
 8007324:	f019 0f0f 	tst.w	r9, #15
 8007328:	d0e9      	beq.n	80072fe <__svfscanf_r+0x1de>
 800732a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800732c:	07da      	lsls	r2, r3, #31
 800732e:	d405      	bmi.n	800733c <__svfscanf_r+0x21c>
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	059b      	lsls	r3, r3, #22
 8007334:	d402      	bmi.n	800733c <__svfscanf_r+0x21c>
 8007336:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007338:	f002 fb69 	bl	8009a0e <__retarget_lock_release_recursive>
 800733c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800733e:	b143      	cbz	r3, 8007352 <__svfscanf_r+0x232>
 8007340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007342:	3301      	adds	r3, #1
 8007344:	f001 8092 	beq.w	800846c <__svfscanf_r+0x134c>
 8007348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800734a:	6818      	ldr	r0, [r3, #0]
 800734c:	2800      	cmp	r0, #0
 800734e:	f041 8090 	bne.w	8008472 <__svfscanf_r+0x1352>
 8007352:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007354:	f507 772d 	add.w	r7, r7, #692	; 0x2b4
 8007358:	46bd      	mov	sp, r7
 800735a:	ecbd 8b02 	vpop	{d8}
 800735e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007362:	f019 0f0f 	tst.w	r9, #15
 8007366:	d0c0      	beq.n	80072ea <__svfscanf_r+0x1ca>
 8007368:	e7df      	b.n	800732a <__svfscanf_r+0x20a>
 800736a:	f019 038f 	ands.w	r3, r9, #143	; 0x8f
 800736e:	d1dc      	bne.n	800732a <__svfscanf_r+0x20a>
 8007370:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007372:	b921      	cbnz	r1, 800737e <__svfscanf_r+0x25e>
 8007374:	b082      	sub	sp, #8
 8007376:	a902      	add	r1, sp, #8
 8007378:	e9c1 3300 	strd	r3, r3, [r1]
 800737c:	6379      	str	r1, [r7, #52]	; 0x34
 800737e:	f049 0980 	orr.w	r9, r9, #128	; 0x80
 8007382:	e7b2      	b.n	80072ea <__svfscanf_r+0x1ca>
 8007384:	f019 0f8f 	tst.w	r9, #143	; 0x8f
 8007388:	d1cf      	bne.n	800732a <__svfscanf_r+0x20a>
 800738a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800738c:	fb02 5503 	mla	r5, r2, r3, r5
 8007390:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007394:	633b      	str	r3, [r7, #48]	; 0x30
 8007396:	e7a8      	b.n	80072ea <__svfscanf_r+0x1ca>
 8007398:	f049 0901 	orr.w	r9, r9, #1
 800739c:	4b0a      	ldr	r3, [pc, #40]	; (80073c8 <__svfscanf_r+0x2a8>)
 800739e:	e008      	b.n	80073b2 <__svfscanf_r+0x292>
 80073a0:	f049 0901 	orr.w	r9, r9, #1
 80073a4:	4b09      	ldr	r3, [pc, #36]	; (80073cc <__svfscanf_r+0x2ac>)
 80073a6:	61bb      	str	r3, [r7, #24]
 80073a8:	2308      	movs	r3, #8
 80073aa:	61fb      	str	r3, [r7, #28]
 80073ac:	2503      	movs	r5, #3
 80073ae:	e010      	b.n	80073d2 <__svfscanf_r+0x2b2>
 80073b0:	4b06      	ldr	r3, [pc, #24]	; (80073cc <__svfscanf_r+0x2ac>)
 80073b2:	61bb      	str	r3, [r7, #24]
 80073b4:	230a      	movs	r3, #10
 80073b6:	e7f8      	b.n	80073aa <__svfscanf_r+0x28a>
 80073b8:	f449 7900 	orr.w	r9, r9, #512	; 0x200
 80073bc:	4b03      	ldr	r3, [pc, #12]	; (80073cc <__svfscanf_r+0x2ac>)
 80073be:	61bb      	str	r3, [r7, #24]
 80073c0:	2310      	movs	r3, #16
 80073c2:	e7f2      	b.n	80073aa <__svfscanf_r+0x28a>
 80073c4:	0801001d 	.word	0x0801001d
 80073c8:	08005bb9 	.word	0x08005bb9
 80073cc:	0800bd4d 	.word	0x0800bd4d
 80073d0:	2504      	movs	r5, #4
 80073d2:	6863      	ldr	r3, [r4, #4]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	dd4d      	ble.n	8007474 <__svfscanf_r+0x354>
 80073d8:	f019 0f40 	tst.w	r9, #64	; 0x40
 80073dc:	d105      	bne.n	80073ea <__svfscanf_r+0x2ca>
 80073de:	6823      	ldr	r3, [r4, #0]
 80073e0:	49a3      	ldr	r1, [pc, #652]	; (8007670 <__svfscanf_r+0x550>)
 80073e2:	781a      	ldrb	r2, [r3, #0]
 80073e4:	5c52      	ldrb	r2, [r2, r1]
 80073e6:	0711      	lsls	r1, r2, #28
 80073e8:	d44c      	bmi.n	8007484 <__svfscanf_r+0x364>
 80073ea:	3d01      	subs	r5, #1
 80073ec:	2d03      	cmp	r5, #3
 80073ee:	d85c      	bhi.n	80074aa <__svfscanf_r+0x38a>
 80073f0:	e8df f015 	tbh	[pc, r5, lsl #1]
 80073f4:	037801ba 	.word	0x037801ba
 80073f8:	06170524 	.word	0x06170524
 80073fc:	f049 0901 	orr.w	r9, r9, #1
 8007400:	2502      	movs	r5, #2
 8007402:	e7e6      	b.n	80073d2 <__svfscanf_r+0x2b2>
 8007404:	6979      	ldr	r1, [r7, #20]
 8007406:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800740a:	f003 fd09 	bl	800ae20 <__sccl>
 800740e:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 8007412:	6178      	str	r0, [r7, #20]
 8007414:	2501      	movs	r5, #1
 8007416:	e7dc      	b.n	80073d2 <__svfscanf_r+0x2b2>
 8007418:	f049 0901 	orr.w	r9, r9, #1
 800741c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 8007420:	2500      	movs	r5, #0
 8007422:	e7d6      	b.n	80073d2 <__svfscanf_r+0x2b2>
 8007424:	f449 7908 	orr.w	r9, r9, #544	; 0x220
 8007428:	e7c8      	b.n	80073bc <__svfscanf_r+0x29c>
 800742a:	f019 0f10 	tst.w	r9, #16
 800742e:	f47f ae9e 	bne.w	800716e <__svfscanf_r+0x4e>
 8007432:	f019 0f08 	tst.w	r9, #8
 8007436:	f856 3b04 	ldr.w	r3, [r6], #4
 800743a:	d002      	beq.n	8007442 <__svfscanf_r+0x322>
 800743c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800743e:	701a      	strb	r2, [r3, #0]
 8007440:	e695      	b.n	800716e <__svfscanf_r+0x4e>
 8007442:	f019 0f04 	tst.w	r9, #4
 8007446:	d002      	beq.n	800744e <__svfscanf_r+0x32e>
 8007448:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800744a:	801a      	strh	r2, [r3, #0]
 800744c:	e68f      	b.n	800716e <__svfscanf_r+0x4e>
 800744e:	f019 0f01 	tst.w	r9, #1
 8007452:	d002      	beq.n	800745a <__svfscanf_r+0x33a>
 8007454:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007456:	601a      	str	r2, [r3, #0]
 8007458:	e689      	b.n	800716e <__svfscanf_r+0x4e>
 800745a:	f019 0f02 	tst.w	r9, #2
 800745e:	d0f9      	beq.n	8007454 <__svfscanf_r+0x334>
 8007460:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007462:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007464:	17d2      	asrs	r2, r2, #31
 8007466:	e9c3 1200 	strd	r1, r2, [r3]
 800746a:	e680      	b.n	800716e <__svfscanf_r+0x4e>
 800746c:	4b81      	ldr	r3, [pc, #516]	; (8007674 <__svfscanf_r+0x554>)
 800746e:	61bb      	str	r3, [r7, #24]
 8007470:	2300      	movs	r3, #0
 8007472:	e79a      	b.n	80073aa <__svfscanf_r+0x28a>
 8007474:	ee18 0a10 	vmov	r0, s16
 8007478:	4621      	mov	r1, r4
 800747a:	f003 fc07 	bl	800ac8c <__srefill_r>
 800747e:	2800      	cmp	r0, #0
 8007480:	d0aa      	beq.n	80073d8 <__svfscanf_r+0x2b8>
 8007482:	e71e      	b.n	80072c2 <__svfscanf_r+0x1a2>
 8007484:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007486:	3201      	adds	r2, #1
 8007488:	62fa      	str	r2, [r7, #44]	; 0x2c
 800748a:	6862      	ldr	r2, [r4, #4]
 800748c:	3a01      	subs	r2, #1
 800748e:	2a00      	cmp	r2, #0
 8007490:	6062      	str	r2, [r4, #4]
 8007492:	dd02      	ble.n	800749a <__svfscanf_r+0x37a>
 8007494:	3301      	adds	r3, #1
 8007496:	6023      	str	r3, [r4, #0]
 8007498:	e7a1      	b.n	80073de <__svfscanf_r+0x2be>
 800749a:	ee18 0a10 	vmov	r0, s16
 800749e:	4621      	mov	r1, r4
 80074a0:	f003 fbf4 	bl	800ac8c <__srefill_r>
 80074a4:	2800      	cmp	r0, #0
 80074a6:	d09a      	beq.n	80073de <__svfscanf_r+0x2be>
 80074a8:	e70b      	b.n	80072c2 <__svfscanf_r+0x1a2>
 80074aa:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 80074ac:	2d01      	cmp	r5, #1
 80074ae:	bf38      	it	cc
 80074b0:	2501      	movcc	r5, #1
 80074b2:	f019 0801 	ands.w	r8, r9, #1
 80074b6:	f009 0b10 	and.w	fp, r9, #16
 80074ba:	f000 80dd 	beq.w	8007678 <__svfscanf_r+0x558>
 80074be:	f1bb 0f00 	cmp.w	fp, #0
 80074c2:	f040 809a 	bne.w	80075fa <__svfscanf_r+0x4da>
 80074c6:	4633      	mov	r3, r6
 80074c8:	f019 0f80 	tst.w	r9, #128	; 0x80
 80074cc:	f853 6b04 	ldr.w	r6, [r3], #4
 80074d0:	633b      	str	r3, [r7, #48]	; 0x30
 80074d2:	f000 8099 	beq.w	8007608 <__svfscanf_r+0x4e8>
 80074d6:	2e00      	cmp	r6, #0
 80074d8:	f43f af27 	beq.w	800732a <__svfscanf_r+0x20a>
 80074dc:	2080      	movs	r0, #128	; 0x80
 80074de:	f002 fb03 	bl	8009ae8 <malloc>
 80074e2:	4680      	mov	r8, r0
 80074e4:	b910      	cbnz	r0, 80074ec <__svfscanf_r+0x3cc>
 80074e6:	f04f 33ff 	mov.w	r3, #4294967295
 80074ea:	e6f5      	b.n	80072d8 <__svfscanf_r+0x1b8>
 80074ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ee:	6030      	str	r0, [r6, #0]
 80074f0:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 80074f4:	889b      	ldrh	r3, [r3, #4]
 80074f6:	4599      	cmp	r9, r3
 80074f8:	d312      	bcc.n	8007520 <__svfscanf_r+0x400>
 80074fa:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 80074fe:	4293      	cmp	r3, r2
 8007500:	d8f1      	bhi.n	80074e6 <__svfscanf_r+0x3c6>
 8007502:	3308      	adds	r3, #8
 8007504:	fa1f fa83 	uxth.w	sl, r3
 8007508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800750a:	ea4f 018a 	mov.w	r1, sl, lsl #2
 800750e:	6818      	ldr	r0, [r3, #0]
 8007510:	f003 fa06 	bl	800a920 <realloc>
 8007514:	2800      	cmp	r0, #0
 8007516:	d0e6      	beq.n	80074e6 <__svfscanf_r+0x3c6>
 8007518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800751a:	6018      	str	r0, [r3, #0]
 800751c:	f8a3 a004 	strh.w	sl, [r3, #4]
 8007520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007522:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f109 0201 	add.w	r2, r9, #1
 800752a:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 800752e:	46b2      	mov	sl, r6
 8007530:	80ca      	strh	r2, [r1, #6]
 8007532:	4646      	mov	r6, r8
 8007534:	f04f 0920 	mov.w	r9, #32
 8007538:	2200      	movs	r2, #0
 800753a:	627a      	str	r2, [r7, #36]	; 0x24
 800753c:	f002 fa5a 	bl	80099f4 <__locale_mb_cur_max>
 8007540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007542:	4290      	cmp	r0, r2
 8007544:	f43f aebd 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 8007548:	6821      	ldr	r1, [r4, #0]
 800754a:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 800754e:	f811 0b01 	ldrb.w	r0, [r1], #1
 8007552:	f80c 0002 	strb.w	r0, [ip, r2]
 8007556:	1c53      	adds	r3, r2, #1
 8007558:	6862      	ldr	r2, [r4, #4]
 800755a:	3a01      	subs	r2, #1
 800755c:	e9c4 1200 	strd	r1, r2, [r4]
 8007560:	6a3a      	ldr	r2, [r7, #32]
 8007562:	2a03      	cmp	r2, #3
 8007564:	d102      	bne.n	800756c <__svfscanf_r+0x44c>
 8007566:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007568:	2a04      	cmp	r2, #4
 800756a:	d007      	beq.n	800757c <__svfscanf_r+0x45c>
 800756c:	2208      	movs	r2, #8
 800756e:	2100      	movs	r1, #0
 8007570:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8007574:	627b      	str	r3, [r7, #36]	; 0x24
 8007576:	f7fe f96d 	bl	8005854 <memset>
 800757a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757c:	627b      	str	r3, [r7, #36]	; 0x24
 800757e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007582:	9200      	str	r2, [sp, #0]
 8007584:	ee18 0a10 	vmov	r0, s16
 8007588:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800758c:	4631      	mov	r1, r6
 800758e:	f002 fcf7 	bl	8009f80 <_mbrtowc_r>
 8007592:	1c42      	adds	r2, r0, #1
 8007594:	6238      	str	r0, [r7, #32]
 8007596:	f43f ae94 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 800759a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759c:	2800      	cmp	r0, #0
 800759e:	d137      	bne.n	8007610 <__svfscanf_r+0x4f0>
 80075a0:	f1bb 0f00 	cmp.w	fp, #0
 80075a4:	d101      	bne.n	80075aa <__svfscanf_r+0x48a>
 80075a6:	f8c6 b000 	str.w	fp, [r6]
 80075aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075ac:	441a      	add	r2, r3
 80075ae:	6a3b      	ldr	r3, [r7, #32]
 80075b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80075b2:	2b03      	cmp	r3, #3
 80075b4:	d102      	bne.n	80075bc <__svfscanf_r+0x49c>
 80075b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075b8:	2b04      	cmp	r3, #4
 80075ba:	d000      	beq.n	80075be <__svfscanf_r+0x49e>
 80075bc:	3d01      	subs	r5, #1
 80075be:	f1bb 0f00 	cmp.w	fp, #0
 80075c2:	d118      	bne.n	80075f6 <__svfscanf_r+0x4d6>
 80075c4:	f1ba 0f00 	cmp.w	sl, #0
 80075c8:	d014      	beq.n	80075f4 <__svfscanf_r+0x4d4>
 80075ca:	eba6 0308 	sub.w	r3, r6, r8
 80075ce:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 80075d2:	d80f      	bhi.n	80075f4 <__svfscanf_r+0x4d4>
 80075d4:	4640      	mov	r0, r8
 80075d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075da:	627b      	str	r3, [r7, #36]	; 0x24
 80075dc:	f003 f9a0 	bl	800a920 <realloc>
 80075e0:	4680      	mov	r8, r0
 80075e2:	2800      	cmp	r0, #0
 80075e4:	f43f af7f 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 80075e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ea:	f8ca 0000 	str.w	r0, [sl]
 80075ee:	18c6      	adds	r6, r0, r3
 80075f0:	ea4f 0949 	mov.w	r9, r9, lsl #1
 80075f4:	3604      	adds	r6, #4
 80075f6:	2200      	movs	r2, #0
 80075f8:	e00e      	b.n	8007618 <__svfscanf_r+0x4f8>
 80075fa:	f04f 0900 	mov.w	r9, #0
 80075fe:	633e      	str	r6, [r7, #48]	; 0x30
 8007600:	46c8      	mov	r8, r9
 8007602:	46ca      	mov	sl, r9
 8007604:	464e      	mov	r6, r9
 8007606:	e797      	b.n	8007538 <__svfscanf_r+0x418>
 8007608:	46d9      	mov	r9, fp
 800760a:	46d8      	mov	r8, fp
 800760c:	46da      	mov	sl, fp
 800760e:	e793      	b.n	8007538 <__svfscanf_r+0x418>
 8007610:	6a3a      	ldr	r2, [r7, #32]
 8007612:	3202      	adds	r2, #2
 8007614:	d1c9      	bne.n	80075aa <__svfscanf_r+0x48a>
 8007616:	461a      	mov	r2, r3
 8007618:	6863      	ldr	r3, [r4, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	dc15      	bgt.n	800764a <__svfscanf_r+0x52a>
 800761e:	ee18 0a10 	vmov	r0, s16
 8007622:	4621      	mov	r1, r4
 8007624:	627a      	str	r2, [r7, #36]	; 0x24
 8007626:	f003 fb31 	bl	800ac8c <__srefill_r>
 800762a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800762c:	b168      	cbz	r0, 800764a <__svfscanf_r+0x52a>
 800762e:	2a00      	cmp	r2, #0
 8007630:	f47f ae47 	bne.w	80072c2 <__svfscanf_r+0x1a2>
 8007634:	f1ba 0f00 	cmp.w	sl, #0
 8007638:	d10b      	bne.n	8007652 <__svfscanf_r+0x532>
 800763a:	f1bb 0f00 	cmp.w	fp, #0
 800763e:	d102      	bne.n	8007646 <__svfscanf_r+0x526>
 8007640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007642:	3301      	adds	r3, #1
 8007644:	62bb      	str	r3, [r7, #40]	; 0x28
 8007646:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8007648:	e591      	b.n	800716e <__svfscanf_r+0x4e>
 800764a:	2d00      	cmp	r5, #0
 800764c:	f47f af75 	bne.w	800753a <__svfscanf_r+0x41a>
 8007650:	e7f0      	b.n	8007634 <__svfscanf_r+0x514>
 8007652:	eba6 0108 	sub.w	r1, r6, r8
 8007656:	ebb9 0fa1 	cmp.w	r9, r1, asr #2
 800765a:	d9ee      	bls.n	800763a <__svfscanf_r+0x51a>
 800765c:	f8da 0000 	ldr.w	r0, [sl]
 8007660:	f003 f95e 	bl	800a920 <realloc>
 8007664:	2800      	cmp	r0, #0
 8007666:	d0e8      	beq.n	800763a <__svfscanf_r+0x51a>
 8007668:	f8ca 0000 	str.w	r0, [sl]
 800766c:	e7e5      	b.n	800763a <__svfscanf_r+0x51a>
 800766e:	bf00      	nop
 8007670:	0801001d 	.word	0x0801001d
 8007674:	08005bb9 	.word	0x08005bb9
 8007678:	f1bb 0f00 	cmp.w	fp, #0
 800767c:	d01b      	beq.n	80076b6 <__svfscanf_r+0x596>
 800767e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007682:	429d      	cmp	r5, r3
 8007684:	dd11      	ble.n	80076aa <__svfscanf_r+0x58a>
 8007686:	4498      	add	r8, r3
 8007688:	1aed      	subs	r5, r5, r3
 800768a:	4413      	add	r3, r2
 800768c:	ee18 0a10 	vmov	r0, s16
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	4621      	mov	r1, r4
 8007694:	f003 fafa 	bl	800ac8c <__srefill_r>
 8007698:	2800      	cmp	r0, #0
 800769a:	d0f0      	beq.n	800767e <__svfscanf_r+0x55e>
 800769c:	f1b8 0f00 	cmp.w	r8, #0
 80076a0:	f43f ae0f 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 80076a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a6:	4443      	add	r3, r8
 80076a8:	e602      	b.n	80072b0 <__svfscanf_r+0x190>
 80076aa:	1b5b      	subs	r3, r3, r5
 80076ac:	442a      	add	r2, r5
 80076ae:	44a8      	add	r8, r5
 80076b0:	6063      	str	r3, [r4, #4]
 80076b2:	6022      	str	r2, [r4, #0]
 80076b4:	e7f6      	b.n	80076a4 <__svfscanf_r+0x584>
 80076b6:	46b0      	mov	r8, r6
 80076b8:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 80076bc:	f858 6b04 	ldr.w	r6, [r8], #4
 80076c0:	d031      	beq.n	8007726 <__svfscanf_r+0x606>
 80076c2:	2e00      	cmp	r6, #0
 80076c4:	f43f ae31 	beq.w	800732a <__svfscanf_r+0x20a>
 80076c8:	4628      	mov	r0, r5
 80076ca:	f002 fa0d 	bl	8009ae8 <malloc>
 80076ce:	4682      	mov	sl, r0
 80076d0:	2800      	cmp	r0, #0
 80076d2:	f43f af08 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 80076d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076d8:	6030      	str	r0, [r6, #0]
 80076da:	f8b3 b006 	ldrh.w	fp, [r3, #6]
 80076de:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 80076e2:	45cb      	cmp	fp, r9
 80076e4:	d315      	bcc.n	8007712 <__svfscanf_r+0x5f2>
 80076e6:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 80076ea:	4599      	cmp	r9, r3
 80076ec:	f63f aefb 	bhi.w	80074e6 <__svfscanf_r+0x3c6>
 80076f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076f2:	f109 0908 	add.w	r9, r9, #8
 80076f6:	fa1f f989 	uxth.w	r9, r9
 80076fa:	6818      	ldr	r0, [r3, #0]
 80076fc:	ea4f 0189 	mov.w	r1, r9, lsl #2
 8007700:	f003 f90e 	bl	800a920 <realloc>
 8007704:	2800      	cmp	r0, #0
 8007706:	f43f aeee 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 800770a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800770c:	6018      	str	r0, [r3, #0]
 800770e:	f8a3 9004 	strh.w	r9, [r3, #4]
 8007712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007714:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f10b 0201 	add.w	r2, fp, #1
 800771c:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8007720:	46b1      	mov	r9, r6
 8007722:	80ca      	strh	r2, [r1, #6]
 8007724:	4656      	mov	r6, sl
 8007726:	4631      	mov	r1, r6
 8007728:	ee18 0a10 	vmov	r0, s16
 800772c:	9400      	str	r4, [sp, #0]
 800772e:	462b      	mov	r3, r5
 8007730:	2201      	movs	r2, #1
 8007732:	f001 fe4f 	bl	80093d4 <_fread_r>
 8007736:	4606      	mov	r6, r0
 8007738:	2800      	cmp	r0, #0
 800773a:	f43f adc2 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 800773e:	f1b9 0f00 	cmp.w	r9, #0
 8007742:	d009      	beq.n	8007758 <__svfscanf_r+0x638>
 8007744:	4285      	cmp	r5, r0
 8007746:	d907      	bls.n	8007758 <__svfscanf_r+0x638>
 8007748:	4601      	mov	r1, r0
 800774a:	f8d9 0000 	ldr.w	r0, [r9]
 800774e:	f003 f8e7 	bl	800a920 <realloc>
 8007752:	b108      	cbz	r0, 8007758 <__svfscanf_r+0x638>
 8007754:	f8c9 0000 	str.w	r0, [r9]
 8007758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800775a:	4433      	add	r3, r6
 800775c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800775e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007760:	3301      	adds	r3, #1
 8007762:	62bb      	str	r3, [r7, #40]	; 0x28
 8007764:	4646      	mov	r6, r8
 8007766:	e502      	b.n	800716e <__svfscanf_r+0x4e>
 8007768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800776a:	2b00      	cmp	r3, #0
 800776c:	bf08      	it	eq
 800776e:	f04f 33ff 	moveq.w	r3, #4294967295
 8007772:	f019 0501 	ands.w	r5, r9, #1
 8007776:	633b      	str	r3, [r7, #48]	; 0x30
 8007778:	f009 0b10 	and.w	fp, r9, #16
 800777c:	f000 8107 	beq.w	800798e <__svfscanf_r+0x86e>
 8007780:	f1bb 0f00 	cmp.w	fp, #0
 8007784:	f040 80a7 	bne.w	80078d6 <__svfscanf_r+0x7b6>
 8007788:	4633      	mov	r3, r6
 800778a:	f019 0f80 	tst.w	r9, #128	; 0x80
 800778e:	f853 5b04 	ldr.w	r5, [r3], #4
 8007792:	613b      	str	r3, [r7, #16]
 8007794:	f000 80a8 	beq.w	80078e8 <__svfscanf_r+0x7c8>
 8007798:	2d00      	cmp	r5, #0
 800779a:	f43f adc6 	beq.w	800732a <__svfscanf_r+0x20a>
 800779e:	2080      	movs	r0, #128	; 0x80
 80077a0:	f002 f9a2 	bl	8009ae8 <malloc>
 80077a4:	4680      	mov	r8, r0
 80077a6:	2800      	cmp	r0, #0
 80077a8:	f43f ae9d 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 80077ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ae:	6028      	str	r0, [r5, #0]
 80077b0:	88de      	ldrh	r6, [r3, #6]
 80077b2:	889b      	ldrh	r3, [r3, #4]
 80077b4:	429e      	cmp	r6, r3
 80077b6:	d314      	bcc.n	80077e2 <__svfscanf_r+0x6c2>
 80077b8:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 80077bc:	4293      	cmp	r3, r2
 80077be:	f63f ae92 	bhi.w	80074e6 <__svfscanf_r+0x3c6>
 80077c2:	3308      	adds	r3, #8
 80077c4:	fa1f f983 	uxth.w	r9, r3
 80077c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ca:	ea4f 0189 	mov.w	r1, r9, lsl #2
 80077ce:	6818      	ldr	r0, [r3, #0]
 80077d0:	f003 f8a6 	bl	800a920 <realloc>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	f43f ae86 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 80077da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077dc:	6018      	str	r0, [r3, #0]
 80077de:	f8a3 9004 	strh.w	r9, [r3, #4]
 80077e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	627d      	str	r5, [r7, #36]	; 0x24
 80077ea:	1c72      	adds	r2, r6, #1
 80077ec:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
 80077f0:	80ca      	strh	r2, [r1, #6]
 80077f2:	4645      	mov	r5, r8
 80077f4:	f04f 0a20 	mov.w	sl, #32
 80077f8:	2600      	movs	r6, #0
 80077fa:	f002 f8fb 	bl	80099f4 <__locale_mb_cur_max>
 80077fe:	42b0      	cmp	r0, r6
 8007800:	f43f ad5f 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800780a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800780e:	558a      	strb	r2, [r1, r6]
 8007810:	6862      	ldr	r2, [r4, #4]
 8007812:	3a01      	subs	r2, #1
 8007814:	e9c4 3200 	strd	r3, r2, [r4]
 8007818:	6a3b      	ldr	r3, [r7, #32]
 800781a:	2b03      	cmp	r3, #3
 800781c:	f106 0901 	add.w	r9, r6, #1
 8007820:	d102      	bne.n	8007828 <__svfscanf_r+0x708>
 8007822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007824:	2b04      	cmp	r3, #4
 8007826:	d005      	beq.n	8007834 <__svfscanf_r+0x714>
 8007828:	2208      	movs	r2, #8
 800782a:	2100      	movs	r1, #0
 800782c:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8007830:	f7fe f810 	bl	8005854 <memset>
 8007834:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007838:	9300      	str	r3, [sp, #0]
 800783a:	ee18 0a10 	vmov	r0, s16
 800783e:	464b      	mov	r3, r9
 8007840:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8007844:	4629      	mov	r1, r5
 8007846:	f002 fb9b 	bl	8009f80 <_mbrtowc_r>
 800784a:	4603      	mov	r3, r0
 800784c:	6238      	str	r0, [r7, #32]
 800784e:	1c58      	adds	r0, r3, #1
 8007850:	f43f ad37 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 8007854:	2b00      	cmp	r3, #0
 8007856:	d14c      	bne.n	80078f2 <__svfscanf_r+0x7d2>
 8007858:	602b      	str	r3, [r5, #0]
 800785a:	682e      	ldr	r6, [r5, #0]
 800785c:	1c71      	adds	r1, r6, #1
 800785e:	d059      	beq.n	8007914 <__svfscanf_r+0x7f4>
 8007860:	2208      	movs	r2, #8
 8007862:	2100      	movs	r1, #0
 8007864:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8007868:	f7fd fff4 	bl	8005854 <memset>
 800786c:	4b9c      	ldr	r3, [pc, #624]	; (8007ae0 <__svfscanf_r+0x9c0>)
 800786e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007872:	60fb      	str	r3, [r7, #12]
 8007874:	4632      	mov	r2, r6
 8007876:	ee18 0a10 	vmov	r0, s16
 800787a:	68fe      	ldr	r6, [r7, #12]
 800787c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007880:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8007884:	47b0      	blx	r6
 8007886:	2801      	cmp	r0, #1
 8007888:	d146      	bne.n	8007918 <__svfscanf_r+0x7f8>
 800788a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800788e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007892:	5c9b      	ldrb	r3, [r3, r2]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d14b      	bne.n	8007930 <__svfscanf_r+0x810>
 8007898:	f507 76a8 	add.w	r6, r7, #336	; 0x150
 800789c:	f1b9 0f00 	cmp.w	r9, #0
 80078a0:	d13c      	bne.n	800791c <__svfscanf_r+0x7fc>
 80078a2:	f1bb 0f00 	cmp.w	fp, #0
 80078a6:	d114      	bne.n	80078d2 <__svfscanf_r+0x7b2>
 80078a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078aa:	f8c5 b000 	str.w	fp, [r5]
 80078ae:	b16b      	cbz	r3, 80078cc <__svfscanf_r+0x7ac>
 80078b0:	eba5 0108 	sub.w	r1, r5, r8
 80078b4:	108b      	asrs	r3, r1, #2
 80078b6:	3301      	adds	r3, #1
 80078b8:	459a      	cmp	sl, r3
 80078ba:	d907      	bls.n	80078cc <__svfscanf_r+0x7ac>
 80078bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078be:	3104      	adds	r1, #4
 80078c0:	6818      	ldr	r0, [r3, #0]
 80078c2:	f003 f82d 	bl	800a920 <realloc>
 80078c6:	b108      	cbz	r0, 80078cc <__svfscanf_r+0x7ac>
 80078c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ca:	6018      	str	r0, [r3, #0]
 80078cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ce:	3301      	adds	r3, #1
 80078d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80078d2:	693e      	ldr	r6, [r7, #16]
 80078d4:	e44b      	b.n	800716e <__svfscanf_r+0x4e>
 80078d6:	f04f 0a00 	mov.w	sl, #0
 80078da:	613e      	str	r6, [r7, #16]
 80078dc:	46d0      	mov	r8, sl
 80078de:	f8c7 a024 	str.w	sl, [r7, #36]	; 0x24
 80078e2:	f107 053c 	add.w	r5, r7, #60	; 0x3c
 80078e6:	e787      	b.n	80077f8 <__svfscanf_r+0x6d8>
 80078e8:	46da      	mov	sl, fp
 80078ea:	46d8      	mov	r8, fp
 80078ec:	f8c7 b024 	str.w	fp, [r7, #36]	; 0x24
 80078f0:	e782      	b.n	80077f8 <__svfscanf_r+0x6d8>
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	3302      	adds	r3, #2
 80078f6:	d1b0      	bne.n	800785a <__svfscanf_r+0x73a>
 80078f8:	6863      	ldr	r3, [r4, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	dc42      	bgt.n	8007984 <__svfscanf_r+0x864>
 80078fe:	ee18 0a10 	vmov	r0, s16
 8007902:	4621      	mov	r1, r4
 8007904:	f003 f9c2 	bl	800ac8c <__srefill_r>
 8007908:	2800      	cmp	r0, #0
 800790a:	d03b      	beq.n	8007984 <__svfscanf_r+0x864>
 800790c:	f1b9 0f00 	cmp.w	r9, #0
 8007910:	d0c7      	beq.n	80078a2 <__svfscanf_r+0x782>
 8007912:	e4d6      	b.n	80072c2 <__svfscanf_r+0x1a2>
 8007914:	4632      	mov	r2, r6
 8007916:	e7ba      	b.n	800788e <__svfscanf_r+0x76e>
 8007918:	2200      	movs	r2, #0
 800791a:	e7b8      	b.n	800788e <__svfscanf_r+0x76e>
 800791c:	f109 39ff 	add.w	r9, r9, #4294967295
 8007920:	ee18 0a10 	vmov	r0, s16
 8007924:	f816 1009 	ldrb.w	r1, [r6, r9]
 8007928:	4622      	mov	r2, r4
 800792a:	f005 fcc2 	bl	800d2b2 <_ungetc_r>
 800792e:	e7b5      	b.n	800789c <__svfscanf_r+0x77c>
 8007930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007932:	444b      	add	r3, r9
 8007934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	2b03      	cmp	r3, #3
 800793a:	d102      	bne.n	8007942 <__svfscanf_r+0x822>
 800793c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800793e:	2b04      	cmp	r3, #4
 8007940:	d002      	beq.n	8007948 <__svfscanf_r+0x828>
 8007942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007944:	3b01      	subs	r3, #1
 8007946:	633b      	str	r3, [r7, #48]	; 0x30
 8007948:	f1bb 0f00 	cmp.w	fp, #0
 800794c:	d117      	bne.n	800797e <__svfscanf_r+0x85e>
 800794e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007950:	3504      	adds	r5, #4
 8007952:	b1a3      	cbz	r3, 800797e <__svfscanf_r+0x85e>
 8007954:	eba5 0608 	sub.w	r6, r5, r8
 8007958:	ebba 0fa6 	cmp.w	sl, r6, asr #2
 800795c:	d80d      	bhi.n	800797a <__svfscanf_r+0x85a>
 800795e:	4640      	mov	r0, r8
 8007960:	ea4f 01ca 	mov.w	r1, sl, lsl #3
 8007964:	f002 ffdc 	bl	800a920 <realloc>
 8007968:	4680      	mov	r8, r0
 800796a:	2800      	cmp	r0, #0
 800796c:	f43f adbb 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007972:	1985      	adds	r5, r0, r6
 8007974:	6018      	str	r0, [r3, #0]
 8007976:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 800797a:	46d9      	mov	r9, fp
 800797c:	e7bc      	b.n	80078f8 <__svfscanf_r+0x7d8>
 800797e:	f04f 0900 	mov.w	r9, #0
 8007982:	e7b9      	b.n	80078f8 <__svfscanf_r+0x7d8>
 8007984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007986:	2b00      	cmp	r3, #0
 8007988:	d08b      	beq.n	80078a2 <__svfscanf_r+0x782>
 800798a:	464e      	mov	r6, r9
 800798c:	e735      	b.n	80077fa <__svfscanf_r+0x6da>
 800798e:	f1bb 0f00 	cmp.w	fp, #0
 8007992:	d01d      	beq.n	80079d0 <__svfscanf_r+0x8b0>
 8007994:	f107 0850 	add.w	r8, r7, #80	; 0x50
 8007998:	6823      	ldr	r3, [r4, #0]
 800799a:	781a      	ldrb	r2, [r3, #0]
 800799c:	f818 2002 	ldrb.w	r2, [r8, r2]
 80079a0:	b90a      	cbnz	r2, 80079a6 <__svfscanf_r+0x886>
 80079a2:	b995      	cbnz	r5, 80079ca <__svfscanf_r+0x8aa>
 80079a4:	e4c1      	b.n	800732a <__svfscanf_r+0x20a>
 80079a6:	3301      	adds	r3, #1
 80079a8:	6862      	ldr	r2, [r4, #4]
 80079aa:	6023      	str	r3, [r4, #0]
 80079ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ae:	3501      	adds	r5, #1
 80079b0:	3a01      	subs	r2, #1
 80079b2:	429d      	cmp	r5, r3
 80079b4:	6062      	str	r2, [r4, #4]
 80079b6:	d008      	beq.n	80079ca <__svfscanf_r+0x8aa>
 80079b8:	2a00      	cmp	r2, #0
 80079ba:	dced      	bgt.n	8007998 <__svfscanf_r+0x878>
 80079bc:	ee18 0a10 	vmov	r0, s16
 80079c0:	4621      	mov	r1, r4
 80079c2:	f003 f963 	bl	800ac8c <__srefill_r>
 80079c6:	2800      	cmp	r0, #0
 80079c8:	d0e6      	beq.n	8007998 <__svfscanf_r+0x878>
 80079ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079cc:	442b      	add	r3, r5
 80079ce:	e46f      	b.n	80072b0 <__svfscanf_r+0x190>
 80079d0:	46b3      	mov	fp, r6
 80079d2:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 80079d6:	f85b 6b04 	ldr.w	r6, [fp], #4
 80079da:	d07f      	beq.n	8007adc <__svfscanf_r+0x9bc>
 80079dc:	2e00      	cmp	r6, #0
 80079de:	f43f aca4 	beq.w	800732a <__svfscanf_r+0x20a>
 80079e2:	2020      	movs	r0, #32
 80079e4:	f002 f880 	bl	8009ae8 <malloc>
 80079e8:	4680      	mov	r8, r0
 80079ea:	2800      	cmp	r0, #0
 80079ec:	f43f ad7b 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 80079f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f2:	6030      	str	r0, [r6, #0]
 80079f4:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 80079f8:	889d      	ldrh	r5, [r3, #4]
 80079fa:	45a9      	cmp	r9, r5
 80079fc:	d311      	bcc.n	8007a22 <__svfscanf_r+0x902>
 80079fe:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8007a02:	429d      	cmp	r5, r3
 8007a04:	f63f ad6f 	bhi.w	80074e6 <__svfscanf_r+0x3c6>
 8007a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0a:	3508      	adds	r5, #8
 8007a0c:	b2ad      	uxth	r5, r5
 8007a0e:	6818      	ldr	r0, [r3, #0]
 8007a10:	00a9      	lsls	r1, r5, #2
 8007a12:	f002 ff85 	bl	800a920 <realloc>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	f43f ad65 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a1e:	6018      	str	r0, [r3, #0]
 8007a20:	809d      	strh	r5, [r3, #4]
 8007a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a24:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f109 0201 	add.w	r2, r9, #1
 8007a2c:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8007a30:	46b2      	mov	sl, r6
 8007a32:	80ca      	strh	r2, [r1, #6]
 8007a34:	4646      	mov	r6, r8
 8007a36:	f04f 0920 	mov.w	r9, #32
 8007a3a:	4635      	mov	r5, r6
 8007a3c:	f107 0850 	add.w	r8, r7, #80	; 0x50
 8007a40:	6823      	ldr	r3, [r4, #0]
 8007a42:	781a      	ldrb	r2, [r3, #0]
 8007a44:	f818 2002 	ldrb.w	r2, [r8, r2]
 8007a48:	b36a      	cbz	r2, 8007aa6 <__svfscanf_r+0x986>
 8007a4a:	6862      	ldr	r2, [r4, #4]
 8007a4c:	3a01      	subs	r2, #1
 8007a4e:	6062      	str	r2, [r4, #4]
 8007a50:	1c5a      	adds	r2, r3, #1
 8007a52:	6022      	str	r2, [r4, #0]
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	f806 3b01 	strb.w	r3, [r6], #1
 8007a5a:	f1ba 0f00 	cmp.w	sl, #0
 8007a5e:	d011      	beq.n	8007a84 <__svfscanf_r+0x964>
 8007a60:	1b73      	subs	r3, r6, r5
 8007a62:	454b      	cmp	r3, r9
 8007a64:	d30e      	bcc.n	8007a84 <__svfscanf_r+0x964>
 8007a66:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	4649      	mov	r1, r9
 8007a6e:	627b      	str	r3, [r7, #36]	; 0x24
 8007a70:	f002 ff56 	bl	800a920 <realloc>
 8007a74:	4605      	mov	r5, r0
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f43f ad35 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7e:	f8ca 0000 	str.w	r0, [sl]
 8007a82:	18c6      	adds	r6, r0, r3
 8007a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a86:	3b01      	subs	r3, #1
 8007a88:	633b      	str	r3, [r7, #48]	; 0x30
 8007a8a:	d00c      	beq.n	8007aa6 <__svfscanf_r+0x986>
 8007a8c:	6863      	ldr	r3, [r4, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	dcd6      	bgt.n	8007a40 <__svfscanf_r+0x920>
 8007a92:	ee18 0a10 	vmov	r0, s16
 8007a96:	4621      	mov	r1, r4
 8007a98:	f003 f8f8 	bl	800ac8c <__srefill_r>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	d0cf      	beq.n	8007a40 <__svfscanf_r+0x920>
 8007aa0:	42ae      	cmp	r6, r5
 8007aa2:	f43f ac0e 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 8007aa6:	1b75      	subs	r5, r6, r5
 8007aa8:	f43f ac3f 	beq.w	800732a <__svfscanf_r+0x20a>
 8007aac:	2300      	movs	r3, #0
 8007aae:	7033      	strb	r3, [r6, #0]
 8007ab0:	f1ba 0f00 	cmp.w	sl, #0
 8007ab4:	d009      	beq.n	8007aca <__svfscanf_r+0x9aa>
 8007ab6:	1c69      	adds	r1, r5, #1
 8007ab8:	4589      	cmp	r9, r1
 8007aba:	d906      	bls.n	8007aca <__svfscanf_r+0x9aa>
 8007abc:	f8da 0000 	ldr.w	r0, [sl]
 8007ac0:	f002 ff2e 	bl	800a920 <realloc>
 8007ac4:	b108      	cbz	r0, 8007aca <__svfscanf_r+0x9aa>
 8007ac6:	f8ca 0000 	str.w	r0, [sl]
 8007aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007acc:	3301      	adds	r3, #1
 8007ace:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad2:	442b      	add	r3, r5
 8007ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ad6:	465e      	mov	r6, fp
 8007ad8:	f7ff bb49 	b.w	800716e <__svfscanf_r+0x4e>
 8007adc:	46ca      	mov	sl, r9
 8007ade:	e7ac      	b.n	8007a3a <__svfscanf_r+0x91a>
 8007ae0:	2000043c 	.word	0x2000043c
 8007ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	bf08      	it	eq
 8007aea:	f04f 33ff 	moveq.w	r3, #4294967295
 8007aee:	f019 0501 	ands.w	r5, r9, #1
 8007af2:	633b      	str	r3, [r7, #48]	; 0x30
 8007af4:	f009 0810 	and.w	r8, r9, #16
 8007af8:	f000 80fb 	beq.w	8007cf2 <__svfscanf_r+0xbd2>
 8007afc:	f1b8 0f00 	cmp.w	r8, #0
 8007b00:	f040 80a0 	bne.w	8007c44 <__svfscanf_r+0xb24>
 8007b04:	4633      	mov	r3, r6
 8007b06:	f019 0f80 	tst.w	r9, #128	; 0x80
 8007b0a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8007b10:	f000 80a0 	beq.w	8007c54 <__svfscanf_r+0xb34>
 8007b14:	2e00      	cmp	r6, #0
 8007b16:	f43f ac08 	beq.w	800732a <__svfscanf_r+0x20a>
 8007b1a:	2080      	movs	r0, #128	; 0x80
 8007b1c:	f001 ffe4 	bl	8009ae8 <malloc>
 8007b20:	4605      	mov	r5, r0
 8007b22:	2800      	cmp	r0, #0
 8007b24:	f43f acdf 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b2a:	6030      	str	r0, [r6, #0]
 8007b2c:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8007b30:	889b      	ldrh	r3, [r3, #4]
 8007b32:	4599      	cmp	r9, r3
 8007b34:	d314      	bcc.n	8007b60 <__svfscanf_r+0xa40>
 8007b36:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	f63f acd3 	bhi.w	80074e6 <__svfscanf_r+0x3c6>
 8007b40:	3308      	adds	r3, #8
 8007b42:	fa1f fa83 	uxth.w	sl, r3
 8007b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b48:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8007b4c:	6818      	ldr	r0, [r3, #0]
 8007b4e:	f002 fee7 	bl	800a920 <realloc>
 8007b52:	2800      	cmp	r0, #0
 8007b54:	f43f acc7 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b5a:	6018      	str	r0, [r3, #0]
 8007b5c:	f8a3 a004 	strh.w	sl, [r3, #4]
 8007b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b62:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f109 0201 	add.w	r2, r9, #1
 8007b6a:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8007b6e:	46b2      	mov	sl, r6
 8007b70:	80ca      	strh	r2, [r1, #6]
 8007b72:	462e      	mov	r6, r5
 8007b74:	f04f 0920 	mov.w	r9, #32
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f107 0b48 	add.w	fp, r7, #72	; 0x48
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	49ad      	ldr	r1, [pc, #692]	; (8007e38 <__svfscanf_r+0xd18>)
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	5c5b      	ldrb	r3, [r3, r1]
 8007b86:	0718      	lsls	r0, r3, #28
 8007b88:	d441      	bmi.n	8007c0e <__svfscanf_r+0xaee>
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d03e      	beq.n	8007c0e <__svfscanf_r+0xaee>
 8007b90:	613a      	str	r2, [r7, #16]
 8007b92:	f001 ff2f 	bl	80099f4 <__locale_mb_cur_max>
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	4290      	cmp	r0, r2
 8007b9a:	f43f ab92 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 8007b9e:	6821      	ldr	r1, [r4, #0]
 8007ba0:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 8007ba4:	f811 0b01 	ldrb.w	r0, [r1], #1
 8007ba8:	f80c 0002 	strb.w	r0, [ip, r2]
 8007bac:	1c53      	adds	r3, r2, #1
 8007bae:	6862      	ldr	r2, [r4, #4]
 8007bb0:	3a01      	subs	r2, #1
 8007bb2:	e9c4 1200 	strd	r1, r2, [r4]
 8007bb6:	6a3a      	ldr	r2, [r7, #32]
 8007bb8:	2a03      	cmp	r2, #3
 8007bba:	d103      	bne.n	8007bc4 <__svfscanf_r+0xaa4>
 8007bbc:	f8db 2000 	ldr.w	r2, [fp]
 8007bc0:	2a04      	cmp	r2, #4
 8007bc2:	d006      	beq.n	8007bd2 <__svfscanf_r+0xab2>
 8007bc4:	2208      	movs	r2, #8
 8007bc6:	2100      	movs	r1, #0
 8007bc8:	4658      	mov	r0, fp
 8007bca:	623b      	str	r3, [r7, #32]
 8007bcc:	f7fd fe42 	bl	8005854 <memset>
 8007bd0:	6a3b      	ldr	r3, [r7, #32]
 8007bd2:	f8cd b000 	str.w	fp, [sp]
 8007bd6:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8007bda:	ee18 0a10 	vmov	r0, s16
 8007bde:	4631      	mov	r1, r6
 8007be0:	613b      	str	r3, [r7, #16]
 8007be2:	f002 f9cd 	bl	8009f80 <_mbrtowc_r>
 8007be6:	1c42      	adds	r2, r0, #1
 8007be8:	6238      	str	r0, [r7, #32]
 8007bea:	f43f ab6a 	beq.w	80072c2 <__svfscanf_r+0x1a2>
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	d133      	bne.n	8007c5c <__svfscanf_r+0xb3c>
 8007bf4:	6030      	str	r0, [r6, #0]
 8007bf6:	6830      	ldr	r0, [r6, #0]
 8007bf8:	613b      	str	r3, [r7, #16]
 8007bfa:	f001 feed 	bl	80099d8 <iswspace>
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	4602      	mov	r2, r0
 8007c02:	2800      	cmp	r0, #0
 8007c04:	d049      	beq.n	8007c9a <__svfscanf_r+0xb7a>
 8007c06:	f507 7ba8 	add.w	fp, r7, #336	; 0x150
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d13a      	bne.n	8007c84 <__svfscanf_r+0xb64>
 8007c0e:	f1b8 0f00 	cmp.w	r8, #0
 8007c12:	d114      	bne.n	8007c3e <__svfscanf_r+0xb1e>
 8007c14:	f8c6 8000 	str.w	r8, [r6]
 8007c18:	f1ba 0f00 	cmp.w	sl, #0
 8007c1c:	d00c      	beq.n	8007c38 <__svfscanf_r+0xb18>
 8007c1e:	1b71      	subs	r1, r6, r5
 8007c20:	108b      	asrs	r3, r1, #2
 8007c22:	3301      	adds	r3, #1
 8007c24:	4599      	cmp	r9, r3
 8007c26:	d907      	bls.n	8007c38 <__svfscanf_r+0xb18>
 8007c28:	f8da 0000 	ldr.w	r0, [sl]
 8007c2c:	3104      	adds	r1, #4
 8007c2e:	f002 fe77 	bl	800a920 <realloc>
 8007c32:	b108      	cbz	r0, 8007c38 <__svfscanf_r+0xb18>
 8007c34:	f8ca 0000 	str.w	r0, [sl]
 8007c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c3e:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 8007c40:	f7ff ba95 	b.w	800716e <__svfscanf_r+0x4e>
 8007c44:	f04f 0900 	mov.w	r9, #0
 8007c48:	627e      	str	r6, [r7, #36]	; 0x24
 8007c4a:	464d      	mov	r5, r9
 8007c4c:	46ca      	mov	sl, r9
 8007c4e:	f107 063c 	add.w	r6, r7, #60	; 0x3c
 8007c52:	e791      	b.n	8007b78 <__svfscanf_r+0xa58>
 8007c54:	46c1      	mov	r9, r8
 8007c56:	4645      	mov	r5, r8
 8007c58:	46c2      	mov	sl, r8
 8007c5a:	e78d      	b.n	8007b78 <__svfscanf_r+0xa58>
 8007c5c:	6a3a      	ldr	r2, [r7, #32]
 8007c5e:	3202      	adds	r2, #2
 8007c60:	d1c9      	bne.n	8007bf6 <__svfscanf_r+0xad6>
 8007c62:	461a      	mov	r2, r3
 8007c64:	6863      	ldr	r3, [r4, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	dc89      	bgt.n	8007b7e <__svfscanf_r+0xa5e>
 8007c6a:	ee18 0a10 	vmov	r0, s16
 8007c6e:	4621      	mov	r1, r4
 8007c70:	613a      	str	r2, [r7, #16]
 8007c72:	f003 f80b 	bl	800ac8c <__srefill_r>
 8007c76:	693a      	ldr	r2, [r7, #16]
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	d080      	beq.n	8007b7e <__svfscanf_r+0xa5e>
 8007c7c:	2a00      	cmp	r2, #0
 8007c7e:	f47f ab20 	bne.w	80072c2 <__svfscanf_r+0x1a2>
 8007c82:	e7c4      	b.n	8007c0e <__svfscanf_r+0xaee>
 8007c84:	3b01      	subs	r3, #1
 8007c86:	ee18 0a10 	vmov	r0, s16
 8007c8a:	f81b 1003 	ldrb.w	r1, [fp, r3]
 8007c8e:	633b      	str	r3, [r7, #48]	; 0x30
 8007c90:	4622      	mov	r2, r4
 8007c92:	f005 fb0e 	bl	800d2b2 <_ungetc_r>
 8007c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c98:	e7b7      	b.n	8007c0a <__svfscanf_r+0xaea>
 8007c9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c9c:	4419      	add	r1, r3
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007ca2:	2b03      	cmp	r3, #3
 8007ca4:	d103      	bne.n	8007cae <__svfscanf_r+0xb8e>
 8007ca6:	f8db 3000 	ldr.w	r3, [fp]
 8007caa:	2b04      	cmp	r3, #4
 8007cac:	d002      	beq.n	8007cb4 <__svfscanf_r+0xb94>
 8007cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb0:	3b01      	subs	r3, #1
 8007cb2:	633b      	str	r3, [r7, #48]	; 0x30
 8007cb4:	f1b8 0f00 	cmp.w	r8, #0
 8007cb8:	d1d4      	bne.n	8007c64 <__svfscanf_r+0xb44>
 8007cba:	3604      	adds	r6, #4
 8007cbc:	f1ba 0f00 	cmp.w	sl, #0
 8007cc0:	d015      	beq.n	8007cee <__svfscanf_r+0xbce>
 8007cc2:	1b73      	subs	r3, r6, r5
 8007cc4:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 8007cc8:	d80f      	bhi.n	8007cea <__svfscanf_r+0xbca>
 8007cca:	4628      	mov	r0, r5
 8007ccc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007cd0:	613b      	str	r3, [r7, #16]
 8007cd2:	f002 fe25 	bl	800a920 <realloc>
 8007cd6:	4605      	mov	r5, r0
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	f43f ac04 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f8ca 0000 	str.w	r0, [sl]
 8007ce4:	18c6      	adds	r6, r0, r3
 8007ce6:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8007cea:	4642      	mov	r2, r8
 8007cec:	e7ba      	b.n	8007c64 <__svfscanf_r+0xb44>
 8007cee:	4652      	mov	r2, sl
 8007cf0:	e7b8      	b.n	8007c64 <__svfscanf_r+0xb44>
 8007cf2:	f1b8 0f00 	cmp.w	r8, #0
 8007cf6:	d01a      	beq.n	8007d2e <__svfscanf_r+0xc0e>
 8007cf8:	6823      	ldr	r3, [r4, #0]
 8007cfa:	494f      	ldr	r1, [pc, #316]	; (8007e38 <__svfscanf_r+0xd18>)
 8007cfc:	781a      	ldrb	r2, [r3, #0]
 8007cfe:	5c52      	ldrb	r2, [r2, r1]
 8007d00:	0711      	lsls	r1, r2, #28
 8007d02:	f53f ae62 	bmi.w	80079ca <__svfscanf_r+0x8aa>
 8007d06:	3301      	adds	r3, #1
 8007d08:	6862      	ldr	r2, [r4, #4]
 8007d0a:	6023      	str	r3, [r4, #0]
 8007d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d0e:	3501      	adds	r5, #1
 8007d10:	3a01      	subs	r2, #1
 8007d12:	42ab      	cmp	r3, r5
 8007d14:	6062      	str	r2, [r4, #4]
 8007d16:	f43f ae58 	beq.w	80079ca <__svfscanf_r+0x8aa>
 8007d1a:	2a00      	cmp	r2, #0
 8007d1c:	dcec      	bgt.n	8007cf8 <__svfscanf_r+0xbd8>
 8007d1e:	ee18 0a10 	vmov	r0, s16
 8007d22:	4621      	mov	r1, r4
 8007d24:	f002 ffb2 	bl	800ac8c <__srefill_r>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	d0e5      	beq.n	8007cf8 <__svfscanf_r+0xbd8>
 8007d2c:	e64d      	b.n	80079ca <__svfscanf_r+0x8aa>
 8007d2e:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 8007d32:	f856 5b04 	ldr.w	r5, [r6], #4
 8007d36:	d07d      	beq.n	8007e34 <__svfscanf_r+0xd14>
 8007d38:	2d00      	cmp	r5, #0
 8007d3a:	f43f aaf6 	beq.w	800732a <__svfscanf_r+0x20a>
 8007d3e:	2020      	movs	r0, #32
 8007d40:	f001 fed2 	bl	8009ae8 <malloc>
 8007d44:	4681      	mov	r9, r0
 8007d46:	2800      	cmp	r0, #0
 8007d48:	f43f abcd 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d4e:	6028      	str	r0, [r5, #0]
 8007d50:	f8b3 a006 	ldrh.w	sl, [r3, #6]
 8007d54:	f8b3 8004 	ldrh.w	r8, [r3, #4]
 8007d58:	45c2      	cmp	sl, r8
 8007d5a:	d315      	bcc.n	8007d88 <__svfscanf_r+0xc68>
 8007d5c:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8007d60:	4598      	cmp	r8, r3
 8007d62:	f63f abc0 	bhi.w	80074e6 <__svfscanf_r+0x3c6>
 8007d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d68:	f108 0808 	add.w	r8, r8, #8
 8007d6c:	fa1f f888 	uxth.w	r8, r8
 8007d70:	6818      	ldr	r0, [r3, #0]
 8007d72:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8007d76:	f002 fdd3 	bl	800a920 <realloc>
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	f43f abb3 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d82:	6018      	str	r0, [r3, #0]
 8007d84:	f8a3 8004 	strh.w	r8, [r3, #4]
 8007d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d8a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f10a 0201 	add.w	r2, sl, #1
 8007d92:	f843 502a 	str.w	r5, [r3, sl, lsl #2]
 8007d96:	80ca      	strh	r2, [r1, #6]
 8007d98:	46aa      	mov	sl, r5
 8007d9a:	464d      	mov	r5, r9
 8007d9c:	f04f 0920 	mov.w	r9, #32
 8007da0:	46a8      	mov	r8, r5
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	4924      	ldr	r1, [pc, #144]	; (8007e38 <__svfscanf_r+0xd18>)
 8007da6:	781a      	ldrb	r2, [r3, #0]
 8007da8:	5c52      	ldrb	r2, [r2, r1]
 8007daa:	0712      	lsls	r2, r2, #28
 8007dac:	d42a      	bmi.n	8007e04 <__svfscanf_r+0xce4>
 8007dae:	6862      	ldr	r2, [r4, #4]
 8007db0:	3a01      	subs	r2, #1
 8007db2:	6062      	str	r2, [r4, #4]
 8007db4:	1c5a      	adds	r2, r3, #1
 8007db6:	6022      	str	r2, [r4, #0]
 8007db8:	781b      	ldrb	r3, [r3, #0]
 8007dba:	f805 3b01 	strb.w	r3, [r5], #1
 8007dbe:	f1ba 0f00 	cmp.w	sl, #0
 8007dc2:	d011      	beq.n	8007de8 <__svfscanf_r+0xcc8>
 8007dc4:	eba5 0b08 	sub.w	fp, r5, r8
 8007dc8:	45cb      	cmp	fp, r9
 8007dca:	d30d      	bcc.n	8007de8 <__svfscanf_r+0xcc8>
 8007dcc:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	4649      	mov	r1, r9
 8007dd4:	f002 fda4 	bl	800a920 <realloc>
 8007dd8:	4680      	mov	r8, r0
 8007dda:	2800      	cmp	r0, #0
 8007ddc:	f43f ab83 	beq.w	80074e6 <__svfscanf_r+0x3c6>
 8007de0:	eb00 050b 	add.w	r5, r0, fp
 8007de4:	f8ca 0000 	str.w	r0, [sl]
 8007de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dea:	3b01      	subs	r3, #1
 8007dec:	633b      	str	r3, [r7, #48]	; 0x30
 8007dee:	d009      	beq.n	8007e04 <__svfscanf_r+0xce4>
 8007df0:	6863      	ldr	r3, [r4, #4]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	dcd5      	bgt.n	8007da2 <__svfscanf_r+0xc82>
 8007df6:	ee18 0a10 	vmov	r0, s16
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	f002 ff46 	bl	800ac8c <__srefill_r>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	d0ce      	beq.n	8007da2 <__svfscanf_r+0xc82>
 8007e04:	2300      	movs	r3, #0
 8007e06:	702b      	strb	r3, [r5, #0]
 8007e08:	eba5 0508 	sub.w	r5, r5, r8
 8007e0c:	f1ba 0f00 	cmp.w	sl, #0
 8007e10:	d009      	beq.n	8007e26 <__svfscanf_r+0xd06>
 8007e12:	1c69      	adds	r1, r5, #1
 8007e14:	4589      	cmp	r9, r1
 8007e16:	d906      	bls.n	8007e26 <__svfscanf_r+0xd06>
 8007e18:	f8da 0000 	ldr.w	r0, [sl]
 8007e1c:	f002 fd80 	bl	800a920 <realloc>
 8007e20:	b108      	cbz	r0, 8007e26 <__svfscanf_r+0xd06>
 8007e22:	f8ca 0000 	str.w	r0, [sl]
 8007e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e28:	442b      	add	r3, r5
 8007e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e2e:	3301      	adds	r3, #1
 8007e30:	f7ff b99c 	b.w	800716c <__svfscanf_r+0x4c>
 8007e34:	46ca      	mov	sl, r9
 8007e36:	e7b3      	b.n	8007da0 <__svfscanf_r+0xc80>
 8007e38:	0801001d 	.word	0x0801001d
 8007e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8007e44:	bf81      	itttt	hi
 8007e46:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 8007e48:	f46f 7cae 	mvnhi.w	ip, #348	; 0x15c
 8007e4c:	eb03 0b0c 	addhi.w	fp, r3, ip
 8007e50:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007e54:	bf88      	it	hi
 8007e56:	633b      	strhi	r3, [r7, #48]	; 0x30
 8007e58:	f449 6358 	orr.w	r3, r9, #3456	; 0xd80
 8007e5c:	f8df 9414 	ldr.w	r9, [pc, #1044]	; 8008274 <__svfscanf_r+0x1154>
 8007e60:	627b      	str	r3, [r7, #36]	; 0x24
 8007e62:	bf98      	it	ls
 8007e64:	f04f 0b00 	movls.w	fp, #0
 8007e68:	f04f 0a00 	mov.w	sl, #0
 8007e6c:	f507 78a8 	add.w	r8, r7, #336	; 0x150
 8007e70:	6822      	ldr	r2, [r4, #0]
 8007e72:	7813      	ldrb	r3, [r2, #0]
 8007e74:	2b39      	cmp	r3, #57	; 0x39
 8007e76:	d80f      	bhi.n	8007e98 <__svfscanf_r+0xd78>
 8007e78:	2b2a      	cmp	r3, #42	; 0x2a
 8007e7a:	d91a      	bls.n	8007eb2 <__svfscanf_r+0xd92>
 8007e7c:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007e80:	290e      	cmp	r1, #14
 8007e82:	d816      	bhi.n	8007eb2 <__svfscanf_r+0xd92>
 8007e84:	e8df f001 	tbb	[pc, r1]
 8007e88:	157f157f 	.word	0x157f157f
 8007e8c:	70704215 	.word	0x70704215
 8007e90:	70707070 	.word	0x70707070
 8007e94:	7870      	.short	0x7870
 8007e96:	78          	.byte	0x78
 8007e97:	00          	.byte	0x00
 8007e98:	2b66      	cmp	r3, #102	; 0x66
 8007e9a:	d835      	bhi.n	8007f08 <__svfscanf_r+0xde8>
 8007e9c:	2b60      	cmp	r3, #96	; 0x60
 8007e9e:	d803      	bhi.n	8007ea8 <__svfscanf_r+0xd88>
 8007ea0:	2b46      	cmp	r3, #70	; 0x46
 8007ea2:	d804      	bhi.n	8007eae <__svfscanf_r+0xd8e>
 8007ea4:	2b40      	cmp	r3, #64	; 0x40
 8007ea6:	d904      	bls.n	8007eb2 <__svfscanf_r+0xd92>
 8007ea8:	69f9      	ldr	r1, [r7, #28]
 8007eaa:	290a      	cmp	r1, #10
 8007eac:	e069      	b.n	8007f82 <__svfscanf_r+0xe62>
 8007eae:	2b58      	cmp	r3, #88	; 0x58
 8007eb0:	d06f      	beq.n	8007f92 <__svfscanf_r+0xe72>
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb4:	05d8      	lsls	r0, r3, #23
 8007eb6:	d512      	bpl.n	8007ede <__svfscanf_r+0xdbe>
 8007eb8:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8007ebc:	4598      	cmp	r8, r3
 8007ebe:	d909      	bls.n	8007ed4 <__svfscanf_r+0xdb4>
 8007ec0:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 8007ec4:	ee18 0a10 	vmov	r0, s16
 8007ec8:	4622      	mov	r2, r4
 8007eca:	f005 f9f2 	bl	800d2b2 <_ungetc_r>
 8007ece:	f108 39ff 	add.w	r9, r8, #4294967295
 8007ed2:	46c8      	mov	r8, r9
 8007ed4:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8007ed8:	4598      	cmp	r8, r3
 8007eda:	f43f aa26 	beq.w	800732a <__svfscanf_r+0x20a>
 8007ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee0:	f013 0210 	ands.w	r2, r3, #16
 8007ee4:	d175      	bne.n	8007fd2 <__svfscanf_r+0xeb2>
 8007ee6:	69fb      	ldr	r3, [r7, #28]
 8007ee8:	69bd      	ldr	r5, [r7, #24]
 8007eea:	f888 2000 	strb.w	r2, [r8]
 8007eee:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8007ef2:	ee18 0a10 	vmov	r0, s16
 8007ef6:	47a8      	blx	r5
 8007ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007efa:	0699      	lsls	r1, r3, #26
 8007efc:	f106 0904 	add.w	r9, r6, #4
 8007f00:	d55e      	bpl.n	8007fc0 <__svfscanf_r+0xea0>
 8007f02:	6833      	ldr	r3, [r6, #0]
 8007f04:	6018      	str	r0, [r3, #0]
 8007f06:	e060      	b.n	8007fca <__svfscanf_r+0xeaa>
 8007f08:	2b78      	cmp	r3, #120	; 0x78
 8007f0a:	e7d1      	b.n	8007eb0 <__svfscanf_r+0xd90>
 8007f0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f0e:	050d      	lsls	r5, r1, #20
 8007f10:	d50d      	bpl.n	8007f2e <__svfscanf_r+0xe0e>
 8007f12:	69f9      	ldr	r1, [r7, #28]
 8007f14:	b929      	cbnz	r1, 8007f22 <__svfscanf_r+0xe02>
 8007f16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f18:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8007f1c:	6279      	str	r1, [r7, #36]	; 0x24
 8007f1e:	2108      	movs	r1, #8
 8007f20:	61f9      	str	r1, [r7, #28]
 8007f22:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f24:	0548      	lsls	r0, r1, #21
 8007f26:	d505      	bpl.n	8007f34 <__svfscanf_r+0xe14>
 8007f28:	f421 61b0 	bic.w	r1, r1, #1408	; 0x580
 8007f2c:	6279      	str	r1, [r7, #36]	; 0x24
 8007f2e:	f808 3b01 	strb.w	r3, [r8], #1
 8007f32:	e00d      	b.n	8007f50 <__svfscanf_r+0xe30>
 8007f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f36:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8007f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8007f3c:	f1bb 0f00 	cmp.w	fp, #0
 8007f40:	d004      	beq.n	8007f4c <__svfscanf_r+0xe2c>
 8007f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f44:	3301      	adds	r3, #1
 8007f46:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007f4a:	633b      	str	r3, [r7, #48]	; 0x30
 8007f4c:	f10a 0a01 	add.w	sl, sl, #1
 8007f50:	6863      	ldr	r3, [r4, #4]
 8007f52:	3b01      	subs	r3, #1
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	6063      	str	r3, [r4, #4]
 8007f58:	dd2a      	ble.n	8007fb0 <__svfscanf_r+0xe90>
 8007f5a:	3201      	adds	r2, #1
 8007f5c:	6022      	str	r2, [r4, #0]
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f60:	3b01      	subs	r3, #1
 8007f62:	633b      	str	r3, [r7, #48]	; 0x30
 8007f64:	d184      	bne.n	8007e70 <__svfscanf_r+0xd50>
 8007f66:	e7a4      	b.n	8007eb2 <__svfscanf_r+0xd92>
 8007f68:	69f9      	ldr	r1, [r7, #28]
 8007f6a:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 8007f6e:	61f9      	str	r1, [r7, #28]
 8007f70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f72:	f421 6138 	bic.w	r1, r1, #2944	; 0xb80
 8007f76:	e7d9      	b.n	8007f2c <__svfscanf_r+0xe0c>
 8007f78:	69f9      	ldr	r1, [r7, #28]
 8007f7a:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 8007f7e:	61f9      	str	r1, [r7, #28]
 8007f80:	2908      	cmp	r1, #8
 8007f82:	dcf5      	bgt.n	8007f70 <__svfscanf_r+0xe50>
 8007f84:	e795      	b.n	8007eb2 <__svfscanf_r+0xd92>
 8007f86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f88:	060d      	lsls	r5, r1, #24
 8007f8a:	d592      	bpl.n	8007eb2 <__svfscanf_r+0xd92>
 8007f8c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007f90:	e7cc      	b.n	8007f2c <__svfscanf_r+0xe0c>
 8007f92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f94:	f401 61c0 	and.w	r1, r1, #1536	; 0x600
 8007f98:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007f9c:	d189      	bne.n	8007eb2 <__svfscanf_r+0xd92>
 8007f9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007fa0:	f421 7500 	bic.w	r5, r1, #512	; 0x200
 8007fa4:	f445 61a0 	orr.w	r1, r5, #1280	; 0x500
 8007fa8:	6279      	str	r1, [r7, #36]	; 0x24
 8007faa:	2110      	movs	r1, #16
 8007fac:	61f9      	str	r1, [r7, #28]
 8007fae:	e7be      	b.n	8007f2e <__svfscanf_r+0xe0e>
 8007fb0:	ee18 0a10 	vmov	r0, s16
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	f002 fe69 	bl	800ac8c <__srefill_r>
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	d0cf      	beq.n	8007f5e <__svfscanf_r+0xe3e>
 8007fbe:	e778      	b.n	8007eb2 <__svfscanf_r+0xd92>
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc2:	071a      	lsls	r2, r3, #28
 8007fc4:	d50e      	bpl.n	8007fe4 <__svfscanf_r+0xec4>
 8007fc6:	6833      	ldr	r3, [r6, #0]
 8007fc8:	7018      	strb	r0, [r3, #0]
 8007fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fcc:	3301      	adds	r3, #1
 8007fce:	62bb      	str	r3, [r7, #40]	; 0x28
 8007fd0:	464e      	mov	r6, r9
 8007fd2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8007fd6:	eba8 0803 	sub.w	r8, r8, r3
 8007fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fdc:	44c2      	add	sl, r8
 8007fde:	4453      	add	r3, sl
 8007fe0:	f7ff b966 	b.w	80072b0 <__svfscanf_r+0x190>
 8007fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe6:	075b      	lsls	r3, r3, #29
 8007fe8:	d502      	bpl.n	8007ff0 <__svfscanf_r+0xed0>
 8007fea:	6833      	ldr	r3, [r6, #0]
 8007fec:	8018      	strh	r0, [r3, #0]
 8007fee:	e7ec      	b.n	8007fca <__svfscanf_r+0xeaa>
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff2:	f013 0201 	ands.w	r2, r3, #1
 8007ff6:	d184      	bne.n	8007f02 <__svfscanf_r+0xde2>
 8007ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffa:	079d      	lsls	r5, r3, #30
 8007ffc:	d581      	bpl.n	8007f02 <__svfscanf_r+0xde2>
 8007ffe:	4b9c      	ldr	r3, [pc, #624]	; (8008270 <__svfscanf_r+0x1150>)
 8008000:	69b9      	ldr	r1, [r7, #24]
 8008002:	4299      	cmp	r1, r3
 8008004:	ee18 0a10 	vmov	r0, s16
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800800e:	d105      	bne.n	800801c <__svfscanf_r+0xefc>
 8008010:	f003 ff36 	bl	800be80 <_strtoull_r>
 8008014:	6833      	ldr	r3, [r6, #0]
 8008016:	e9c3 0100 	strd	r0, r1, [r3]
 800801a:	e7d6      	b.n	8007fca <__svfscanf_r+0xeaa>
 800801c:	f003 fe22 	bl	800bc64 <_strtoll_r>
 8008020:	e7f8      	b.n	8008014 <__svfscanf_r+0xef4>
 8008022:	ee18 0a10 	vmov	r0, s16
 8008026:	f001 fceb 	bl	8009a00 <_localeconv_r>
 800802a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802c:	6802      	ldr	r2, [r0, #0]
 800802e:	3b01      	subs	r3, #1
 8008030:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8008034:	f04f 0b00 	mov.w	fp, #0
 8008038:	bf88      	it	hi
 800803a:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 800803c:	f8c7 b024 	str.w	fp, [r7, #36]	; 0x24
 8008040:	e9c7 bb03 	strd	fp, fp, [r7, #12]
 8008044:	bf84      	itt	hi
 8008046:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 800804a:	f240 115d 	movwhi	r1, #349	; 0x15d
 800804e:	f449 65f0 	orr.w	r5, r9, #1920	; 0x780
 8008052:	bf86      	itte	hi
 8008054:	181b      	addhi	r3, r3, r0
 8008056:	6339      	strhi	r1, [r7, #48]	; 0x30
 8008058:	2300      	movls	r3, #0
 800805a:	46da      	mov	sl, fp
 800805c:	f507 79a8 	add.w	r9, r7, #336	; 0x150
 8008060:	f8d4 e000 	ldr.w	lr, [r4]
 8008064:	f89e 0000 	ldrb.w	r0, [lr]
 8008068:	f1a0 0c2b 	sub.w	ip, r0, #43	; 0x2b
 800806c:	f1bc 0f4e 	cmp.w	ip, #78	; 0x4e
 8008070:	f200 811e 	bhi.w	80082b0 <__svfscanf_r+0x1190>
 8008074:	e8df f01c 	tbh	[pc, ip, lsl #1]
 8008078:	011c0087 	.word	0x011c0087
 800807c:	011c0087 	.word	0x011c0087
 8008080:	004f011c 	.word	0x004f011c
 8008084:	006f006f 	.word	0x006f006f
 8008088:	006f006f 	.word	0x006f006f
 800808c:	006f006f 	.word	0x006f006f
 8008090:	006f006f 	.word	0x006f006f
 8008094:	011c006f 	.word	0x011c006f
 8008098:	011c011c 	.word	0x011c011c
 800809c:	011c011c 	.word	0x011c011c
 80080a0:	011c011c 	.word	0x011c011c
 80080a4:	006d00ad 	.word	0x006d00ad
 80080a8:	006d006d 	.word	0x006d006d
 80080ac:	00e50119 	.word	0x00e50119
 80080b0:	011c011c 	.word	0x011c011c
 80080b4:	011c00cf 	.word	0x011c00cf
 80080b8:	011c011c 	.word	0x011c011c
 80080bc:	008e011c 	.word	0x008e011c
 80080c0:	0100011c 	.word	0x0100011c
 80080c4:	011c011c 	.word	0x011c011c
 80080c8:	00f0011c 	.word	0x00f0011c
 80080cc:	011c011c 	.word	0x011c011c
 80080d0:	0073011c 	.word	0x0073011c
 80080d4:	011c00f6 	.word	0x011c00f6
 80080d8:	011c011c 	.word	0x011c011c
 80080dc:	011c011c 	.word	0x011c011c
 80080e0:	011c011c 	.word	0x011c011c
 80080e4:	006d00ad 	.word	0x006d00ad
 80080e8:	006d006d 	.word	0x006d006d
 80080ec:	00e50119 	.word	0x00e50119
 80080f0:	011c011c 	.word	0x011c011c
 80080f4:	011c00cf 	.word	0x011c00cf
 80080f8:	011c011c 	.word	0x011c011c
 80080fc:	008e011c 	.word	0x008e011c
 8008100:	0100011c 	.word	0x0100011c
 8008104:	011c011c 	.word	0x011c011c
 8008108:	00f0011c 	.word	0x00f0011c
 800810c:	011c011c 	.word	0x011c011c
 8008110:	0073011c 	.word	0x0073011c
 8008114:	00f6      	.short	0x00f6
 8008116:	05e9      	lsls	r1, r5, #23
 8008118:	d51d      	bpl.n	8008156 <__svfscanf_r+0x1036>
 800811a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800811e:	f10a 0a01 	add.w	sl, sl, #1
 8008122:	b11b      	cbz	r3, 800812c <__svfscanf_r+0x100c>
 8008124:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008126:	3001      	adds	r0, #1
 8008128:	3b01      	subs	r3, #1
 800812a:	6338      	str	r0, [r7, #48]	; 0x30
 800812c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800812e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008130:	3001      	adds	r0, #1
 8008132:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008134:	6860      	ldr	r0, [r4, #4]
 8008136:	3801      	subs	r0, #1
 8008138:	3901      	subs	r1, #1
 800813a:	2800      	cmp	r0, #0
 800813c:	6339      	str	r1, [r7, #48]	; 0x30
 800813e:	6060      	str	r0, [r4, #4]
 8008140:	f340 80c7 	ble.w	80082d2 <__svfscanf_r+0x11b2>
 8008144:	f10e 0101 	add.w	r1, lr, #1
 8008148:	6021      	str	r1, [r4, #0]
 800814a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800814c:	2900      	cmp	r1, #0
 800814e:	d187      	bne.n	8008060 <__svfscanf_r+0xf40>
 8008150:	e04a      	b.n	80081e8 <__svfscanf_r+0x10c8>
 8008152:	0529      	lsls	r1, r5, #20
 8008154:	d548      	bpl.n	80081e8 <__svfscanf_r+0x10c8>
 8008156:	eb1b 0f08 	cmn.w	fp, r8
 800815a:	d03f      	beq.n	80081dc <__svfscanf_r+0x10bc>
 800815c:	e044      	b.n	80081e8 <__svfscanf_r+0x10c8>
 800815e:	f405 6c18 	and.w	ip, r5, #2432	; 0x980
 8008162:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 8008166:	d13f      	bne.n	80081e8 <__svfscanf_r+0x10c8>
 8008168:	f1ba 0f01 	cmp.w	sl, #1
 800816c:	d13c      	bne.n	80081e8 <__svfscanf_r+0x10c8>
 800816e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008170:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8008174:	3901      	subs	r1, #1
 8008176:	f809 cb01 	strb.w	ip, [r9], #1
 800817a:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 800817e:	6339      	str	r1, [r7, #48]	; 0x30
 8008180:	f04f 0a00 	mov.w	sl, #0
 8008184:	e003      	b.n	800818e <__svfscanf_r+0x106e>
 8008186:	0629      	lsls	r1, r5, #24
 8008188:	d52e      	bpl.n	80081e8 <__svfscanf_r+0x10c8>
 800818a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800818e:	f809 0b01 	strb.w	r0, [r9], #1
 8008192:	e7cb      	b.n	800812c <__svfscanf_r+0x100c>
 8008194:	f1bb 0f00 	cmp.w	fp, #0
 8008198:	d10c      	bne.n	80081b4 <__svfscanf_r+0x1094>
 800819a:	f1ba 0f00 	cmp.w	sl, #0
 800819e:	d10d      	bne.n	80081bc <__svfscanf_r+0x109c>
 80081a0:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 80081a4:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 80081a8:	d108      	bne.n	80081bc <__svfscanf_r+0x109c>
 80081aa:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 80081ae:	f04f 0b01 	mov.w	fp, #1
 80081b2:	e7ec      	b.n	800818e <__svfscanf_r+0x106e>
 80081b4:	f1bb 0f02 	cmp.w	fp, #2
 80081b8:	f000 8085 	beq.w	80082c6 <__svfscanf_r+0x11a6>
 80081bc:	f1b8 0f01 	cmp.w	r8, #1
 80081c0:	d002      	beq.n	80081c8 <__svfscanf_r+0x10a8>
 80081c2:	f1b8 0f04 	cmp.w	r8, #4
 80081c6:	d10f      	bne.n	80081e8 <__svfscanf_r+0x10c8>
 80081c8:	f108 0801 	add.w	r8, r8, #1
 80081cc:	fa5f f888 	uxtb.w	r8, r8
 80081d0:	e7dd      	b.n	800818e <__svfscanf_r+0x106e>
 80081d2:	0529      	lsls	r1, r5, #20
 80081d4:	d505      	bpl.n	80081e2 <__svfscanf_r+0x10c2>
 80081d6:	eb1b 0f08 	cmn.w	fp, r8
 80081da:	d102      	bne.n	80081e2 <__svfscanf_r+0x10c2>
 80081dc:	f425 75c0 	bic.w	r5, r5, #384	; 0x180
 80081e0:	e7d5      	b.n	800818e <__svfscanf_r+0x106e>
 80081e2:	f1bb 0f01 	cmp.w	fp, #1
 80081e6:	d071      	beq.n	80082cc <__svfscanf_r+0x11ac>
 80081e8:	f1ba 0f00 	cmp.w	sl, #0
 80081ec:	d001      	beq.n	80081f2 <__svfscanf_r+0x10d2>
 80081ee:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 80081f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80081f6:	f1bb 0f01 	cmp.w	fp, #1
 80081fa:	d877      	bhi.n	80082ec <__svfscanf_r+0x11cc>
 80081fc:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 8008200:	45a9      	cmp	r9, r5
 8008202:	f67f a892 	bls.w	800732a <__svfscanf_r+0x20a>
 8008206:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800820a:	ee18 0a10 	vmov	r0, s16
 800820e:	4622      	mov	r2, r4
 8008210:	f005 f84f 	bl	800d2b2 <_ungetc_r>
 8008214:	e7f4      	b.n	8008200 <__svfscanf_r+0x10e0>
 8008216:	f1b8 0f00 	cmp.w	r8, #0
 800821a:	d10c      	bne.n	8008236 <__svfscanf_r+0x1116>
 800821c:	f1ba 0f00 	cmp.w	sl, #0
 8008220:	d1e5      	bne.n	80081ee <__svfscanf_r+0x10ce>
 8008222:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 8008226:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 800822a:	d1e2      	bne.n	80081f2 <__svfscanf_r+0x10d2>
 800822c:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 8008230:	f04f 0801 	mov.w	r8, #1
 8008234:	e7ab      	b.n	800818e <__svfscanf_r+0x106e>
 8008236:	f1b8 0f03 	cmp.w	r8, #3
 800823a:	d0c5      	beq.n	80081c8 <__svfscanf_r+0x10a8>
 800823c:	f1b8 0f05 	cmp.w	r8, #5
 8008240:	e7c1      	b.n	80081c6 <__svfscanf_r+0x10a6>
 8008242:	0529      	lsls	r1, r5, #20
 8008244:	d502      	bpl.n	800824c <__svfscanf_r+0x112c>
 8008246:	eb1b 0f08 	cmn.w	fp, r8
 800824a:	d0c7      	beq.n	80081dc <__svfscanf_r+0x10bc>
 800824c:	f1b8 0f02 	cmp.w	r8, #2
 8008250:	d1ca      	bne.n	80081e8 <__svfscanf_r+0x10c8>
 8008252:	f04f 0803 	mov.w	r8, #3
 8008256:	e79a      	b.n	800818e <__svfscanf_r+0x106e>
 8008258:	f1b8 0f06 	cmp.w	r8, #6
 800825c:	d1c4      	bne.n	80081e8 <__svfscanf_r+0x10c8>
 800825e:	f04f 0807 	mov.w	r8, #7
 8008262:	e794      	b.n	800818e <__svfscanf_r+0x106e>
 8008264:	f1b8 0f07 	cmp.w	r8, #7
 8008268:	d1be      	bne.n	80081e8 <__svfscanf_r+0x10c8>
 800826a:	f04f 0808 	mov.w	r8, #8
 800826e:	e78e      	b.n	800818e <__svfscanf_r+0x106e>
 8008270:	0800bd4d 	.word	0x0800bd4d
 8008274:	0800fffa 	.word	0x0800fffa
 8008278:	0529      	lsls	r1, r5, #20
 800827a:	d5b5      	bpl.n	80081e8 <__svfscanf_r+0x10c8>
 800827c:	f405 6ca0 	and.w	ip, r5, #1280	; 0x500
 8008280:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8008284:	d004      	beq.n	8008290 <__svfscanf_r+0x1170>
 8008286:	0569      	lsls	r1, r5, #21
 8008288:	d5ae      	bpl.n	80081e8 <__svfscanf_r+0x10c8>
 800828a:	f1ba 0f00 	cmp.w	sl, #0
 800828e:	d0b0      	beq.n	80081f2 <__svfscanf_r+0x10d2>
 8008290:	05a9      	lsls	r1, r5, #22
 8008292:	bf58      	it	pl
 8008294:	6a79      	ldrpl	r1, [r7, #36]	; 0x24
 8008296:	f425 6578 	bic.w	r5, r5, #3968	; 0xf80
 800829a:	bf5c      	itt	pl
 800829c:	ebaa 0101 	subpl.w	r1, sl, r1
 80082a0:	e9c7 9103 	strdpl	r9, r1, [r7, #12]
 80082a4:	f445 75c0 	orr.w	r5, r5, #384	; 0x180
 80082a8:	e76a      	b.n	8008180 <__svfscanf_r+0x1060>
 80082aa:	0529      	lsls	r1, r5, #20
 80082ac:	d5e6      	bpl.n	800827c <__svfscanf_r+0x115c>
 80082ae:	e752      	b.n	8008156 <__svfscanf_r+0x1036>
 80082b0:	f892 c000 	ldrb.w	ip, [r2]
 80082b4:	4584      	cmp	ip, r0
 80082b6:	d197      	bne.n	80081e8 <__svfscanf_r+0x10c8>
 80082b8:	05a9      	lsls	r1, r5, #22
 80082ba:	d595      	bpl.n	80081e8 <__svfscanf_r+0x10c8>
 80082bc:	f425 7520 	bic.w	r5, r5, #640	; 0x280
 80082c0:	f8c7 a024 	str.w	sl, [r7, #36]	; 0x24
 80082c4:	e763      	b.n	800818e <__svfscanf_r+0x106e>
 80082c6:	f04f 0b03 	mov.w	fp, #3
 80082ca:	e760      	b.n	800818e <__svfscanf_r+0x106e>
 80082cc:	f04f 0b02 	mov.w	fp, #2
 80082d0:	e75d      	b.n	800818e <__svfscanf_r+0x106e>
 80082d2:	ee18 0a10 	vmov	r0, s16
 80082d6:	4621      	mov	r1, r4
 80082d8:	e9c7 2301 	strd	r2, r3, [r7, #4]
 80082dc:	f002 fcd6 	bl	800ac8c <__srefill_r>
 80082e0:	e9d7 2301 	ldrd	r2, r3, [r7, #4]
 80082e4:	2800      	cmp	r0, #0
 80082e6:	f43f af30 	beq.w	800814a <__svfscanf_r+0x102a>
 80082ea:	e77d      	b.n	80081e8 <__svfscanf_r+0x10c8>
 80082ec:	f108 33ff 	add.w	r3, r8, #4294967295
 80082f0:	2b06      	cmp	r3, #6
 80082f2:	d829      	bhi.n	8008348 <__svfscanf_r+0x1228>
 80082f4:	f1b8 0f02 	cmp.w	r8, #2
 80082f8:	d837      	bhi.n	800836a <__svfscanf_r+0x124a>
 80082fa:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 80082fe:	45a9      	cmp	r9, r5
 8008300:	f67f a813 	bls.w	800732a <__svfscanf_r+0x20a>
 8008304:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 8008308:	ee18 0a10 	vmov	r0, s16
 800830c:	4622      	mov	r2, r4
 800830e:	f004 ffd0 	bl	800d2b2 <_ungetc_r>
 8008312:	e7f4      	b.n	80082fe <__svfscanf_r+0x11de>
 8008314:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8008318:	633b      	str	r3, [r7, #48]	; 0x30
 800831a:	ee18 0a10 	vmov	r0, s16
 800831e:	4622      	mov	r2, r4
 8008320:	f004 ffc7 	bl	800d2b2 <_ungetc_r>
 8008324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008326:	f10b 3bff 	add.w	fp, fp, #4294967295
 800832a:	fa5f fb8b 	uxtb.w	fp, fp
 800832e:	f1bb 0f02 	cmp.w	fp, #2
 8008332:	d1ef      	bne.n	8008314 <__svfscanf_r+0x11f4>
 8008334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008336:	f1a8 0803 	sub.w	r8, r8, #3
 800833a:	fa5f f888 	uxtb.w	r8, r8
 800833e:	eba3 0308 	sub.w	r3, r3, r8
 8008342:	eba9 0908 	sub.w	r9, r9, r8
 8008346:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008348:	05ea      	lsls	r2, r5, #23
 800834a:	d530      	bpl.n	80083ae <__svfscanf_r+0x128e>
 800834c:	056b      	lsls	r3, r5, #21
 800834e:	d50f      	bpl.n	8008370 <__svfscanf_r+0x1250>
 8008350:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 8008354:	45a9      	cmp	r9, r5
 8008356:	f67e afe8 	bls.w	800732a <__svfscanf_r+0x20a>
 800835a:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800835e:	ee18 0a10 	vmov	r0, s16
 8008362:	4622      	mov	r2, r4
 8008364:	f004 ffa5 	bl	800d2b2 <_ungetc_r>
 8008368:	e7f4      	b.n	8008354 <__svfscanf_r+0x1234>
 800836a:	46c3      	mov	fp, r8
 800836c:	464b      	mov	r3, r9
 800836e:	e7da      	b.n	8008326 <__svfscanf_r+0x1206>
 8008370:	f819 1c01 	ldrb.w	r1, [r9, #-1]
 8008374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008376:	2965      	cmp	r1, #101	; 0x65
 8008378:	f109 38ff 	add.w	r8, r9, #4294967295
 800837c:	f103 3bff 	add.w	fp, r3, #4294967295
 8008380:	d00d      	beq.n	800839e <__svfscanf_r+0x127e>
 8008382:	2945      	cmp	r1, #69	; 0x45
 8008384:	d00b      	beq.n	800839e <__svfscanf_r+0x127e>
 8008386:	ee18 0a10 	vmov	r0, s16
 800838a:	4622      	mov	r2, r4
 800838c:	f004 ff91 	bl	800d2b2 <_ungetc_r>
 8008390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008392:	f819 1c02 	ldrb.w	r1, [r9, #-2]
 8008396:	f1a9 0802 	sub.w	r8, r9, #2
 800839a:	f1a3 0b02 	sub.w	fp, r3, #2
 800839e:	ee18 0a10 	vmov	r0, s16
 80083a2:	4622      	mov	r2, r4
 80083a4:	f004 ff85 	bl	800d2b2 <_ungetc_r>
 80083a8:	46c1      	mov	r9, r8
 80083aa:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
 80083ae:	f015 0210 	ands.w	r2, r5, #16
 80083b2:	f47e aedc 	bne.w	800716e <__svfscanf_r+0x4e>
 80083b6:	f405 63c0 	and.w	r3, r5, #1536	; 0x600
 80083ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083be:	f889 2000 	strb.w	r2, [r9]
 80083c2:	d114      	bne.n	80083ee <__svfscanf_r+0x12ce>
 80083c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c6:	4553      	cmp	r3, sl
 80083c8:	eba3 020a 	sub.w	r2, r3, sl
 80083cc:	d11d      	bne.n	800840a <__svfscanf_r+0x12ea>
 80083ce:	ee18 0a10 	vmov	r0, s16
 80083d2:	2200      	movs	r2, #0
 80083d4:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 80083d8:	f003 fba8 	bl	800bb2c <_strtod_r>
 80083dc:	07e8      	lsls	r0, r5, #31
 80083de:	f106 0804 	add.w	r8, r6, #4
 80083e2:	d51d      	bpl.n	8008420 <__svfscanf_r+0x1300>
 80083e4:	6833      	ldr	r3, [r6, #0]
 80083e6:	ed83 0b00 	vstr	d0, [r3]
 80083ea:	f7ff b9b8 	b.w	800775e <__svfscanf_r+0x63e>
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d0ec      	beq.n	80083ce <__svfscanf_r+0x12ae>
 80083f4:	68f9      	ldr	r1, [r7, #12]
 80083f6:	230a      	movs	r3, #10
 80083f8:	ee18 0a10 	vmov	r0, s16
 80083fc:	3101      	adds	r1, #1
 80083fe:	f7fd fbdb 	bl	8005bb8 <_strtol_r>
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	f8d7 900c 	ldr.w	r9, [r7, #12]
 8008408:	1ac2      	subs	r2, r0, r3
 800840a:	f207 23a3 	addw	r3, r7, #675	; 0x2a3
 800840e:	4599      	cmp	r9, r3
 8008410:	bf28      	it	cs
 8008412:	f207 29a2 	addwcs	r9, r7, #674	; 0x2a2
 8008416:	4919      	ldr	r1, [pc, #100]	; (800847c <__svfscanf_r+0x135c>)
 8008418:	4648      	mov	r0, r9
 800841a:	f002 fd3f 	bl	800ae9c <sprintf>
 800841e:	e7d6      	b.n	80083ce <__svfscanf_r+0x12ae>
 8008420:	07a9      	lsls	r1, r5, #30
 8008422:	6836      	ldr	r6, [r6, #0]
 8008424:	d503      	bpl.n	800842e <__svfscanf_r+0x130e>
 8008426:	ed86 0b00 	vstr	d0, [r6]
 800842a:	f7ff b998 	b.w	800775e <__svfscanf_r+0x63e>
 800842e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008436:	d706      	bvc.n	8008446 <__svfscanf_r+0x1326>
 8008438:	4811      	ldr	r0, [pc, #68]	; (8008480 <__svfscanf_r+0x1360>)
 800843a:	f002 fd29 	bl	800ae90 <nanf>
 800843e:	ed86 0a00 	vstr	s0, [r6]
 8008442:	f7ff b98c 	b.w	800775e <__svfscanf_r+0x63e>
 8008446:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800844a:	e7f8      	b.n	800843e <__svfscanf_r+0x131e>
 800844c:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008450:	6818      	ldr	r0, [r3, #0]
 8008452:	f001 fb51 	bl	8009af8 <free>
 8008456:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800845a:	3401      	adds	r4, #1
 800845c:	601e      	str	r6, [r3, #0]
 800845e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008460:	681d      	ldr	r5, [r3, #0]
 8008462:	88db      	ldrh	r3, [r3, #6]
 8008464:	42a3      	cmp	r3, r4
 8008466:	dcf1      	bgt.n	800844c <__svfscanf_r+0x132c>
 8008468:	f7fe bf6e 	b.w	8007348 <__svfscanf_r+0x228>
 800846c:	2400      	movs	r4, #0
 800846e:	4626      	mov	r6, r4
 8008470:	e7f5      	b.n	800845e <__svfscanf_r+0x133e>
 8008472:	f001 fb41 	bl	8009af8 <free>
 8008476:	f7fe bf6c 	b.w	8007352 <__svfscanf_r+0x232>
 800847a:	bf00      	nop
 800847c:	0800fff5 	.word	0x0800fff5
 8008480:	080103cb 	.word	0x080103cb

08008484 <_vfscanf_r>:
 8008484:	b530      	push	{r4, r5, lr}
 8008486:	4604      	mov	r4, r0
 8008488:	b085      	sub	sp, #20
 800848a:	b148      	cbz	r0, 80084a0 <_vfscanf_r+0x1c>
 800848c:	6b85      	ldr	r5, [r0, #56]	; 0x38
 800848e:	b93d      	cbnz	r5, 80084a0 <_vfscanf_r+0x1c>
 8008490:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008494:	9101      	str	r1, [sp, #4]
 8008496:	f000 ff61 	bl	800935c <__sinit>
 800849a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800849e:	9901      	ldr	r1, [sp, #4]
 80084a0:	4620      	mov	r0, r4
 80084a2:	b005      	add	sp, #20
 80084a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084a8:	f7fe be3a 	b.w	8007120 <__svfscanf_r>

080084ac <__swsetup_r>:
 80084ac:	b538      	push	{r3, r4, r5, lr}
 80084ae:	4b2a      	ldr	r3, [pc, #168]	; (8008558 <__swsetup_r+0xac>)
 80084b0:	4605      	mov	r5, r0
 80084b2:	6818      	ldr	r0, [r3, #0]
 80084b4:	460c      	mov	r4, r1
 80084b6:	b118      	cbz	r0, 80084c0 <__swsetup_r+0x14>
 80084b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80084ba:	b90b      	cbnz	r3, 80084c0 <__swsetup_r+0x14>
 80084bc:	f000 ff4e 	bl	800935c <__sinit>
 80084c0:	89a3      	ldrh	r3, [r4, #12]
 80084c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084c6:	0718      	lsls	r0, r3, #28
 80084c8:	d422      	bmi.n	8008510 <__swsetup_r+0x64>
 80084ca:	06d9      	lsls	r1, r3, #27
 80084cc:	d407      	bmi.n	80084de <__swsetup_r+0x32>
 80084ce:	2309      	movs	r3, #9
 80084d0:	602b      	str	r3, [r5, #0]
 80084d2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80084d6:	81a3      	strh	r3, [r4, #12]
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	e034      	b.n	8008548 <__swsetup_r+0x9c>
 80084de:	0758      	lsls	r0, r3, #29
 80084e0:	d512      	bpl.n	8008508 <__swsetup_r+0x5c>
 80084e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80084e4:	b141      	cbz	r1, 80084f8 <__swsetup_r+0x4c>
 80084e6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80084ea:	4299      	cmp	r1, r3
 80084ec:	d002      	beq.n	80084f4 <__swsetup_r+0x48>
 80084ee:	4628      	mov	r0, r5
 80084f0:	f001 f82c 	bl	800954c <_free_r>
 80084f4:	2300      	movs	r3, #0
 80084f6:	6323      	str	r3, [r4, #48]	; 0x30
 80084f8:	89a3      	ldrh	r3, [r4, #12]
 80084fa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80084fe:	81a3      	strh	r3, [r4, #12]
 8008500:	2300      	movs	r3, #0
 8008502:	6063      	str	r3, [r4, #4]
 8008504:	6923      	ldr	r3, [r4, #16]
 8008506:	6023      	str	r3, [r4, #0]
 8008508:	89a3      	ldrh	r3, [r4, #12]
 800850a:	f043 0308 	orr.w	r3, r3, #8
 800850e:	81a3      	strh	r3, [r4, #12]
 8008510:	6923      	ldr	r3, [r4, #16]
 8008512:	b94b      	cbnz	r3, 8008528 <__swsetup_r+0x7c>
 8008514:	89a3      	ldrh	r3, [r4, #12]
 8008516:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800851a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800851e:	d003      	beq.n	8008528 <__swsetup_r+0x7c>
 8008520:	4621      	mov	r1, r4
 8008522:	4628      	mov	r0, r5
 8008524:	f001 faa0 	bl	8009a68 <__smakebuf_r>
 8008528:	89a0      	ldrh	r0, [r4, #12]
 800852a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800852e:	f010 0301 	ands.w	r3, r0, #1
 8008532:	d00a      	beq.n	800854a <__swsetup_r+0x9e>
 8008534:	2300      	movs	r3, #0
 8008536:	60a3      	str	r3, [r4, #8]
 8008538:	6963      	ldr	r3, [r4, #20]
 800853a:	425b      	negs	r3, r3
 800853c:	61a3      	str	r3, [r4, #24]
 800853e:	6923      	ldr	r3, [r4, #16]
 8008540:	b943      	cbnz	r3, 8008554 <__swsetup_r+0xa8>
 8008542:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008546:	d1c4      	bne.n	80084d2 <__swsetup_r+0x26>
 8008548:	bd38      	pop	{r3, r4, r5, pc}
 800854a:	0781      	lsls	r1, r0, #30
 800854c:	bf58      	it	pl
 800854e:	6963      	ldrpl	r3, [r4, #20]
 8008550:	60a3      	str	r3, [r4, #8]
 8008552:	e7f4      	b.n	800853e <__swsetup_r+0x92>
 8008554:	2000      	movs	r0, #0
 8008556:	e7f7      	b.n	8008548 <__swsetup_r+0x9c>
 8008558:	2000000c 	.word	0x2000000c

0800855c <register_fini>:
 800855c:	4b02      	ldr	r3, [pc, #8]	; (8008568 <register_fini+0xc>)
 800855e:	b113      	cbz	r3, 8008566 <register_fini+0xa>
 8008560:	4802      	ldr	r0, [pc, #8]	; (800856c <register_fini+0x10>)
 8008562:	f000 b805 	b.w	8008570 <atexit>
 8008566:	4770      	bx	lr
 8008568:	00000000 	.word	0x00000000
 800856c:	080093ad 	.word	0x080093ad

08008570 <atexit>:
 8008570:	2300      	movs	r3, #0
 8008572:	4601      	mov	r1, r0
 8008574:	461a      	mov	r2, r3
 8008576:	4618      	mov	r0, r3
 8008578:	f005 bc52 	b.w	800de20 <__register_exitproc>

0800857c <quorem>:
 800857c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008580:	6903      	ldr	r3, [r0, #16]
 8008582:	690c      	ldr	r4, [r1, #16]
 8008584:	42a3      	cmp	r3, r4
 8008586:	4607      	mov	r7, r0
 8008588:	f2c0 8081 	blt.w	800868e <quorem+0x112>
 800858c:	3c01      	subs	r4, #1
 800858e:	f101 0814 	add.w	r8, r1, #20
 8008592:	f100 0514 	add.w	r5, r0, #20
 8008596:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800859a:	9301      	str	r3, [sp, #4]
 800859c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085a4:	3301      	adds	r3, #1
 80085a6:	429a      	cmp	r2, r3
 80085a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80085ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80085b4:	d331      	bcc.n	800861a <quorem+0x9e>
 80085b6:	f04f 0e00 	mov.w	lr, #0
 80085ba:	4640      	mov	r0, r8
 80085bc:	46ac      	mov	ip, r5
 80085be:	46f2      	mov	sl, lr
 80085c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80085c4:	b293      	uxth	r3, r2
 80085c6:	fb06 e303 	mla	r3, r6, r3, lr
 80085ca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	ebaa 0303 	sub.w	r3, sl, r3
 80085d4:	f8dc a000 	ldr.w	sl, [ip]
 80085d8:	0c12      	lsrs	r2, r2, #16
 80085da:	fa13 f38a 	uxtah	r3, r3, sl
 80085de:	fb06 e202 	mla	r2, r6, r2, lr
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	9b00      	ldr	r3, [sp, #0]
 80085e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80085ea:	b292      	uxth	r2, r2
 80085ec:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80085f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085f4:	f8bd 3000 	ldrh.w	r3, [sp]
 80085f8:	4581      	cmp	r9, r0
 80085fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085fe:	f84c 3b04 	str.w	r3, [ip], #4
 8008602:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008606:	d2db      	bcs.n	80085c0 <quorem+0x44>
 8008608:	f855 300b 	ldr.w	r3, [r5, fp]
 800860c:	b92b      	cbnz	r3, 800861a <quorem+0x9e>
 800860e:	9b01      	ldr	r3, [sp, #4]
 8008610:	3b04      	subs	r3, #4
 8008612:	429d      	cmp	r5, r3
 8008614:	461a      	mov	r2, r3
 8008616:	d32e      	bcc.n	8008676 <quorem+0xfa>
 8008618:	613c      	str	r4, [r7, #16]
 800861a:	4638      	mov	r0, r7
 800861c:	f001 ff8e 	bl	800a53c <__mcmp>
 8008620:	2800      	cmp	r0, #0
 8008622:	db24      	blt.n	800866e <quorem+0xf2>
 8008624:	3601      	adds	r6, #1
 8008626:	4628      	mov	r0, r5
 8008628:	f04f 0c00 	mov.w	ip, #0
 800862c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008630:	f8d0 e000 	ldr.w	lr, [r0]
 8008634:	b293      	uxth	r3, r2
 8008636:	ebac 0303 	sub.w	r3, ip, r3
 800863a:	0c12      	lsrs	r2, r2, #16
 800863c:	fa13 f38e 	uxtah	r3, r3, lr
 8008640:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008644:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008648:	b29b      	uxth	r3, r3
 800864a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800864e:	45c1      	cmp	r9, r8
 8008650:	f840 3b04 	str.w	r3, [r0], #4
 8008654:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008658:	d2e8      	bcs.n	800862c <quorem+0xb0>
 800865a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800865e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008662:	b922      	cbnz	r2, 800866e <quorem+0xf2>
 8008664:	3b04      	subs	r3, #4
 8008666:	429d      	cmp	r5, r3
 8008668:	461a      	mov	r2, r3
 800866a:	d30a      	bcc.n	8008682 <quorem+0x106>
 800866c:	613c      	str	r4, [r7, #16]
 800866e:	4630      	mov	r0, r6
 8008670:	b003      	add	sp, #12
 8008672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008676:	6812      	ldr	r2, [r2, #0]
 8008678:	3b04      	subs	r3, #4
 800867a:	2a00      	cmp	r2, #0
 800867c:	d1cc      	bne.n	8008618 <quorem+0x9c>
 800867e:	3c01      	subs	r4, #1
 8008680:	e7c7      	b.n	8008612 <quorem+0x96>
 8008682:	6812      	ldr	r2, [r2, #0]
 8008684:	3b04      	subs	r3, #4
 8008686:	2a00      	cmp	r2, #0
 8008688:	d1f0      	bne.n	800866c <quorem+0xf0>
 800868a:	3c01      	subs	r4, #1
 800868c:	e7eb      	b.n	8008666 <quorem+0xea>
 800868e:	2000      	movs	r0, #0
 8008690:	e7ee      	b.n	8008670 <quorem+0xf4>
 8008692:	0000      	movs	r0, r0
 8008694:	0000      	movs	r0, r0
	...

08008698 <_dtoa_r>:
 8008698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800869c:	ed2d 8b02 	vpush	{d8}
 80086a0:	b091      	sub	sp, #68	; 0x44
 80086a2:	ed8d 0b02 	vstr	d0, [sp, #8]
 80086a6:	9106      	str	r1, [sp, #24]
 80086a8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80086aa:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80086ac:	9208      	str	r2, [sp, #32]
 80086ae:	ec59 8b10 	vmov	r8, r9, d0
 80086b2:	4606      	mov	r6, r0
 80086b4:	930c      	str	r3, [sp, #48]	; 0x30
 80086b6:	b141      	cbz	r1, 80086ca <_dtoa_r+0x32>
 80086b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80086ba:	604a      	str	r2, [r1, #4]
 80086bc:	2301      	movs	r3, #1
 80086be:	4093      	lsls	r3, r2
 80086c0:	608b      	str	r3, [r1, #8]
 80086c2:	f001 fce2 	bl	800a08a <_Bfree>
 80086c6:	2300      	movs	r3, #0
 80086c8:	6433      	str	r3, [r6, #64]	; 0x40
 80086ca:	f1b9 0300 	subs.w	r3, r9, #0
 80086ce:	bfbb      	ittet	lt
 80086d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80086d4:	9303      	strlt	r3, [sp, #12]
 80086d6:	2300      	movge	r3, #0
 80086d8:	2201      	movlt	r2, #1
 80086da:	bfac      	ite	ge
 80086dc:	6023      	strge	r3, [r4, #0]
 80086de:	6022      	strlt	r2, [r4, #0]
 80086e0:	4b99      	ldr	r3, [pc, #612]	; (8008948 <_dtoa_r+0x2b0>)
 80086e2:	9c03      	ldr	r4, [sp, #12]
 80086e4:	43a3      	bics	r3, r4
 80086e6:	d11c      	bne.n	8008722 <_dtoa_r+0x8a>
 80086e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80086ee:	6013      	str	r3, [r2, #0]
 80086f0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80086f4:	ea53 0308 	orrs.w	r3, r3, r8
 80086f8:	f000 84f8 	beq.w	80090ec <_dtoa_r+0xa54>
 80086fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80086fe:	b90b      	cbnz	r3, 8008704 <_dtoa_r+0x6c>
 8008700:	4b92      	ldr	r3, [pc, #584]	; (800894c <_dtoa_r+0x2b4>)
 8008702:	e01f      	b.n	8008744 <_dtoa_r+0xac>
 8008704:	4b91      	ldr	r3, [pc, #580]	; (800894c <_dtoa_r+0x2b4>)
 8008706:	9301      	str	r3, [sp, #4]
 8008708:	3303      	adds	r3, #3
 800870a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800870c:	6013      	str	r3, [r2, #0]
 800870e:	9801      	ldr	r0, [sp, #4]
 8008710:	b011      	add	sp, #68	; 0x44
 8008712:	ecbd 8b02 	vpop	{d8}
 8008716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800871a:	4b8d      	ldr	r3, [pc, #564]	; (8008950 <_dtoa_r+0x2b8>)
 800871c:	9301      	str	r3, [sp, #4]
 800871e:	3308      	adds	r3, #8
 8008720:	e7f3      	b.n	800870a <_dtoa_r+0x72>
 8008722:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008726:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800872a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800872e:	d10b      	bne.n	8008748 <_dtoa_r+0xb0>
 8008730:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008732:	2301      	movs	r3, #1
 8008734:	6013      	str	r3, [r2, #0]
 8008736:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 84d4 	beq.w	80090e6 <_dtoa_r+0xa4e>
 800873e:	4885      	ldr	r0, [pc, #532]	; (8008954 <_dtoa_r+0x2bc>)
 8008740:	6018      	str	r0, [r3, #0]
 8008742:	1e43      	subs	r3, r0, #1
 8008744:	9301      	str	r3, [sp, #4]
 8008746:	e7e2      	b.n	800870e <_dtoa_r+0x76>
 8008748:	a90f      	add	r1, sp, #60	; 0x3c
 800874a:	aa0e      	add	r2, sp, #56	; 0x38
 800874c:	4630      	mov	r0, r6
 800874e:	eeb0 0b48 	vmov.f64	d0, d8
 8008752:	f002 f815 	bl	800a780 <__d2b>
 8008756:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800875a:	4605      	mov	r5, r0
 800875c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800875e:	2900      	cmp	r1, #0
 8008760:	d046      	beq.n	80087f0 <_dtoa_r+0x158>
 8008762:	ee18 4a90 	vmov	r4, s17
 8008766:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800876a:	ec53 2b18 	vmov	r2, r3, d8
 800876e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8008772:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008776:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800877a:	2400      	movs	r4, #0
 800877c:	ec43 2b16 	vmov	d6, r2, r3
 8008780:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8008784:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008930 <_dtoa_r+0x298>
 8008788:	ee36 7b47 	vsub.f64	d7, d6, d7
 800878c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8008938 <_dtoa_r+0x2a0>
 8008790:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008794:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008940 <_dtoa_r+0x2a8>
 8008798:	ee07 1a90 	vmov	s15, r1
 800879c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80087a0:	eeb0 7b46 	vmov.f64	d7, d6
 80087a4:	eea4 7b05 	vfma.f64	d7, d4, d5
 80087a8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80087ac:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80087b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087b4:	ee16 ba90 	vmov	fp, s13
 80087b8:	940a      	str	r4, [sp, #40]	; 0x28
 80087ba:	d508      	bpl.n	80087ce <_dtoa_r+0x136>
 80087bc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80087c0:	eeb4 6b47 	vcmp.f64	d6, d7
 80087c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087c8:	bf18      	it	ne
 80087ca:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80087ce:	f1bb 0f16 	cmp.w	fp, #22
 80087d2:	d82f      	bhi.n	8008834 <_dtoa_r+0x19c>
 80087d4:	4b60      	ldr	r3, [pc, #384]	; (8008958 <_dtoa_r+0x2c0>)
 80087d6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80087da:	ed93 7b00 	vldr	d7, [r3]
 80087de:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80087e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087e6:	d501      	bpl.n	80087ec <_dtoa_r+0x154>
 80087e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087ec:	2300      	movs	r3, #0
 80087ee:	e022      	b.n	8008836 <_dtoa_r+0x19e>
 80087f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80087f2:	4401      	add	r1, r0
 80087f4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80087f8:	2b20      	cmp	r3, #32
 80087fa:	bfc1      	itttt	gt
 80087fc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008800:	fa04 f303 	lslgt.w	r3, r4, r3
 8008804:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8008808:	fa28 f804 	lsrgt.w	r8, r8, r4
 800880c:	bfd6      	itet	le
 800880e:	f1c3 0320 	rsble	r3, r3, #32
 8008812:	ea43 0808 	orrgt.w	r8, r3, r8
 8008816:	fa08 f803 	lslle.w	r8, r8, r3
 800881a:	ee07 8a90 	vmov	s15, r8
 800881e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008822:	3901      	subs	r1, #1
 8008824:	ee17 4a90 	vmov	r4, s15
 8008828:	ec53 2b17 	vmov	r2, r3, d7
 800882c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008830:	2401      	movs	r4, #1
 8008832:	e7a3      	b.n	800877c <_dtoa_r+0xe4>
 8008834:	2301      	movs	r3, #1
 8008836:	930b      	str	r3, [sp, #44]	; 0x2c
 8008838:	1a43      	subs	r3, r0, r1
 800883a:	1e5a      	subs	r2, r3, #1
 800883c:	bf45      	ittet	mi
 800883e:	f1c3 0301 	rsbmi	r3, r3, #1
 8008842:	9304      	strmi	r3, [sp, #16]
 8008844:	2300      	movpl	r3, #0
 8008846:	2300      	movmi	r3, #0
 8008848:	9205      	str	r2, [sp, #20]
 800884a:	bf54      	ite	pl
 800884c:	9304      	strpl	r3, [sp, #16]
 800884e:	9305      	strmi	r3, [sp, #20]
 8008850:	f1bb 0f00 	cmp.w	fp, #0
 8008854:	db18      	blt.n	8008888 <_dtoa_r+0x1f0>
 8008856:	9b05      	ldr	r3, [sp, #20]
 8008858:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800885c:	445b      	add	r3, fp
 800885e:	9305      	str	r3, [sp, #20]
 8008860:	2300      	movs	r3, #0
 8008862:	9a06      	ldr	r2, [sp, #24]
 8008864:	2a09      	cmp	r2, #9
 8008866:	d84a      	bhi.n	80088fe <_dtoa_r+0x266>
 8008868:	2a05      	cmp	r2, #5
 800886a:	bfc4      	itt	gt
 800886c:	3a04      	subgt	r2, #4
 800886e:	9206      	strgt	r2, [sp, #24]
 8008870:	9a06      	ldr	r2, [sp, #24]
 8008872:	f1a2 0202 	sub.w	r2, r2, #2
 8008876:	bfcc      	ite	gt
 8008878:	2400      	movgt	r4, #0
 800887a:	2401      	movle	r4, #1
 800887c:	2a03      	cmp	r2, #3
 800887e:	d849      	bhi.n	8008914 <_dtoa_r+0x27c>
 8008880:	e8df f002 	tbb	[pc, r2]
 8008884:	3b2d2f0b 	.word	0x3b2d2f0b
 8008888:	9b04      	ldr	r3, [sp, #16]
 800888a:	2200      	movs	r2, #0
 800888c:	eba3 030b 	sub.w	r3, r3, fp
 8008890:	9304      	str	r3, [sp, #16]
 8008892:	9209      	str	r2, [sp, #36]	; 0x24
 8008894:	f1cb 0300 	rsb	r3, fp, #0
 8008898:	e7e3      	b.n	8008862 <_dtoa_r+0x1ca>
 800889a:	2200      	movs	r2, #0
 800889c:	9207      	str	r2, [sp, #28]
 800889e:	9a08      	ldr	r2, [sp, #32]
 80088a0:	2a00      	cmp	r2, #0
 80088a2:	dc3a      	bgt.n	800891a <_dtoa_r+0x282>
 80088a4:	f04f 0a01 	mov.w	sl, #1
 80088a8:	46d1      	mov	r9, sl
 80088aa:	4652      	mov	r2, sl
 80088ac:	f8cd a020 	str.w	sl, [sp, #32]
 80088b0:	2100      	movs	r1, #0
 80088b2:	6471      	str	r1, [r6, #68]	; 0x44
 80088b4:	2004      	movs	r0, #4
 80088b6:	f100 0714 	add.w	r7, r0, #20
 80088ba:	4297      	cmp	r7, r2
 80088bc:	6c71      	ldr	r1, [r6, #68]	; 0x44
 80088be:	d931      	bls.n	8008924 <_dtoa_r+0x28c>
 80088c0:	4630      	mov	r0, r6
 80088c2:	930d      	str	r3, [sp, #52]	; 0x34
 80088c4:	f001 fbbc 	bl	800a040 <_Balloc>
 80088c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088ca:	9001      	str	r0, [sp, #4]
 80088cc:	4602      	mov	r2, r0
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d148      	bne.n	8008964 <_dtoa_r+0x2cc>
 80088d2:	4b22      	ldr	r3, [pc, #136]	; (800895c <_dtoa_r+0x2c4>)
 80088d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80088d8:	4821      	ldr	r0, [pc, #132]	; (8008960 <_dtoa_r+0x2c8>)
 80088da:	f005 fae3 	bl	800dea4 <__assert_func>
 80088de:	2201      	movs	r2, #1
 80088e0:	e7dc      	b.n	800889c <_dtoa_r+0x204>
 80088e2:	2200      	movs	r2, #0
 80088e4:	9207      	str	r2, [sp, #28]
 80088e6:	9a08      	ldr	r2, [sp, #32]
 80088e8:	eb0b 0a02 	add.w	sl, fp, r2
 80088ec:	f10a 0901 	add.w	r9, sl, #1
 80088f0:	464a      	mov	r2, r9
 80088f2:	2a01      	cmp	r2, #1
 80088f4:	bfb8      	it	lt
 80088f6:	2201      	movlt	r2, #1
 80088f8:	e7da      	b.n	80088b0 <_dtoa_r+0x218>
 80088fa:	2201      	movs	r2, #1
 80088fc:	e7f2      	b.n	80088e4 <_dtoa_r+0x24c>
 80088fe:	2401      	movs	r4, #1
 8008900:	2200      	movs	r2, #0
 8008902:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8008906:	f04f 3aff 	mov.w	sl, #4294967295
 800890a:	2100      	movs	r1, #0
 800890c:	46d1      	mov	r9, sl
 800890e:	2212      	movs	r2, #18
 8008910:	9108      	str	r1, [sp, #32]
 8008912:	e7cd      	b.n	80088b0 <_dtoa_r+0x218>
 8008914:	2201      	movs	r2, #1
 8008916:	9207      	str	r2, [sp, #28]
 8008918:	e7f5      	b.n	8008906 <_dtoa_r+0x26e>
 800891a:	f8dd a020 	ldr.w	sl, [sp, #32]
 800891e:	46d1      	mov	r9, sl
 8008920:	4652      	mov	r2, sl
 8008922:	e7c5      	b.n	80088b0 <_dtoa_r+0x218>
 8008924:	3101      	adds	r1, #1
 8008926:	6471      	str	r1, [r6, #68]	; 0x44
 8008928:	0040      	lsls	r0, r0, #1
 800892a:	e7c4      	b.n	80088b6 <_dtoa_r+0x21e>
 800892c:	f3af 8000 	nop.w
 8008930:	636f4361 	.word	0x636f4361
 8008934:	3fd287a7 	.word	0x3fd287a7
 8008938:	8b60c8b3 	.word	0x8b60c8b3
 800893c:	3fc68a28 	.word	0x3fc68a28
 8008940:	509f79fb 	.word	0x509f79fb
 8008944:	3fd34413 	.word	0x3fd34413
 8008948:	7ff00000 	.word	0x7ff00000
 800894c:	0801011d 	.word	0x0801011d
 8008950:	08010121 	.word	0x08010121
 8008954:	0800ffd4 	.word	0x0800ffd4
 8008958:	08010228 	.word	0x08010228
 800895c:	0801012a 	.word	0x0801012a
 8008960:	0801013b 	.word	0x0801013b
 8008964:	9a01      	ldr	r2, [sp, #4]
 8008966:	6432      	str	r2, [r6, #64]	; 0x40
 8008968:	f1b9 0f0e 	cmp.w	r9, #14
 800896c:	d86c      	bhi.n	8008a48 <_dtoa_r+0x3b0>
 800896e:	2c00      	cmp	r4, #0
 8008970:	d06a      	beq.n	8008a48 <_dtoa_r+0x3b0>
 8008972:	f1bb 0f00 	cmp.w	fp, #0
 8008976:	f340 80a0 	ble.w	8008aba <_dtoa_r+0x422>
 800897a:	49c1      	ldr	r1, [pc, #772]	; (8008c80 <_dtoa_r+0x5e8>)
 800897c:	f00b 020f 	and.w	r2, fp, #15
 8008980:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008984:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008988:	ed92 7b00 	vldr	d7, [r2]
 800898c:	ea4f 112b 	mov.w	r1, fp, asr #4
 8008990:	f000 8087 	beq.w	8008aa2 <_dtoa_r+0x40a>
 8008994:	4abb      	ldr	r2, [pc, #748]	; (8008c84 <_dtoa_r+0x5ec>)
 8008996:	ed92 6b08 	vldr	d6, [r2, #32]
 800899a:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800899e:	ed8d 6b02 	vstr	d6, [sp, #8]
 80089a2:	f001 010f 	and.w	r1, r1, #15
 80089a6:	2203      	movs	r2, #3
 80089a8:	48b6      	ldr	r0, [pc, #728]	; (8008c84 <_dtoa_r+0x5ec>)
 80089aa:	2900      	cmp	r1, #0
 80089ac:	d17b      	bne.n	8008aa6 <_dtoa_r+0x40e>
 80089ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 80089b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80089b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80089bc:	2900      	cmp	r1, #0
 80089be:	f000 80a2 	beq.w	8008b06 <_dtoa_r+0x46e>
 80089c2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80089c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80089ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089d2:	f140 8098 	bpl.w	8008b06 <_dtoa_r+0x46e>
 80089d6:	f1b9 0f00 	cmp.w	r9, #0
 80089da:	f000 8094 	beq.w	8008b06 <_dtoa_r+0x46e>
 80089de:	f1ba 0f00 	cmp.w	sl, #0
 80089e2:	dd2f      	ble.n	8008a44 <_dtoa_r+0x3ac>
 80089e4:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80089e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80089ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80089f4:	3201      	adds	r2, #1
 80089f6:	4650      	mov	r0, sl
 80089f8:	ed9d 6b02 	vldr	d6, [sp, #8]
 80089fc:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8008a00:	ee07 2a90 	vmov	s15, r2
 8008a04:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008a08:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008a0c:	ee15 4a90 	vmov	r4, s11
 8008a10:	ec52 1b15 	vmov	r1, r2, d5
 8008a14:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	d177      	bne.n	8008b0c <_dtoa_r+0x474>
 8008a1c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008a20:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008a24:	ec42 1b17 	vmov	d7, r1, r2
 8008a28:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a30:	f300 8262 	bgt.w	8008ef8 <_dtoa_r+0x860>
 8008a34:	eeb1 7b47 	vneg.f64	d7, d7
 8008a38:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a40:	f100 8257 	bmi.w	8008ef2 <_dtoa_r+0x85a>
 8008a44:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008a48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008a4a:	2a00      	cmp	r2, #0
 8008a4c:	f2c0 811c 	blt.w	8008c88 <_dtoa_r+0x5f0>
 8008a50:	f1bb 0f0e 	cmp.w	fp, #14
 8008a54:	f300 8118 	bgt.w	8008c88 <_dtoa_r+0x5f0>
 8008a58:	4b89      	ldr	r3, [pc, #548]	; (8008c80 <_dtoa_r+0x5e8>)
 8008a5a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a5e:	ed93 6b00 	vldr	d6, [r3]
 8008a62:	9b08      	ldr	r3, [sp, #32]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f280 80b7 	bge.w	8008bd8 <_dtoa_r+0x540>
 8008a6a:	f1b9 0f00 	cmp.w	r9, #0
 8008a6e:	f300 80b3 	bgt.w	8008bd8 <_dtoa_r+0x540>
 8008a72:	f040 823e 	bne.w	8008ef2 <_dtoa_r+0x85a>
 8008a76:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008a7a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008a7e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a82:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a8a:	464c      	mov	r4, r9
 8008a8c:	464f      	mov	r7, r9
 8008a8e:	f280 8214 	bge.w	8008eba <_dtoa_r+0x822>
 8008a92:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008a96:	2331      	movs	r3, #49	; 0x31
 8008a98:	f808 3b01 	strb.w	r3, [r8], #1
 8008a9c:	f10b 0b01 	add.w	fp, fp, #1
 8008aa0:	e210      	b.n	8008ec4 <_dtoa_r+0x82c>
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	e780      	b.n	80089a8 <_dtoa_r+0x310>
 8008aa6:	07cc      	lsls	r4, r1, #31
 8008aa8:	d504      	bpl.n	8008ab4 <_dtoa_r+0x41c>
 8008aaa:	ed90 6b00 	vldr	d6, [r0]
 8008aae:	3201      	adds	r2, #1
 8008ab0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008ab4:	1049      	asrs	r1, r1, #1
 8008ab6:	3008      	adds	r0, #8
 8008ab8:	e777      	b.n	80089aa <_dtoa_r+0x312>
 8008aba:	d022      	beq.n	8008b02 <_dtoa_r+0x46a>
 8008abc:	f1cb 0100 	rsb	r1, fp, #0
 8008ac0:	4a6f      	ldr	r2, [pc, #444]	; (8008c80 <_dtoa_r+0x5e8>)
 8008ac2:	f001 000f 	and.w	r0, r1, #15
 8008ac6:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008aca:	ed92 7b00 	vldr	d7, [r2]
 8008ace:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008ad2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008ad6:	486b      	ldr	r0, [pc, #428]	; (8008c84 <_dtoa_r+0x5ec>)
 8008ad8:	1109      	asrs	r1, r1, #4
 8008ada:	2400      	movs	r4, #0
 8008adc:	2202      	movs	r2, #2
 8008ade:	b929      	cbnz	r1, 8008aec <_dtoa_r+0x454>
 8008ae0:	2c00      	cmp	r4, #0
 8008ae2:	f43f af6a 	beq.w	80089ba <_dtoa_r+0x322>
 8008ae6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008aea:	e766      	b.n	80089ba <_dtoa_r+0x322>
 8008aec:	07cf      	lsls	r7, r1, #31
 8008aee:	d505      	bpl.n	8008afc <_dtoa_r+0x464>
 8008af0:	ed90 6b00 	vldr	d6, [r0]
 8008af4:	3201      	adds	r2, #1
 8008af6:	2401      	movs	r4, #1
 8008af8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008afc:	1049      	asrs	r1, r1, #1
 8008afe:	3008      	adds	r0, #8
 8008b00:	e7ed      	b.n	8008ade <_dtoa_r+0x446>
 8008b02:	2202      	movs	r2, #2
 8008b04:	e759      	b.n	80089ba <_dtoa_r+0x322>
 8008b06:	465f      	mov	r7, fp
 8008b08:	4648      	mov	r0, r9
 8008b0a:	e775      	b.n	80089f8 <_dtoa_r+0x360>
 8008b0c:	ec42 1b17 	vmov	d7, r1, r2
 8008b10:	4a5b      	ldr	r2, [pc, #364]	; (8008c80 <_dtoa_r+0x5e8>)
 8008b12:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008b16:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008b1a:	9a01      	ldr	r2, [sp, #4]
 8008b1c:	1814      	adds	r4, r2, r0
 8008b1e:	9a07      	ldr	r2, [sp, #28]
 8008b20:	b352      	cbz	r2, 8008b78 <_dtoa_r+0x4e0>
 8008b22:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8008b26:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8008b2a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008b2e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008b32:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008b36:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008b3a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008b3e:	ee14 2a90 	vmov	r2, s9
 8008b42:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008b46:	3230      	adds	r2, #48	; 0x30
 8008b48:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008b4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b54:	f808 2b01 	strb.w	r2, [r8], #1
 8008b58:	d439      	bmi.n	8008bce <_dtoa_r+0x536>
 8008b5a:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008b5e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b66:	d472      	bmi.n	8008c4e <_dtoa_r+0x5b6>
 8008b68:	45a0      	cmp	r8, r4
 8008b6a:	f43f af6b 	beq.w	8008a44 <_dtoa_r+0x3ac>
 8008b6e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008b72:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008b76:	e7e0      	b.n	8008b3a <_dtoa_r+0x4a2>
 8008b78:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008b7c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008b80:	4621      	mov	r1, r4
 8008b82:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008b86:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008b8a:	ee14 2a90 	vmov	r2, s9
 8008b8e:	3230      	adds	r2, #48	; 0x30
 8008b90:	f808 2b01 	strb.w	r2, [r8], #1
 8008b94:	45a0      	cmp	r8, r4
 8008b96:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008b9a:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008b9e:	d118      	bne.n	8008bd2 <_dtoa_r+0x53a>
 8008ba0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8008ba4:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008ba8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bb0:	dc4d      	bgt.n	8008c4e <_dtoa_r+0x5b6>
 8008bb2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008bb6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bbe:	f57f af41 	bpl.w	8008a44 <_dtoa_r+0x3ac>
 8008bc2:	4688      	mov	r8, r1
 8008bc4:	3901      	subs	r1, #1
 8008bc6:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8008bca:	2b30      	cmp	r3, #48	; 0x30
 8008bcc:	d0f9      	beq.n	8008bc2 <_dtoa_r+0x52a>
 8008bce:	46bb      	mov	fp, r7
 8008bd0:	e02a      	b.n	8008c28 <_dtoa_r+0x590>
 8008bd2:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008bd6:	e7d6      	b.n	8008b86 <_dtoa_r+0x4ee>
 8008bd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008bdc:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8008be0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008be4:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008be8:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008bec:	ee15 3a10 	vmov	r3, s10
 8008bf0:	3330      	adds	r3, #48	; 0x30
 8008bf2:	f808 3b01 	strb.w	r3, [r8], #1
 8008bf6:	9b01      	ldr	r3, [sp, #4]
 8008bf8:	eba8 0303 	sub.w	r3, r8, r3
 8008bfc:	4599      	cmp	r9, r3
 8008bfe:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008c02:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008c06:	d133      	bne.n	8008c70 <_dtoa_r+0x5d8>
 8008c08:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008c0c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c14:	dc1a      	bgt.n	8008c4c <_dtoa_r+0x5b4>
 8008c16:	eeb4 7b46 	vcmp.f64	d7, d6
 8008c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c1e:	d103      	bne.n	8008c28 <_dtoa_r+0x590>
 8008c20:	ee15 3a10 	vmov	r3, s10
 8008c24:	07d9      	lsls	r1, r3, #31
 8008c26:	d411      	bmi.n	8008c4c <_dtoa_r+0x5b4>
 8008c28:	4629      	mov	r1, r5
 8008c2a:	4630      	mov	r0, r6
 8008c2c:	f001 fa2d 	bl	800a08a <_Bfree>
 8008c30:	2300      	movs	r3, #0
 8008c32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c34:	f888 3000 	strb.w	r3, [r8]
 8008c38:	f10b 0301 	add.w	r3, fp, #1
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	f43f ad64 	beq.w	800870e <_dtoa_r+0x76>
 8008c46:	f8c3 8000 	str.w	r8, [r3]
 8008c4a:	e560      	b.n	800870e <_dtoa_r+0x76>
 8008c4c:	465f      	mov	r7, fp
 8008c4e:	4643      	mov	r3, r8
 8008c50:	4698      	mov	r8, r3
 8008c52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c56:	2a39      	cmp	r2, #57	; 0x39
 8008c58:	d106      	bne.n	8008c68 <_dtoa_r+0x5d0>
 8008c5a:	9a01      	ldr	r2, [sp, #4]
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d1f7      	bne.n	8008c50 <_dtoa_r+0x5b8>
 8008c60:	9901      	ldr	r1, [sp, #4]
 8008c62:	2230      	movs	r2, #48	; 0x30
 8008c64:	3701      	adds	r7, #1
 8008c66:	700a      	strb	r2, [r1, #0]
 8008c68:	781a      	ldrb	r2, [r3, #0]
 8008c6a:	3201      	adds	r2, #1
 8008c6c:	701a      	strb	r2, [r3, #0]
 8008c6e:	e7ae      	b.n	8008bce <_dtoa_r+0x536>
 8008c70:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008c74:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c7c:	d1b2      	bne.n	8008be4 <_dtoa_r+0x54c>
 8008c7e:	e7d3      	b.n	8008c28 <_dtoa_r+0x590>
 8008c80:	08010228 	.word	0x08010228
 8008c84:	08010200 	.word	0x08010200
 8008c88:	9907      	ldr	r1, [sp, #28]
 8008c8a:	2900      	cmp	r1, #0
 8008c8c:	f000 80d0 	beq.w	8008e30 <_dtoa_r+0x798>
 8008c90:	9906      	ldr	r1, [sp, #24]
 8008c92:	2901      	cmp	r1, #1
 8008c94:	f300 80b4 	bgt.w	8008e00 <_dtoa_r+0x768>
 8008c98:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c9a:	2900      	cmp	r1, #0
 8008c9c:	f000 80ac 	beq.w	8008df8 <_dtoa_r+0x760>
 8008ca0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008ca4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008ca8:	461c      	mov	r4, r3
 8008caa:	930a      	str	r3, [sp, #40]	; 0x28
 8008cac:	9b04      	ldr	r3, [sp, #16]
 8008cae:	4413      	add	r3, r2
 8008cb0:	9304      	str	r3, [sp, #16]
 8008cb2:	9b05      	ldr	r3, [sp, #20]
 8008cb4:	2101      	movs	r1, #1
 8008cb6:	4413      	add	r3, r2
 8008cb8:	4630      	mov	r0, r6
 8008cba:	9305      	str	r3, [sp, #20]
 8008cbc:	f001 face 	bl	800a25c <__i2b>
 8008cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cc2:	4607      	mov	r7, r0
 8008cc4:	f1b8 0f00 	cmp.w	r8, #0
 8008cc8:	dd0d      	ble.n	8008ce6 <_dtoa_r+0x64e>
 8008cca:	9a05      	ldr	r2, [sp, #20]
 8008ccc:	2a00      	cmp	r2, #0
 8008cce:	dd0a      	ble.n	8008ce6 <_dtoa_r+0x64e>
 8008cd0:	4542      	cmp	r2, r8
 8008cd2:	9904      	ldr	r1, [sp, #16]
 8008cd4:	bfa8      	it	ge
 8008cd6:	4642      	movge	r2, r8
 8008cd8:	1a89      	subs	r1, r1, r2
 8008cda:	9104      	str	r1, [sp, #16]
 8008cdc:	9905      	ldr	r1, [sp, #20]
 8008cde:	eba8 0802 	sub.w	r8, r8, r2
 8008ce2:	1a8a      	subs	r2, r1, r2
 8008ce4:	9205      	str	r2, [sp, #20]
 8008ce6:	b303      	cbz	r3, 8008d2a <_dtoa_r+0x692>
 8008ce8:	9a07      	ldr	r2, [sp, #28]
 8008cea:	2a00      	cmp	r2, #0
 8008cec:	f000 80a5 	beq.w	8008e3a <_dtoa_r+0x7a2>
 8008cf0:	2c00      	cmp	r4, #0
 8008cf2:	dd13      	ble.n	8008d1c <_dtoa_r+0x684>
 8008cf4:	4639      	mov	r1, r7
 8008cf6:	4622      	mov	r2, r4
 8008cf8:	4630      	mov	r0, r6
 8008cfa:	930d      	str	r3, [sp, #52]	; 0x34
 8008cfc:	f001 fb6e 	bl	800a3dc <__pow5mult>
 8008d00:	462a      	mov	r2, r5
 8008d02:	4601      	mov	r1, r0
 8008d04:	4607      	mov	r7, r0
 8008d06:	4630      	mov	r0, r6
 8008d08:	f001 fabe 	bl	800a288 <__multiply>
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	900a      	str	r0, [sp, #40]	; 0x28
 8008d10:	4630      	mov	r0, r6
 8008d12:	f001 f9ba 	bl	800a08a <_Bfree>
 8008d16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d1a:	4615      	mov	r5, r2
 8008d1c:	1b1a      	subs	r2, r3, r4
 8008d1e:	d004      	beq.n	8008d2a <_dtoa_r+0x692>
 8008d20:	4629      	mov	r1, r5
 8008d22:	4630      	mov	r0, r6
 8008d24:	f001 fb5a 	bl	800a3dc <__pow5mult>
 8008d28:	4605      	mov	r5, r0
 8008d2a:	2101      	movs	r1, #1
 8008d2c:	4630      	mov	r0, r6
 8008d2e:	f001 fa95 	bl	800a25c <__i2b>
 8008d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	4604      	mov	r4, r0
 8008d38:	f340 8081 	ble.w	8008e3e <_dtoa_r+0x7a6>
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	4601      	mov	r1, r0
 8008d40:	4630      	mov	r0, r6
 8008d42:	f001 fb4b 	bl	800a3dc <__pow5mult>
 8008d46:	9b06      	ldr	r3, [sp, #24]
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	dd7a      	ble.n	8008e44 <_dtoa_r+0x7ac>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	930a      	str	r3, [sp, #40]	; 0x28
 8008d52:	6922      	ldr	r2, [r4, #16]
 8008d54:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008d58:	6910      	ldr	r0, [r2, #16]
 8008d5a:	f001 fa2f 	bl	800a1bc <__hi0bits>
 8008d5e:	f1c0 0020 	rsb	r0, r0, #32
 8008d62:	9b05      	ldr	r3, [sp, #20]
 8008d64:	4418      	add	r0, r3
 8008d66:	f010 001f 	ands.w	r0, r0, #31
 8008d6a:	f000 808c 	beq.w	8008e86 <_dtoa_r+0x7ee>
 8008d6e:	f1c0 0220 	rsb	r2, r0, #32
 8008d72:	2a04      	cmp	r2, #4
 8008d74:	f340 8085 	ble.w	8008e82 <_dtoa_r+0x7ea>
 8008d78:	f1c0 001c 	rsb	r0, r0, #28
 8008d7c:	9b04      	ldr	r3, [sp, #16]
 8008d7e:	4403      	add	r3, r0
 8008d80:	9304      	str	r3, [sp, #16]
 8008d82:	9b05      	ldr	r3, [sp, #20]
 8008d84:	4403      	add	r3, r0
 8008d86:	4480      	add	r8, r0
 8008d88:	9305      	str	r3, [sp, #20]
 8008d8a:	9b04      	ldr	r3, [sp, #16]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	dd05      	ble.n	8008d9c <_dtoa_r+0x704>
 8008d90:	4629      	mov	r1, r5
 8008d92:	461a      	mov	r2, r3
 8008d94:	4630      	mov	r0, r6
 8008d96:	f001 fb61 	bl	800a45c <__lshift>
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	9b05      	ldr	r3, [sp, #20]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	dd05      	ble.n	8008dae <_dtoa_r+0x716>
 8008da2:	4621      	mov	r1, r4
 8008da4:	461a      	mov	r2, r3
 8008da6:	4630      	mov	r0, r6
 8008da8:	f001 fb58 	bl	800a45c <__lshift>
 8008dac:	4604      	mov	r4, r0
 8008dae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d06a      	beq.n	8008e8a <_dtoa_r+0x7f2>
 8008db4:	4621      	mov	r1, r4
 8008db6:	4628      	mov	r0, r5
 8008db8:	f001 fbc0 	bl	800a53c <__mcmp>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	da64      	bge.n	8008e8a <_dtoa_r+0x7f2>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	4629      	mov	r1, r5
 8008dc4:	220a      	movs	r2, #10
 8008dc6:	4630      	mov	r0, r6
 8008dc8:	f001 f968 	bl	800a09c <__multadd>
 8008dcc:	9b07      	ldr	r3, [sp, #28]
 8008dce:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dd2:	4605      	mov	r5, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f000 8190 	beq.w	80090fa <_dtoa_r+0xa62>
 8008dda:	4639      	mov	r1, r7
 8008ddc:	2300      	movs	r3, #0
 8008dde:	220a      	movs	r2, #10
 8008de0:	4630      	mov	r0, r6
 8008de2:	f001 f95b 	bl	800a09c <__multadd>
 8008de6:	f1ba 0f00 	cmp.w	sl, #0
 8008dea:	4607      	mov	r7, r0
 8008dec:	f300 808d 	bgt.w	8008f0a <_dtoa_r+0x872>
 8008df0:	9b06      	ldr	r3, [sp, #24]
 8008df2:	2b02      	cmp	r3, #2
 8008df4:	dc50      	bgt.n	8008e98 <_dtoa_r+0x800>
 8008df6:	e088      	b.n	8008f0a <_dtoa_r+0x872>
 8008df8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008dfa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008dfe:	e751      	b.n	8008ca4 <_dtoa_r+0x60c>
 8008e00:	f109 34ff 	add.w	r4, r9, #4294967295
 8008e04:	42a3      	cmp	r3, r4
 8008e06:	bfbf      	itttt	lt
 8008e08:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8008e0a:	1ae3      	sublt	r3, r4, r3
 8008e0c:	18d2      	addlt	r2, r2, r3
 8008e0e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8008e10:	bfb6      	itet	lt
 8008e12:	4623      	movlt	r3, r4
 8008e14:	1b1c      	subge	r4, r3, r4
 8008e16:	2400      	movlt	r4, #0
 8008e18:	f1b9 0f00 	cmp.w	r9, #0
 8008e1c:	bfb5      	itete	lt
 8008e1e:	9a04      	ldrlt	r2, [sp, #16]
 8008e20:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8008e24:	eba2 0809 	sublt.w	r8, r2, r9
 8008e28:	464a      	movge	r2, r9
 8008e2a:	bfb8      	it	lt
 8008e2c:	2200      	movlt	r2, #0
 8008e2e:	e73c      	b.n	8008caa <_dtoa_r+0x612>
 8008e30:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008e34:	9f07      	ldr	r7, [sp, #28]
 8008e36:	461c      	mov	r4, r3
 8008e38:	e744      	b.n	8008cc4 <_dtoa_r+0x62c>
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	e770      	b.n	8008d20 <_dtoa_r+0x688>
 8008e3e:	9b06      	ldr	r3, [sp, #24]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	dc18      	bgt.n	8008e76 <_dtoa_r+0x7de>
 8008e44:	9b02      	ldr	r3, [sp, #8]
 8008e46:	b9b3      	cbnz	r3, 8008e76 <_dtoa_r+0x7de>
 8008e48:	9b03      	ldr	r3, [sp, #12]
 8008e4a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008e4e:	b9a2      	cbnz	r2, 8008e7a <_dtoa_r+0x7e2>
 8008e50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008e54:	0d12      	lsrs	r2, r2, #20
 8008e56:	0512      	lsls	r2, r2, #20
 8008e58:	b18a      	cbz	r2, 8008e7e <_dtoa_r+0x7e6>
 8008e5a:	9b04      	ldr	r3, [sp, #16]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	9304      	str	r3, [sp, #16]
 8008e60:	9b05      	ldr	r3, [sp, #20]
 8008e62:	3301      	adds	r3, #1
 8008e64:	9305      	str	r3, [sp, #20]
 8008e66:	2301      	movs	r3, #1
 8008e68:	930a      	str	r3, [sp, #40]	; 0x28
 8008e6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	f47f af70 	bne.w	8008d52 <_dtoa_r+0x6ba>
 8008e72:	2001      	movs	r0, #1
 8008e74:	e775      	b.n	8008d62 <_dtoa_r+0x6ca>
 8008e76:	2300      	movs	r3, #0
 8008e78:	e7f6      	b.n	8008e68 <_dtoa_r+0x7d0>
 8008e7a:	9b02      	ldr	r3, [sp, #8]
 8008e7c:	e7f4      	b.n	8008e68 <_dtoa_r+0x7d0>
 8008e7e:	920a      	str	r2, [sp, #40]	; 0x28
 8008e80:	e7f3      	b.n	8008e6a <_dtoa_r+0x7d2>
 8008e82:	d082      	beq.n	8008d8a <_dtoa_r+0x6f2>
 8008e84:	4610      	mov	r0, r2
 8008e86:	301c      	adds	r0, #28
 8008e88:	e778      	b.n	8008d7c <_dtoa_r+0x6e4>
 8008e8a:	f1b9 0f00 	cmp.w	r9, #0
 8008e8e:	dc37      	bgt.n	8008f00 <_dtoa_r+0x868>
 8008e90:	9b06      	ldr	r3, [sp, #24]
 8008e92:	2b02      	cmp	r3, #2
 8008e94:	dd34      	ble.n	8008f00 <_dtoa_r+0x868>
 8008e96:	46ca      	mov	sl, r9
 8008e98:	f1ba 0f00 	cmp.w	sl, #0
 8008e9c:	d10d      	bne.n	8008eba <_dtoa_r+0x822>
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	4653      	mov	r3, sl
 8008ea2:	2205      	movs	r2, #5
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	f001 f8f9 	bl	800a09c <__multadd>
 8008eaa:	4601      	mov	r1, r0
 8008eac:	4604      	mov	r4, r0
 8008eae:	4628      	mov	r0, r5
 8008eb0:	f001 fb44 	bl	800a53c <__mcmp>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	f73f adec 	bgt.w	8008a92 <_dtoa_r+0x3fa>
 8008eba:	9b08      	ldr	r3, [sp, #32]
 8008ebc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008ec0:	ea6f 0b03 	mvn.w	fp, r3
 8008ec4:	f04f 0900 	mov.w	r9, #0
 8008ec8:	4621      	mov	r1, r4
 8008eca:	4630      	mov	r0, r6
 8008ecc:	f001 f8dd 	bl	800a08a <_Bfree>
 8008ed0:	2f00      	cmp	r7, #0
 8008ed2:	f43f aea9 	beq.w	8008c28 <_dtoa_r+0x590>
 8008ed6:	f1b9 0f00 	cmp.w	r9, #0
 8008eda:	d005      	beq.n	8008ee8 <_dtoa_r+0x850>
 8008edc:	45b9      	cmp	r9, r7
 8008ede:	d003      	beq.n	8008ee8 <_dtoa_r+0x850>
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	f001 f8d1 	bl	800a08a <_Bfree>
 8008ee8:	4639      	mov	r1, r7
 8008eea:	4630      	mov	r0, r6
 8008eec:	f001 f8cd 	bl	800a08a <_Bfree>
 8008ef0:	e69a      	b.n	8008c28 <_dtoa_r+0x590>
 8008ef2:	2400      	movs	r4, #0
 8008ef4:	4627      	mov	r7, r4
 8008ef6:	e7e0      	b.n	8008eba <_dtoa_r+0x822>
 8008ef8:	46bb      	mov	fp, r7
 8008efa:	4604      	mov	r4, r0
 8008efc:	4607      	mov	r7, r0
 8008efe:	e5c8      	b.n	8008a92 <_dtoa_r+0x3fa>
 8008f00:	9b07      	ldr	r3, [sp, #28]
 8008f02:	46ca      	mov	sl, r9
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f000 80ff 	beq.w	8009108 <_dtoa_r+0xa70>
 8008f0a:	f1b8 0f00 	cmp.w	r8, #0
 8008f0e:	dd05      	ble.n	8008f1c <_dtoa_r+0x884>
 8008f10:	4639      	mov	r1, r7
 8008f12:	4642      	mov	r2, r8
 8008f14:	4630      	mov	r0, r6
 8008f16:	f001 faa1 	bl	800a45c <__lshift>
 8008f1a:	4607      	mov	r7, r0
 8008f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d05c      	beq.n	8008fdc <_dtoa_r+0x944>
 8008f22:	6879      	ldr	r1, [r7, #4]
 8008f24:	4630      	mov	r0, r6
 8008f26:	f001 f88b 	bl	800a040 <_Balloc>
 8008f2a:	4680      	mov	r8, r0
 8008f2c:	b920      	cbnz	r0, 8008f38 <_dtoa_r+0x8a0>
 8008f2e:	4b82      	ldr	r3, [pc, #520]	; (8009138 <_dtoa_r+0xaa0>)
 8008f30:	4602      	mov	r2, r0
 8008f32:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008f36:	e4cf      	b.n	80088d8 <_dtoa_r+0x240>
 8008f38:	693a      	ldr	r2, [r7, #16]
 8008f3a:	3202      	adds	r2, #2
 8008f3c:	0092      	lsls	r2, r2, #2
 8008f3e:	f107 010c 	add.w	r1, r7, #12
 8008f42:	300c      	adds	r0, #12
 8008f44:	f001 f848 	bl	8009fd8 <memcpy>
 8008f48:	2201      	movs	r2, #1
 8008f4a:	4641      	mov	r1, r8
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	f001 fa85 	bl	800a45c <__lshift>
 8008f52:	9b01      	ldr	r3, [sp, #4]
 8008f54:	3301      	adds	r3, #1
 8008f56:	9304      	str	r3, [sp, #16]
 8008f58:	9b01      	ldr	r3, [sp, #4]
 8008f5a:	4453      	add	r3, sl
 8008f5c:	9308      	str	r3, [sp, #32]
 8008f5e:	9b02      	ldr	r3, [sp, #8]
 8008f60:	f003 0301 	and.w	r3, r3, #1
 8008f64:	46b9      	mov	r9, r7
 8008f66:	9307      	str	r3, [sp, #28]
 8008f68:	4607      	mov	r7, r0
 8008f6a:	9b04      	ldr	r3, [sp, #16]
 8008f6c:	4621      	mov	r1, r4
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	4628      	mov	r0, r5
 8008f72:	9302      	str	r3, [sp, #8]
 8008f74:	f7ff fb02 	bl	800857c <quorem>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	3330      	adds	r3, #48	; 0x30
 8008f7c:	9005      	str	r0, [sp, #20]
 8008f7e:	4649      	mov	r1, r9
 8008f80:	4628      	mov	r0, r5
 8008f82:	9309      	str	r3, [sp, #36]	; 0x24
 8008f84:	f001 fada 	bl	800a53c <__mcmp>
 8008f88:	463a      	mov	r2, r7
 8008f8a:	4682      	mov	sl, r0
 8008f8c:	4621      	mov	r1, r4
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f001 faf0 	bl	800a574 <__mdiff>
 8008f94:	68c2      	ldr	r2, [r0, #12]
 8008f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f98:	4680      	mov	r8, r0
 8008f9a:	bb0a      	cbnz	r2, 8008fe0 <_dtoa_r+0x948>
 8008f9c:	4601      	mov	r1, r0
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	f001 facc 	bl	800a53c <__mcmp>
 8008fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	4641      	mov	r1, r8
 8008faa:	4630      	mov	r0, r6
 8008fac:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8008fb0:	f001 f86b 	bl	800a08a <_Bfree>
 8008fb4:	9b06      	ldr	r3, [sp, #24]
 8008fb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fb8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008fbc:	ea43 0102 	orr.w	r1, r3, r2
 8008fc0:	9b07      	ldr	r3, [sp, #28]
 8008fc2:	430b      	orrs	r3, r1
 8008fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fc6:	d10d      	bne.n	8008fe4 <_dtoa_r+0x94c>
 8008fc8:	2b39      	cmp	r3, #57	; 0x39
 8008fca:	d029      	beq.n	8009020 <_dtoa_r+0x988>
 8008fcc:	f1ba 0f00 	cmp.w	sl, #0
 8008fd0:	dd01      	ble.n	8008fd6 <_dtoa_r+0x93e>
 8008fd2:	9b05      	ldr	r3, [sp, #20]
 8008fd4:	3331      	adds	r3, #49	; 0x31
 8008fd6:	9a02      	ldr	r2, [sp, #8]
 8008fd8:	7013      	strb	r3, [r2, #0]
 8008fda:	e775      	b.n	8008ec8 <_dtoa_r+0x830>
 8008fdc:	4638      	mov	r0, r7
 8008fde:	e7b8      	b.n	8008f52 <_dtoa_r+0x8ba>
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	e7e1      	b.n	8008fa8 <_dtoa_r+0x910>
 8008fe4:	f1ba 0f00 	cmp.w	sl, #0
 8008fe8:	db06      	blt.n	8008ff8 <_dtoa_r+0x960>
 8008fea:	9906      	ldr	r1, [sp, #24]
 8008fec:	ea41 0a0a 	orr.w	sl, r1, sl
 8008ff0:	9907      	ldr	r1, [sp, #28]
 8008ff2:	ea5a 0101 	orrs.w	r1, sl, r1
 8008ff6:	d120      	bne.n	800903a <_dtoa_r+0x9a2>
 8008ff8:	2a00      	cmp	r2, #0
 8008ffa:	ddec      	ble.n	8008fd6 <_dtoa_r+0x93e>
 8008ffc:	4629      	mov	r1, r5
 8008ffe:	2201      	movs	r2, #1
 8009000:	4630      	mov	r0, r6
 8009002:	9304      	str	r3, [sp, #16]
 8009004:	f001 fa2a 	bl	800a45c <__lshift>
 8009008:	4621      	mov	r1, r4
 800900a:	4605      	mov	r5, r0
 800900c:	f001 fa96 	bl	800a53c <__mcmp>
 8009010:	2800      	cmp	r0, #0
 8009012:	9b04      	ldr	r3, [sp, #16]
 8009014:	dc02      	bgt.n	800901c <_dtoa_r+0x984>
 8009016:	d1de      	bne.n	8008fd6 <_dtoa_r+0x93e>
 8009018:	07da      	lsls	r2, r3, #31
 800901a:	d5dc      	bpl.n	8008fd6 <_dtoa_r+0x93e>
 800901c:	2b39      	cmp	r3, #57	; 0x39
 800901e:	d1d8      	bne.n	8008fd2 <_dtoa_r+0x93a>
 8009020:	9a02      	ldr	r2, [sp, #8]
 8009022:	2339      	movs	r3, #57	; 0x39
 8009024:	7013      	strb	r3, [r2, #0]
 8009026:	4643      	mov	r3, r8
 8009028:	4698      	mov	r8, r3
 800902a:	3b01      	subs	r3, #1
 800902c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8009030:	2a39      	cmp	r2, #57	; 0x39
 8009032:	d051      	beq.n	80090d8 <_dtoa_r+0xa40>
 8009034:	3201      	adds	r2, #1
 8009036:	701a      	strb	r2, [r3, #0]
 8009038:	e746      	b.n	8008ec8 <_dtoa_r+0x830>
 800903a:	2a00      	cmp	r2, #0
 800903c:	dd03      	ble.n	8009046 <_dtoa_r+0x9ae>
 800903e:	2b39      	cmp	r3, #57	; 0x39
 8009040:	d0ee      	beq.n	8009020 <_dtoa_r+0x988>
 8009042:	3301      	adds	r3, #1
 8009044:	e7c7      	b.n	8008fd6 <_dtoa_r+0x93e>
 8009046:	9a04      	ldr	r2, [sp, #16]
 8009048:	9908      	ldr	r1, [sp, #32]
 800904a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800904e:	428a      	cmp	r2, r1
 8009050:	d02b      	beq.n	80090aa <_dtoa_r+0xa12>
 8009052:	4629      	mov	r1, r5
 8009054:	2300      	movs	r3, #0
 8009056:	220a      	movs	r2, #10
 8009058:	4630      	mov	r0, r6
 800905a:	f001 f81f 	bl	800a09c <__multadd>
 800905e:	45b9      	cmp	r9, r7
 8009060:	4605      	mov	r5, r0
 8009062:	f04f 0300 	mov.w	r3, #0
 8009066:	f04f 020a 	mov.w	r2, #10
 800906a:	4649      	mov	r1, r9
 800906c:	4630      	mov	r0, r6
 800906e:	d107      	bne.n	8009080 <_dtoa_r+0x9e8>
 8009070:	f001 f814 	bl	800a09c <__multadd>
 8009074:	4681      	mov	r9, r0
 8009076:	4607      	mov	r7, r0
 8009078:	9b04      	ldr	r3, [sp, #16]
 800907a:	3301      	adds	r3, #1
 800907c:	9304      	str	r3, [sp, #16]
 800907e:	e774      	b.n	8008f6a <_dtoa_r+0x8d2>
 8009080:	f001 f80c 	bl	800a09c <__multadd>
 8009084:	4639      	mov	r1, r7
 8009086:	4681      	mov	r9, r0
 8009088:	2300      	movs	r3, #0
 800908a:	220a      	movs	r2, #10
 800908c:	4630      	mov	r0, r6
 800908e:	f001 f805 	bl	800a09c <__multadd>
 8009092:	4607      	mov	r7, r0
 8009094:	e7f0      	b.n	8009078 <_dtoa_r+0x9e0>
 8009096:	f1ba 0f00 	cmp.w	sl, #0
 800909a:	9a01      	ldr	r2, [sp, #4]
 800909c:	bfcc      	ite	gt
 800909e:	46d0      	movgt	r8, sl
 80090a0:	f04f 0801 	movle.w	r8, #1
 80090a4:	4490      	add	r8, r2
 80090a6:	f04f 0900 	mov.w	r9, #0
 80090aa:	4629      	mov	r1, r5
 80090ac:	2201      	movs	r2, #1
 80090ae:	4630      	mov	r0, r6
 80090b0:	9302      	str	r3, [sp, #8]
 80090b2:	f001 f9d3 	bl	800a45c <__lshift>
 80090b6:	4621      	mov	r1, r4
 80090b8:	4605      	mov	r5, r0
 80090ba:	f001 fa3f 	bl	800a53c <__mcmp>
 80090be:	2800      	cmp	r0, #0
 80090c0:	dcb1      	bgt.n	8009026 <_dtoa_r+0x98e>
 80090c2:	d102      	bne.n	80090ca <_dtoa_r+0xa32>
 80090c4:	9b02      	ldr	r3, [sp, #8]
 80090c6:	07db      	lsls	r3, r3, #31
 80090c8:	d4ad      	bmi.n	8009026 <_dtoa_r+0x98e>
 80090ca:	4643      	mov	r3, r8
 80090cc:	4698      	mov	r8, r3
 80090ce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090d2:	2a30      	cmp	r2, #48	; 0x30
 80090d4:	d0fa      	beq.n	80090cc <_dtoa_r+0xa34>
 80090d6:	e6f7      	b.n	8008ec8 <_dtoa_r+0x830>
 80090d8:	9a01      	ldr	r2, [sp, #4]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d1a4      	bne.n	8009028 <_dtoa_r+0x990>
 80090de:	f10b 0b01 	add.w	fp, fp, #1
 80090e2:	2331      	movs	r3, #49	; 0x31
 80090e4:	e778      	b.n	8008fd8 <_dtoa_r+0x940>
 80090e6:	4b15      	ldr	r3, [pc, #84]	; (800913c <_dtoa_r+0xaa4>)
 80090e8:	f7ff bb2c 	b.w	8008744 <_dtoa_r+0xac>
 80090ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f47f ab13 	bne.w	800871a <_dtoa_r+0x82>
 80090f4:	4b12      	ldr	r3, [pc, #72]	; (8009140 <_dtoa_r+0xaa8>)
 80090f6:	f7ff bb25 	b.w	8008744 <_dtoa_r+0xac>
 80090fa:	f1ba 0f00 	cmp.w	sl, #0
 80090fe:	dc03      	bgt.n	8009108 <_dtoa_r+0xa70>
 8009100:	9b06      	ldr	r3, [sp, #24]
 8009102:	2b02      	cmp	r3, #2
 8009104:	f73f aec8 	bgt.w	8008e98 <_dtoa_r+0x800>
 8009108:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800910c:	4621      	mov	r1, r4
 800910e:	4628      	mov	r0, r5
 8009110:	f7ff fa34 	bl	800857c <quorem>
 8009114:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009118:	f808 3b01 	strb.w	r3, [r8], #1
 800911c:	9a01      	ldr	r2, [sp, #4]
 800911e:	eba8 0202 	sub.w	r2, r8, r2
 8009122:	4592      	cmp	sl, r2
 8009124:	ddb7      	ble.n	8009096 <_dtoa_r+0x9fe>
 8009126:	4629      	mov	r1, r5
 8009128:	2300      	movs	r3, #0
 800912a:	220a      	movs	r2, #10
 800912c:	4630      	mov	r0, r6
 800912e:	f000 ffb5 	bl	800a09c <__multadd>
 8009132:	4605      	mov	r5, r0
 8009134:	e7ea      	b.n	800910c <_dtoa_r+0xa74>
 8009136:	bf00      	nop
 8009138:	0801012a 	.word	0x0801012a
 800913c:	0800ffd3 	.word	0x0800ffd3
 8009140:	08010121 	.word	0x08010121

08009144 <__sflush_r>:
 8009144:	898b      	ldrh	r3, [r1, #12]
 8009146:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800914a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800914e:	4605      	mov	r5, r0
 8009150:	0718      	lsls	r0, r3, #28
 8009152:	460c      	mov	r4, r1
 8009154:	d45f      	bmi.n	8009216 <__sflush_r+0xd2>
 8009156:	684b      	ldr	r3, [r1, #4]
 8009158:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800915c:	2b00      	cmp	r3, #0
 800915e:	818a      	strh	r2, [r1, #12]
 8009160:	dc05      	bgt.n	800916e <__sflush_r+0x2a>
 8009162:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8009164:	2b00      	cmp	r3, #0
 8009166:	dc02      	bgt.n	800916e <__sflush_r+0x2a>
 8009168:	2000      	movs	r0, #0
 800916a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800916e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009170:	2e00      	cmp	r6, #0
 8009172:	d0f9      	beq.n	8009168 <__sflush_r+0x24>
 8009174:	2300      	movs	r3, #0
 8009176:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800917a:	682f      	ldr	r7, [r5, #0]
 800917c:	602b      	str	r3, [r5, #0]
 800917e:	d036      	beq.n	80091ee <__sflush_r+0xaa>
 8009180:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8009182:	89a3      	ldrh	r3, [r4, #12]
 8009184:	075a      	lsls	r2, r3, #29
 8009186:	d505      	bpl.n	8009194 <__sflush_r+0x50>
 8009188:	6863      	ldr	r3, [r4, #4]
 800918a:	1ac0      	subs	r0, r0, r3
 800918c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800918e:	b10b      	cbz	r3, 8009194 <__sflush_r+0x50>
 8009190:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009192:	1ac0      	subs	r0, r0, r3
 8009194:	2300      	movs	r3, #0
 8009196:	4602      	mov	r2, r0
 8009198:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800919a:	69e1      	ldr	r1, [r4, #28]
 800919c:	4628      	mov	r0, r5
 800919e:	47b0      	blx	r6
 80091a0:	1c43      	adds	r3, r0, #1
 80091a2:	89a3      	ldrh	r3, [r4, #12]
 80091a4:	d106      	bne.n	80091b4 <__sflush_r+0x70>
 80091a6:	6829      	ldr	r1, [r5, #0]
 80091a8:	291d      	cmp	r1, #29
 80091aa:	d830      	bhi.n	800920e <__sflush_r+0xca>
 80091ac:	4a2b      	ldr	r2, [pc, #172]	; (800925c <__sflush_r+0x118>)
 80091ae:	40ca      	lsrs	r2, r1
 80091b0:	07d6      	lsls	r6, r2, #31
 80091b2:	d52c      	bpl.n	800920e <__sflush_r+0xca>
 80091b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091b8:	b21b      	sxth	r3, r3
 80091ba:	2200      	movs	r2, #0
 80091bc:	6062      	str	r2, [r4, #4]
 80091be:	04d9      	lsls	r1, r3, #19
 80091c0:	6922      	ldr	r2, [r4, #16]
 80091c2:	81a3      	strh	r3, [r4, #12]
 80091c4:	6022      	str	r2, [r4, #0]
 80091c6:	d504      	bpl.n	80091d2 <__sflush_r+0x8e>
 80091c8:	1c42      	adds	r2, r0, #1
 80091ca:	d101      	bne.n	80091d0 <__sflush_r+0x8c>
 80091cc:	682b      	ldr	r3, [r5, #0]
 80091ce:	b903      	cbnz	r3, 80091d2 <__sflush_r+0x8e>
 80091d0:	6520      	str	r0, [r4, #80]	; 0x50
 80091d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80091d4:	602f      	str	r7, [r5, #0]
 80091d6:	2900      	cmp	r1, #0
 80091d8:	d0c6      	beq.n	8009168 <__sflush_r+0x24>
 80091da:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80091de:	4299      	cmp	r1, r3
 80091e0:	d002      	beq.n	80091e8 <__sflush_r+0xa4>
 80091e2:	4628      	mov	r0, r5
 80091e4:	f000 f9b2 	bl	800954c <_free_r>
 80091e8:	2000      	movs	r0, #0
 80091ea:	6320      	str	r0, [r4, #48]	; 0x30
 80091ec:	e7bd      	b.n	800916a <__sflush_r+0x26>
 80091ee:	69e1      	ldr	r1, [r4, #28]
 80091f0:	2301      	movs	r3, #1
 80091f2:	4628      	mov	r0, r5
 80091f4:	47b0      	blx	r6
 80091f6:	1c41      	adds	r1, r0, #1
 80091f8:	d1c3      	bne.n	8009182 <__sflush_r+0x3e>
 80091fa:	682b      	ldr	r3, [r5, #0]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d0c0      	beq.n	8009182 <__sflush_r+0x3e>
 8009200:	2b1d      	cmp	r3, #29
 8009202:	d001      	beq.n	8009208 <__sflush_r+0xc4>
 8009204:	2b16      	cmp	r3, #22
 8009206:	d101      	bne.n	800920c <__sflush_r+0xc8>
 8009208:	602f      	str	r7, [r5, #0]
 800920a:	e7ad      	b.n	8009168 <__sflush_r+0x24>
 800920c:	89a3      	ldrh	r3, [r4, #12]
 800920e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009212:	81a3      	strh	r3, [r4, #12]
 8009214:	e7a9      	b.n	800916a <__sflush_r+0x26>
 8009216:	690f      	ldr	r7, [r1, #16]
 8009218:	2f00      	cmp	r7, #0
 800921a:	d0a5      	beq.n	8009168 <__sflush_r+0x24>
 800921c:	079b      	lsls	r3, r3, #30
 800921e:	680e      	ldr	r6, [r1, #0]
 8009220:	bf08      	it	eq
 8009222:	694b      	ldreq	r3, [r1, #20]
 8009224:	600f      	str	r7, [r1, #0]
 8009226:	bf18      	it	ne
 8009228:	2300      	movne	r3, #0
 800922a:	eba6 0807 	sub.w	r8, r6, r7
 800922e:	608b      	str	r3, [r1, #8]
 8009230:	f1b8 0f00 	cmp.w	r8, #0
 8009234:	dd98      	ble.n	8009168 <__sflush_r+0x24>
 8009236:	69e1      	ldr	r1, [r4, #28]
 8009238:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800923a:	4643      	mov	r3, r8
 800923c:	463a      	mov	r2, r7
 800923e:	4628      	mov	r0, r5
 8009240:	47b0      	blx	r6
 8009242:	2800      	cmp	r0, #0
 8009244:	dc06      	bgt.n	8009254 <__sflush_r+0x110>
 8009246:	89a3      	ldrh	r3, [r4, #12]
 8009248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800924c:	81a3      	strh	r3, [r4, #12]
 800924e:	f04f 30ff 	mov.w	r0, #4294967295
 8009252:	e78a      	b.n	800916a <__sflush_r+0x26>
 8009254:	4407      	add	r7, r0
 8009256:	eba8 0800 	sub.w	r8, r8, r0
 800925a:	e7e9      	b.n	8009230 <__sflush_r+0xec>
 800925c:	20400001 	.word	0x20400001

08009260 <_fflush_r>:
 8009260:	b538      	push	{r3, r4, r5, lr}
 8009262:	460c      	mov	r4, r1
 8009264:	4605      	mov	r5, r0
 8009266:	b118      	cbz	r0, 8009270 <_fflush_r+0x10>
 8009268:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800926a:	b90b      	cbnz	r3, 8009270 <_fflush_r+0x10>
 800926c:	f000 f876 	bl	800935c <__sinit>
 8009270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009274:	b1bb      	cbz	r3, 80092a6 <_fflush_r+0x46>
 8009276:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009278:	07d0      	lsls	r0, r2, #31
 800927a:	d404      	bmi.n	8009286 <_fflush_r+0x26>
 800927c:	0599      	lsls	r1, r3, #22
 800927e:	d402      	bmi.n	8009286 <_fflush_r+0x26>
 8009280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009282:	f000 fbc3 	bl	8009a0c <__retarget_lock_acquire_recursive>
 8009286:	4628      	mov	r0, r5
 8009288:	4621      	mov	r1, r4
 800928a:	f7ff ff5b 	bl	8009144 <__sflush_r>
 800928e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009290:	07da      	lsls	r2, r3, #31
 8009292:	4605      	mov	r5, r0
 8009294:	d405      	bmi.n	80092a2 <_fflush_r+0x42>
 8009296:	89a3      	ldrh	r3, [r4, #12]
 8009298:	059b      	lsls	r3, r3, #22
 800929a:	d402      	bmi.n	80092a2 <_fflush_r+0x42>
 800929c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800929e:	f000 fbb6 	bl	8009a0e <__retarget_lock_release_recursive>
 80092a2:	4628      	mov	r0, r5
 80092a4:	bd38      	pop	{r3, r4, r5, pc}
 80092a6:	461d      	mov	r5, r3
 80092a8:	e7fb      	b.n	80092a2 <_fflush_r+0x42>
	...

080092ac <fflush>:
 80092ac:	4601      	mov	r1, r0
 80092ae:	b920      	cbnz	r0, 80092ba <fflush+0xe>
 80092b0:	4b04      	ldr	r3, [pc, #16]	; (80092c4 <fflush+0x18>)
 80092b2:	4905      	ldr	r1, [pc, #20]	; (80092c8 <fflush+0x1c>)
 80092b4:	6818      	ldr	r0, [r3, #0]
 80092b6:	f000 bb70 	b.w	800999a <_fwalk_reent>
 80092ba:	4b04      	ldr	r3, [pc, #16]	; (80092cc <fflush+0x20>)
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	f7ff bfcf 	b.w	8009260 <_fflush_r>
 80092c2:	bf00      	nop
 80092c4:	0800ff78 	.word	0x0800ff78
 80092c8:	08009261 	.word	0x08009261
 80092cc:	2000000c 	.word	0x2000000c

080092d0 <std>:
 80092d0:	2300      	movs	r3, #0
 80092d2:	b510      	push	{r4, lr}
 80092d4:	4604      	mov	r4, r0
 80092d6:	e9c0 3300 	strd	r3, r3, [r0]
 80092da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092de:	6083      	str	r3, [r0, #8]
 80092e0:	8181      	strh	r1, [r0, #12]
 80092e2:	6643      	str	r3, [r0, #100]	; 0x64
 80092e4:	81c2      	strh	r2, [r0, #14]
 80092e6:	6183      	str	r3, [r0, #24]
 80092e8:	4619      	mov	r1, r3
 80092ea:	2208      	movs	r2, #8
 80092ec:	305c      	adds	r0, #92	; 0x5c
 80092ee:	f7fc fab1 	bl	8005854 <memset>
 80092f2:	4b07      	ldr	r3, [pc, #28]	; (8009310 <std+0x40>)
 80092f4:	6223      	str	r3, [r4, #32]
 80092f6:	4b07      	ldr	r3, [pc, #28]	; (8009314 <std+0x44>)
 80092f8:	6263      	str	r3, [r4, #36]	; 0x24
 80092fa:	4b07      	ldr	r3, [pc, #28]	; (8009318 <std+0x48>)
 80092fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80092fe:	4b07      	ldr	r3, [pc, #28]	; (800931c <std+0x4c>)
 8009300:	61e4      	str	r4, [r4, #28]
 8009302:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009304:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800930c:	f000 bb7c 	b.w	8009a08 <__retarget_lock_init_recursive>
 8009310:	0800aedd 	.word	0x0800aedd
 8009314:	0800aeff 	.word	0x0800aeff
 8009318:	0800af37 	.word	0x0800af37
 800931c:	0800af5b 	.word	0x0800af5b

08009320 <_cleanup_r>:
 8009320:	4901      	ldr	r1, [pc, #4]	; (8009328 <_cleanup_r+0x8>)
 8009322:	f000 bb3a 	b.w	800999a <_fwalk_reent>
 8009326:	bf00      	nop
 8009328:	0800df6d 	.word	0x0800df6d

0800932c <__sfp_lock_acquire>:
 800932c:	4801      	ldr	r0, [pc, #4]	; (8009334 <__sfp_lock_acquire+0x8>)
 800932e:	f000 bb6d 	b.w	8009a0c <__retarget_lock_acquire_recursive>
 8009332:	bf00      	nop
 8009334:	20000aba 	.word	0x20000aba

08009338 <__sfp_lock_release>:
 8009338:	4801      	ldr	r0, [pc, #4]	; (8009340 <__sfp_lock_release+0x8>)
 800933a:	f000 bb68 	b.w	8009a0e <__retarget_lock_release_recursive>
 800933e:	bf00      	nop
 8009340:	20000aba 	.word	0x20000aba

08009344 <__sinit_lock_acquire>:
 8009344:	4801      	ldr	r0, [pc, #4]	; (800934c <__sinit_lock_acquire+0x8>)
 8009346:	f000 bb61 	b.w	8009a0c <__retarget_lock_acquire_recursive>
 800934a:	bf00      	nop
 800934c:	20000abb 	.word	0x20000abb

08009350 <__sinit_lock_release>:
 8009350:	4801      	ldr	r0, [pc, #4]	; (8009358 <__sinit_lock_release+0x8>)
 8009352:	f000 bb5c 	b.w	8009a0e <__retarget_lock_release_recursive>
 8009356:	bf00      	nop
 8009358:	20000abb 	.word	0x20000abb

0800935c <__sinit>:
 800935c:	b510      	push	{r4, lr}
 800935e:	4604      	mov	r4, r0
 8009360:	f7ff fff0 	bl	8009344 <__sinit_lock_acquire>
 8009364:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009366:	b11a      	cbz	r2, 8009370 <__sinit+0x14>
 8009368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800936c:	f7ff bff0 	b.w	8009350 <__sinit_lock_release>
 8009370:	4b0d      	ldr	r3, [pc, #52]	; (80093a8 <__sinit+0x4c>)
 8009372:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009374:	2303      	movs	r3, #3
 8009376:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800937a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800937e:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009382:	6860      	ldr	r0, [r4, #4]
 8009384:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8009388:	2104      	movs	r1, #4
 800938a:	f7ff ffa1 	bl	80092d0 <std>
 800938e:	68a0      	ldr	r0, [r4, #8]
 8009390:	2201      	movs	r2, #1
 8009392:	2109      	movs	r1, #9
 8009394:	f7ff ff9c 	bl	80092d0 <std>
 8009398:	68e0      	ldr	r0, [r4, #12]
 800939a:	2202      	movs	r2, #2
 800939c:	2112      	movs	r1, #18
 800939e:	f7ff ff97 	bl	80092d0 <std>
 80093a2:	2301      	movs	r3, #1
 80093a4:	63a3      	str	r3, [r4, #56]	; 0x38
 80093a6:	e7df      	b.n	8009368 <__sinit+0xc>
 80093a8:	08009321 	.word	0x08009321

080093ac <__libc_fini_array>:
 80093ac:	b538      	push	{r3, r4, r5, lr}
 80093ae:	4d07      	ldr	r5, [pc, #28]	; (80093cc <__libc_fini_array+0x20>)
 80093b0:	4c07      	ldr	r4, [pc, #28]	; (80093d0 <__libc_fini_array+0x24>)
 80093b2:	1b64      	subs	r4, r4, r5
 80093b4:	10a4      	asrs	r4, r4, #2
 80093b6:	b91c      	cbnz	r4, 80093c0 <__libc_fini_array+0x14>
 80093b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093bc:	f005 beb8 	b.w	800f130 <_fini>
 80093c0:	3c01      	subs	r4, #1
 80093c2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80093c6:	4798      	blx	r3
 80093c8:	e7f5      	b.n	80093b6 <__libc_fini_array+0xa>
 80093ca:	bf00      	nop
 80093cc:	08011d08 	.word	0x08011d08
 80093d0:	08011d0c 	.word	0x08011d0c

080093d4 <_fread_r>:
 80093d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d8:	461e      	mov	r6, r3
 80093da:	4613      	mov	r3, r2
 80093dc:	4373      	muls	r3, r6
 80093de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80093e0:	4681      	mov	r9, r0
 80093e2:	4688      	mov	r8, r1
 80093e4:	4692      	mov	sl, r2
 80093e6:	469b      	mov	fp, r3
 80093e8:	d05a      	beq.n	80094a0 <_fread_r+0xcc>
 80093ea:	b118      	cbz	r0, 80093f4 <_fread_r+0x20>
 80093ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80093ee:	b90b      	cbnz	r3, 80093f4 <_fread_r+0x20>
 80093f0:	f7ff ffb4 	bl	800935c <__sinit>
 80093f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093f6:	07db      	lsls	r3, r3, #31
 80093f8:	d405      	bmi.n	8009406 <_fread_r+0x32>
 80093fa:	89a3      	ldrh	r3, [r4, #12]
 80093fc:	059f      	lsls	r7, r3, #22
 80093fe:	d402      	bmi.n	8009406 <_fread_r+0x32>
 8009400:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009402:	f000 fb03 	bl	8009a0c <__retarget_lock_acquire_recursive>
 8009406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800940a:	049d      	lsls	r5, r3, #18
 800940c:	d406      	bmi.n	800941c <_fread_r+0x48>
 800940e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009412:	81a3      	strh	r3, [r4, #12]
 8009414:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009416:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800941a:	6663      	str	r3, [r4, #100]	; 0x64
 800941c:	6863      	ldr	r3, [r4, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	da01      	bge.n	8009426 <_fread_r+0x52>
 8009422:	2300      	movs	r3, #0
 8009424:	6063      	str	r3, [r4, #4]
 8009426:	465f      	mov	r7, fp
 8009428:	e9d4 1500 	ldrd	r1, r5, [r4]
 800942c:	42af      	cmp	r7, r5
 800942e:	d813      	bhi.n	8009458 <_fread_r+0x84>
 8009430:	463a      	mov	r2, r7
 8009432:	4640      	mov	r0, r8
 8009434:	f000 fdd0 	bl	8009fd8 <memcpy>
 8009438:	6863      	ldr	r3, [r4, #4]
 800943a:	1bdb      	subs	r3, r3, r7
 800943c:	6063      	str	r3, [r4, #4]
 800943e:	6823      	ldr	r3, [r4, #0]
 8009440:	443b      	add	r3, r7
 8009442:	6023      	str	r3, [r4, #0]
 8009444:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009446:	07da      	lsls	r2, r3, #31
 8009448:	d424      	bmi.n	8009494 <_fread_r+0xc0>
 800944a:	89a3      	ldrh	r3, [r4, #12]
 800944c:	059b      	lsls	r3, r3, #22
 800944e:	d421      	bmi.n	8009494 <_fread_r+0xc0>
 8009450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009452:	f000 fadc 	bl	8009a0e <__retarget_lock_release_recursive>
 8009456:	e01d      	b.n	8009494 <_fread_r+0xc0>
 8009458:	462a      	mov	r2, r5
 800945a:	4640      	mov	r0, r8
 800945c:	f000 fdbc 	bl	8009fd8 <memcpy>
 8009460:	6823      	ldr	r3, [r4, #0]
 8009462:	442b      	add	r3, r5
 8009464:	6023      	str	r3, [r4, #0]
 8009466:	4621      	mov	r1, r4
 8009468:	1b7b      	subs	r3, r7, r5
 800946a:	4648      	mov	r0, r9
 800946c:	9301      	str	r3, [sp, #4]
 800946e:	f001 fc0d 	bl	800ac8c <__srefill_r>
 8009472:	44a8      	add	r8, r5
 8009474:	9b01      	ldr	r3, [sp, #4]
 8009476:	b188      	cbz	r0, 800949c <_fread_r+0xc8>
 8009478:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800947a:	07d8      	lsls	r0, r3, #31
 800947c:	d405      	bmi.n	800948a <_fread_r+0xb6>
 800947e:	89a3      	ldrh	r3, [r4, #12]
 8009480:	0599      	lsls	r1, r3, #22
 8009482:	d402      	bmi.n	800948a <_fread_r+0xb6>
 8009484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009486:	f000 fac2 	bl	8009a0e <__retarget_lock_release_recursive>
 800948a:	eb05 060b 	add.w	r6, r5, fp
 800948e:	1bf6      	subs	r6, r6, r7
 8009490:	fbb6 f6fa 	udiv	r6, r6, sl
 8009494:	4630      	mov	r0, r6
 8009496:	b003      	add	sp, #12
 8009498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800949c:	461f      	mov	r7, r3
 800949e:	e7c3      	b.n	8009428 <_fread_r+0x54>
 80094a0:	461e      	mov	r6, r3
 80094a2:	e7f7      	b.n	8009494 <_fread_r+0xc0>

080094a4 <_malloc_trim_r>:
 80094a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094a8:	4606      	mov	r6, r0
 80094aa:	2008      	movs	r0, #8
 80094ac:	460c      	mov	r4, r1
 80094ae:	f003 feb9 	bl	800d224 <sysconf>
 80094b2:	4f23      	ldr	r7, [pc, #140]	; (8009540 <_malloc_trim_r+0x9c>)
 80094b4:	4680      	mov	r8, r0
 80094b6:	4630      	mov	r0, r6
 80094b8:	f000 fdb6 	bl	800a028 <__malloc_lock>
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	685d      	ldr	r5, [r3, #4]
 80094c0:	f025 0503 	bic.w	r5, r5, #3
 80094c4:	1b2c      	subs	r4, r5, r4
 80094c6:	3c11      	subs	r4, #17
 80094c8:	4444      	add	r4, r8
 80094ca:	fbb4 f4f8 	udiv	r4, r4, r8
 80094ce:	3c01      	subs	r4, #1
 80094d0:	fb08 f404 	mul.w	r4, r8, r4
 80094d4:	45a0      	cmp	r8, r4
 80094d6:	dd05      	ble.n	80094e4 <_malloc_trim_r+0x40>
 80094d8:	4630      	mov	r0, r6
 80094da:	f000 fdab 	bl	800a034 <__malloc_unlock>
 80094de:	2000      	movs	r0, #0
 80094e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e4:	2100      	movs	r1, #0
 80094e6:	4630      	mov	r0, r6
 80094e8:	f001 fc8a 	bl	800ae00 <_sbrk_r>
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	442b      	add	r3, r5
 80094f0:	4298      	cmp	r0, r3
 80094f2:	d1f1      	bne.n	80094d8 <_malloc_trim_r+0x34>
 80094f4:	4261      	negs	r1, r4
 80094f6:	4630      	mov	r0, r6
 80094f8:	f001 fc82 	bl	800ae00 <_sbrk_r>
 80094fc:	3001      	adds	r0, #1
 80094fe:	d110      	bne.n	8009522 <_malloc_trim_r+0x7e>
 8009500:	2100      	movs	r1, #0
 8009502:	4630      	mov	r0, r6
 8009504:	f001 fc7c 	bl	800ae00 <_sbrk_r>
 8009508:	68ba      	ldr	r2, [r7, #8]
 800950a:	1a83      	subs	r3, r0, r2
 800950c:	2b0f      	cmp	r3, #15
 800950e:	dde3      	ble.n	80094d8 <_malloc_trim_r+0x34>
 8009510:	490c      	ldr	r1, [pc, #48]	; (8009544 <_malloc_trim_r+0xa0>)
 8009512:	6809      	ldr	r1, [r1, #0]
 8009514:	1a40      	subs	r0, r0, r1
 8009516:	490c      	ldr	r1, [pc, #48]	; (8009548 <_malloc_trim_r+0xa4>)
 8009518:	f043 0301 	orr.w	r3, r3, #1
 800951c:	6008      	str	r0, [r1, #0]
 800951e:	6053      	str	r3, [r2, #4]
 8009520:	e7da      	b.n	80094d8 <_malloc_trim_r+0x34>
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	4a08      	ldr	r2, [pc, #32]	; (8009548 <_malloc_trim_r+0xa4>)
 8009526:	1b2d      	subs	r5, r5, r4
 8009528:	f045 0501 	orr.w	r5, r5, #1
 800952c:	605d      	str	r5, [r3, #4]
 800952e:	6813      	ldr	r3, [r2, #0]
 8009530:	4630      	mov	r0, r6
 8009532:	1b1b      	subs	r3, r3, r4
 8009534:	6013      	str	r3, [r2, #0]
 8009536:	f000 fd7d 	bl	800a034 <__malloc_unlock>
 800953a:	2001      	movs	r0, #1
 800953c:	e7d0      	b.n	80094e0 <_malloc_trim_r+0x3c>
 800953e:	bf00      	nop
 8009540:	200005a8 	.word	0x200005a8
 8009544:	200009b0 	.word	0x200009b0
 8009548:	20000abc 	.word	0x20000abc

0800954c <_free_r>:
 800954c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954e:	4605      	mov	r5, r0
 8009550:	460f      	mov	r7, r1
 8009552:	2900      	cmp	r1, #0
 8009554:	f000 80b1 	beq.w	80096ba <_free_r+0x16e>
 8009558:	f000 fd66 	bl	800a028 <__malloc_lock>
 800955c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009560:	4856      	ldr	r0, [pc, #344]	; (80096bc <_free_r+0x170>)
 8009562:	f022 0401 	bic.w	r4, r2, #1
 8009566:	f1a7 0308 	sub.w	r3, r7, #8
 800956a:	eb03 0c04 	add.w	ip, r3, r4
 800956e:	6881      	ldr	r1, [r0, #8]
 8009570:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009574:	4561      	cmp	r1, ip
 8009576:	f026 0603 	bic.w	r6, r6, #3
 800957a:	f002 0201 	and.w	r2, r2, #1
 800957e:	d11b      	bne.n	80095b8 <_free_r+0x6c>
 8009580:	4434      	add	r4, r6
 8009582:	b93a      	cbnz	r2, 8009594 <_free_r+0x48>
 8009584:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8009588:	1a9b      	subs	r3, r3, r2
 800958a:	4414      	add	r4, r2
 800958c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009590:	60ca      	str	r2, [r1, #12]
 8009592:	6091      	str	r1, [r2, #8]
 8009594:	f044 0201 	orr.w	r2, r4, #1
 8009598:	605a      	str	r2, [r3, #4]
 800959a:	6083      	str	r3, [r0, #8]
 800959c:	4b48      	ldr	r3, [pc, #288]	; (80096c0 <_free_r+0x174>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	42a3      	cmp	r3, r4
 80095a2:	d804      	bhi.n	80095ae <_free_r+0x62>
 80095a4:	4b47      	ldr	r3, [pc, #284]	; (80096c4 <_free_r+0x178>)
 80095a6:	4628      	mov	r0, r5
 80095a8:	6819      	ldr	r1, [r3, #0]
 80095aa:	f7ff ff7b 	bl	80094a4 <_malloc_trim_r>
 80095ae:	4628      	mov	r0, r5
 80095b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095b4:	f000 bd3e 	b.w	800a034 <__malloc_unlock>
 80095b8:	f8cc 6004 	str.w	r6, [ip, #4]
 80095bc:	2a00      	cmp	r2, #0
 80095be:	d138      	bne.n	8009632 <_free_r+0xe6>
 80095c0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80095c4:	1a5b      	subs	r3, r3, r1
 80095c6:	440c      	add	r4, r1
 80095c8:	6899      	ldr	r1, [r3, #8]
 80095ca:	f100 0708 	add.w	r7, r0, #8
 80095ce:	42b9      	cmp	r1, r7
 80095d0:	d031      	beq.n	8009636 <_free_r+0xea>
 80095d2:	68df      	ldr	r7, [r3, #12]
 80095d4:	60cf      	str	r7, [r1, #12]
 80095d6:	60b9      	str	r1, [r7, #8]
 80095d8:	eb0c 0106 	add.w	r1, ip, r6
 80095dc:	6849      	ldr	r1, [r1, #4]
 80095de:	07c9      	lsls	r1, r1, #31
 80095e0:	d40b      	bmi.n	80095fa <_free_r+0xae>
 80095e2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80095e6:	4434      	add	r4, r6
 80095e8:	bb3a      	cbnz	r2, 800963a <_free_r+0xee>
 80095ea:	4e37      	ldr	r6, [pc, #220]	; (80096c8 <_free_r+0x17c>)
 80095ec:	42b1      	cmp	r1, r6
 80095ee:	d124      	bne.n	800963a <_free_r+0xee>
 80095f0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095f4:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80095f8:	2201      	movs	r2, #1
 80095fa:	f044 0101 	orr.w	r1, r4, #1
 80095fe:	6059      	str	r1, [r3, #4]
 8009600:	511c      	str	r4, [r3, r4]
 8009602:	2a00      	cmp	r2, #0
 8009604:	d1d3      	bne.n	80095ae <_free_r+0x62>
 8009606:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800960a:	d21b      	bcs.n	8009644 <_free_r+0xf8>
 800960c:	0961      	lsrs	r1, r4, #5
 800960e:	08e2      	lsrs	r2, r4, #3
 8009610:	2401      	movs	r4, #1
 8009612:	408c      	lsls	r4, r1
 8009614:	6841      	ldr	r1, [r0, #4]
 8009616:	3201      	adds	r2, #1
 8009618:	430c      	orrs	r4, r1
 800961a:	6044      	str	r4, [r0, #4]
 800961c:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009620:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009624:	3908      	subs	r1, #8
 8009626:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800962a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800962e:	60e3      	str	r3, [r4, #12]
 8009630:	e7bd      	b.n	80095ae <_free_r+0x62>
 8009632:	2200      	movs	r2, #0
 8009634:	e7d0      	b.n	80095d8 <_free_r+0x8c>
 8009636:	2201      	movs	r2, #1
 8009638:	e7ce      	b.n	80095d8 <_free_r+0x8c>
 800963a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800963e:	60ce      	str	r6, [r1, #12]
 8009640:	60b1      	str	r1, [r6, #8]
 8009642:	e7da      	b.n	80095fa <_free_r+0xae>
 8009644:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009648:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800964c:	d214      	bcs.n	8009678 <_free_r+0x12c>
 800964e:	09a2      	lsrs	r2, r4, #6
 8009650:	3238      	adds	r2, #56	; 0x38
 8009652:	1c51      	adds	r1, r2, #1
 8009654:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009658:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800965c:	428e      	cmp	r6, r1
 800965e:	d125      	bne.n	80096ac <_free_r+0x160>
 8009660:	2401      	movs	r4, #1
 8009662:	1092      	asrs	r2, r2, #2
 8009664:	fa04 f202 	lsl.w	r2, r4, r2
 8009668:	6844      	ldr	r4, [r0, #4]
 800966a:	4322      	orrs	r2, r4
 800966c:	6042      	str	r2, [r0, #4]
 800966e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009672:	60b3      	str	r3, [r6, #8]
 8009674:	60cb      	str	r3, [r1, #12]
 8009676:	e79a      	b.n	80095ae <_free_r+0x62>
 8009678:	2a14      	cmp	r2, #20
 800967a:	d801      	bhi.n	8009680 <_free_r+0x134>
 800967c:	325b      	adds	r2, #91	; 0x5b
 800967e:	e7e8      	b.n	8009652 <_free_r+0x106>
 8009680:	2a54      	cmp	r2, #84	; 0x54
 8009682:	d802      	bhi.n	800968a <_free_r+0x13e>
 8009684:	0b22      	lsrs	r2, r4, #12
 8009686:	326e      	adds	r2, #110	; 0x6e
 8009688:	e7e3      	b.n	8009652 <_free_r+0x106>
 800968a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800968e:	d802      	bhi.n	8009696 <_free_r+0x14a>
 8009690:	0be2      	lsrs	r2, r4, #15
 8009692:	3277      	adds	r2, #119	; 0x77
 8009694:	e7dd      	b.n	8009652 <_free_r+0x106>
 8009696:	f240 5154 	movw	r1, #1364	; 0x554
 800969a:	428a      	cmp	r2, r1
 800969c:	bf9a      	itte	ls
 800969e:	0ca2      	lsrls	r2, r4, #18
 80096a0:	327c      	addls	r2, #124	; 0x7c
 80096a2:	227e      	movhi	r2, #126	; 0x7e
 80096a4:	e7d5      	b.n	8009652 <_free_r+0x106>
 80096a6:	6889      	ldr	r1, [r1, #8]
 80096a8:	428e      	cmp	r6, r1
 80096aa:	d004      	beq.n	80096b6 <_free_r+0x16a>
 80096ac:	684a      	ldr	r2, [r1, #4]
 80096ae:	f022 0203 	bic.w	r2, r2, #3
 80096b2:	42a2      	cmp	r2, r4
 80096b4:	d8f7      	bhi.n	80096a6 <_free_r+0x15a>
 80096b6:	68ce      	ldr	r6, [r1, #12]
 80096b8:	e7d9      	b.n	800966e <_free_r+0x122>
 80096ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096bc:	200005a8 	.word	0x200005a8
 80096c0:	200009b4 	.word	0x200009b4
 80096c4:	20000aec 	.word	0x20000aec
 80096c8:	200005b0 	.word	0x200005b0

080096cc <__sfvwrite_r>:
 80096cc:	6893      	ldr	r3, [r2, #8]
 80096ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d2:	4606      	mov	r6, r0
 80096d4:	460c      	mov	r4, r1
 80096d6:	4690      	mov	r8, r2
 80096d8:	b91b      	cbnz	r3, 80096e2 <__sfvwrite_r+0x16>
 80096da:	2000      	movs	r0, #0
 80096dc:	b003      	add	sp, #12
 80096de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096e2:	898b      	ldrh	r3, [r1, #12]
 80096e4:	0718      	lsls	r0, r3, #28
 80096e6:	d550      	bpl.n	800978a <__sfvwrite_r+0xbe>
 80096e8:	690b      	ldr	r3, [r1, #16]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d04d      	beq.n	800978a <__sfvwrite_r+0xbe>
 80096ee:	89a3      	ldrh	r3, [r4, #12]
 80096f0:	f8d8 7000 	ldr.w	r7, [r8]
 80096f4:	f013 0902 	ands.w	r9, r3, #2
 80096f8:	d16c      	bne.n	80097d4 <__sfvwrite_r+0x108>
 80096fa:	f013 0301 	ands.w	r3, r3, #1
 80096fe:	f000 809c 	beq.w	800983a <__sfvwrite_r+0x16e>
 8009702:	4648      	mov	r0, r9
 8009704:	46ca      	mov	sl, r9
 8009706:	46cb      	mov	fp, r9
 8009708:	f1bb 0f00 	cmp.w	fp, #0
 800970c:	f000 8103 	beq.w	8009916 <__sfvwrite_r+0x24a>
 8009710:	b950      	cbnz	r0, 8009728 <__sfvwrite_r+0x5c>
 8009712:	465a      	mov	r2, fp
 8009714:	210a      	movs	r1, #10
 8009716:	4650      	mov	r0, sl
 8009718:	f7f6 fd9a 	bl	8000250 <memchr>
 800971c:	2800      	cmp	r0, #0
 800971e:	f000 80ff 	beq.w	8009920 <__sfvwrite_r+0x254>
 8009722:	3001      	adds	r0, #1
 8009724:	eba0 090a 	sub.w	r9, r0, sl
 8009728:	6820      	ldr	r0, [r4, #0]
 800972a:	6921      	ldr	r1, [r4, #16]
 800972c:	6963      	ldr	r3, [r4, #20]
 800972e:	45d9      	cmp	r9, fp
 8009730:	464a      	mov	r2, r9
 8009732:	bf28      	it	cs
 8009734:	465a      	movcs	r2, fp
 8009736:	4288      	cmp	r0, r1
 8009738:	f240 80f5 	bls.w	8009926 <__sfvwrite_r+0x25a>
 800973c:	68a5      	ldr	r5, [r4, #8]
 800973e:	441d      	add	r5, r3
 8009740:	42aa      	cmp	r2, r5
 8009742:	f340 80f0 	ble.w	8009926 <__sfvwrite_r+0x25a>
 8009746:	4651      	mov	r1, sl
 8009748:	462a      	mov	r2, r5
 800974a:	f000 fc53 	bl	8009ff4 <memmove>
 800974e:	6823      	ldr	r3, [r4, #0]
 8009750:	442b      	add	r3, r5
 8009752:	6023      	str	r3, [r4, #0]
 8009754:	4621      	mov	r1, r4
 8009756:	4630      	mov	r0, r6
 8009758:	f7ff fd82 	bl	8009260 <_fflush_r>
 800975c:	2800      	cmp	r0, #0
 800975e:	d167      	bne.n	8009830 <__sfvwrite_r+0x164>
 8009760:	ebb9 0905 	subs.w	r9, r9, r5
 8009764:	f040 80f7 	bne.w	8009956 <__sfvwrite_r+0x28a>
 8009768:	4621      	mov	r1, r4
 800976a:	4630      	mov	r0, r6
 800976c:	f7ff fd78 	bl	8009260 <_fflush_r>
 8009770:	2800      	cmp	r0, #0
 8009772:	d15d      	bne.n	8009830 <__sfvwrite_r+0x164>
 8009774:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009778:	44aa      	add	sl, r5
 800977a:	ebab 0b05 	sub.w	fp, fp, r5
 800977e:	1b55      	subs	r5, r2, r5
 8009780:	f8c8 5008 	str.w	r5, [r8, #8]
 8009784:	2d00      	cmp	r5, #0
 8009786:	d1bf      	bne.n	8009708 <__sfvwrite_r+0x3c>
 8009788:	e7a7      	b.n	80096da <__sfvwrite_r+0xe>
 800978a:	4621      	mov	r1, r4
 800978c:	4630      	mov	r0, r6
 800978e:	f7fe fe8d 	bl	80084ac <__swsetup_r>
 8009792:	2800      	cmp	r0, #0
 8009794:	d0ab      	beq.n	80096ee <__sfvwrite_r+0x22>
 8009796:	f04f 30ff 	mov.w	r0, #4294967295
 800979a:	e79f      	b.n	80096dc <__sfvwrite_r+0x10>
 800979c:	e9d7 b900 	ldrd	fp, r9, [r7]
 80097a0:	3708      	adds	r7, #8
 80097a2:	f1b9 0f00 	cmp.w	r9, #0
 80097a6:	d0f9      	beq.n	800979c <__sfvwrite_r+0xd0>
 80097a8:	45d1      	cmp	r9, sl
 80097aa:	464b      	mov	r3, r9
 80097ac:	69e1      	ldr	r1, [r4, #28]
 80097ae:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80097b0:	bf28      	it	cs
 80097b2:	4653      	movcs	r3, sl
 80097b4:	465a      	mov	r2, fp
 80097b6:	4630      	mov	r0, r6
 80097b8:	47a8      	blx	r5
 80097ba:	2800      	cmp	r0, #0
 80097bc:	dd38      	ble.n	8009830 <__sfvwrite_r+0x164>
 80097be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097c2:	4483      	add	fp, r0
 80097c4:	eba9 0900 	sub.w	r9, r9, r0
 80097c8:	1a18      	subs	r0, r3, r0
 80097ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80097ce:	2800      	cmp	r0, #0
 80097d0:	d1e7      	bne.n	80097a2 <__sfvwrite_r+0xd6>
 80097d2:	e782      	b.n	80096da <__sfvwrite_r+0xe>
 80097d4:	f04f 0b00 	mov.w	fp, #0
 80097d8:	f8df a180 	ldr.w	sl, [pc, #384]	; 800995c <__sfvwrite_r+0x290>
 80097dc:	46d9      	mov	r9, fp
 80097de:	e7e0      	b.n	80097a2 <__sfvwrite_r+0xd6>
 80097e0:	e9d7 9a00 	ldrd	r9, sl, [r7]
 80097e4:	3708      	adds	r7, #8
 80097e6:	f1ba 0f00 	cmp.w	sl, #0
 80097ea:	d0f9      	beq.n	80097e0 <__sfvwrite_r+0x114>
 80097ec:	89a3      	ldrh	r3, [r4, #12]
 80097ee:	6820      	ldr	r0, [r4, #0]
 80097f0:	68a2      	ldr	r2, [r4, #8]
 80097f2:	0599      	lsls	r1, r3, #22
 80097f4:	d563      	bpl.n	80098be <__sfvwrite_r+0x1f2>
 80097f6:	4552      	cmp	r2, sl
 80097f8:	d836      	bhi.n	8009868 <__sfvwrite_r+0x19c>
 80097fa:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80097fe:	d033      	beq.n	8009868 <__sfvwrite_r+0x19c>
 8009800:	6921      	ldr	r1, [r4, #16]
 8009802:	6965      	ldr	r5, [r4, #20]
 8009804:	eba0 0b01 	sub.w	fp, r0, r1
 8009808:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800980c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009810:	f10b 0201 	add.w	r2, fp, #1
 8009814:	106d      	asrs	r5, r5, #1
 8009816:	4452      	add	r2, sl
 8009818:	4295      	cmp	r5, r2
 800981a:	bf38      	it	cc
 800981c:	4615      	movcc	r5, r2
 800981e:	055b      	lsls	r3, r3, #21
 8009820:	d53d      	bpl.n	800989e <__sfvwrite_r+0x1d2>
 8009822:	4629      	mov	r1, r5
 8009824:	4630      	mov	r0, r6
 8009826:	f000 f96f 	bl	8009b08 <_malloc_r>
 800982a:	b948      	cbnz	r0, 8009840 <__sfvwrite_r+0x174>
 800982c:	230c      	movs	r3, #12
 800982e:	6033      	str	r3, [r6, #0]
 8009830:	89a3      	ldrh	r3, [r4, #12]
 8009832:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009836:	81a3      	strh	r3, [r4, #12]
 8009838:	e7ad      	b.n	8009796 <__sfvwrite_r+0xca>
 800983a:	4699      	mov	r9, r3
 800983c:	469a      	mov	sl, r3
 800983e:	e7d2      	b.n	80097e6 <__sfvwrite_r+0x11a>
 8009840:	465a      	mov	r2, fp
 8009842:	6921      	ldr	r1, [r4, #16]
 8009844:	9001      	str	r0, [sp, #4]
 8009846:	f000 fbc7 	bl	8009fd8 <memcpy>
 800984a:	89a2      	ldrh	r2, [r4, #12]
 800984c:	9b01      	ldr	r3, [sp, #4]
 800984e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009852:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009856:	81a2      	strh	r2, [r4, #12]
 8009858:	6123      	str	r3, [r4, #16]
 800985a:	6165      	str	r5, [r4, #20]
 800985c:	445b      	add	r3, fp
 800985e:	eba5 050b 	sub.w	r5, r5, fp
 8009862:	6023      	str	r3, [r4, #0]
 8009864:	4652      	mov	r2, sl
 8009866:	60a5      	str	r5, [r4, #8]
 8009868:	4552      	cmp	r2, sl
 800986a:	bf28      	it	cs
 800986c:	4652      	movcs	r2, sl
 800986e:	6820      	ldr	r0, [r4, #0]
 8009870:	9201      	str	r2, [sp, #4]
 8009872:	4649      	mov	r1, r9
 8009874:	f000 fbbe 	bl	8009ff4 <memmove>
 8009878:	68a3      	ldr	r3, [r4, #8]
 800987a:	9a01      	ldr	r2, [sp, #4]
 800987c:	1a9b      	subs	r3, r3, r2
 800987e:	60a3      	str	r3, [r4, #8]
 8009880:	6823      	ldr	r3, [r4, #0]
 8009882:	441a      	add	r2, r3
 8009884:	4655      	mov	r5, sl
 8009886:	6022      	str	r2, [r4, #0]
 8009888:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800988c:	44a9      	add	r9, r5
 800988e:	ebaa 0a05 	sub.w	sl, sl, r5
 8009892:	1b45      	subs	r5, r0, r5
 8009894:	f8c8 5008 	str.w	r5, [r8, #8]
 8009898:	2d00      	cmp	r5, #0
 800989a:	d1a4      	bne.n	80097e6 <__sfvwrite_r+0x11a>
 800989c:	e71d      	b.n	80096da <__sfvwrite_r+0xe>
 800989e:	462a      	mov	r2, r5
 80098a0:	4630      	mov	r0, r6
 80098a2:	f001 f845 	bl	800a930 <_realloc_r>
 80098a6:	4603      	mov	r3, r0
 80098a8:	2800      	cmp	r0, #0
 80098aa:	d1d5      	bne.n	8009858 <__sfvwrite_r+0x18c>
 80098ac:	6921      	ldr	r1, [r4, #16]
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7ff fe4c 	bl	800954c <_free_r>
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098ba:	81a3      	strh	r3, [r4, #12]
 80098bc:	e7b6      	b.n	800982c <__sfvwrite_r+0x160>
 80098be:	6923      	ldr	r3, [r4, #16]
 80098c0:	4283      	cmp	r3, r0
 80098c2:	d302      	bcc.n	80098ca <__sfvwrite_r+0x1fe>
 80098c4:	6961      	ldr	r1, [r4, #20]
 80098c6:	4551      	cmp	r1, sl
 80098c8:	d915      	bls.n	80098f6 <__sfvwrite_r+0x22a>
 80098ca:	4552      	cmp	r2, sl
 80098cc:	bf28      	it	cs
 80098ce:	4652      	movcs	r2, sl
 80098d0:	4649      	mov	r1, r9
 80098d2:	4615      	mov	r5, r2
 80098d4:	f000 fb8e 	bl	8009ff4 <memmove>
 80098d8:	68a3      	ldr	r3, [r4, #8]
 80098da:	6822      	ldr	r2, [r4, #0]
 80098dc:	1b5b      	subs	r3, r3, r5
 80098de:	442a      	add	r2, r5
 80098e0:	60a3      	str	r3, [r4, #8]
 80098e2:	6022      	str	r2, [r4, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d1cf      	bne.n	8009888 <__sfvwrite_r+0x1bc>
 80098e8:	4621      	mov	r1, r4
 80098ea:	4630      	mov	r0, r6
 80098ec:	f7ff fcb8 	bl	8009260 <_fflush_r>
 80098f0:	2800      	cmp	r0, #0
 80098f2:	d0c9      	beq.n	8009888 <__sfvwrite_r+0x1bc>
 80098f4:	e79c      	b.n	8009830 <__sfvwrite_r+0x164>
 80098f6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80098fa:	459a      	cmp	sl, r3
 80098fc:	bf38      	it	cc
 80098fe:	4653      	movcc	r3, sl
 8009900:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009902:	fb93 f3f1 	sdiv	r3, r3, r1
 8009906:	464a      	mov	r2, r9
 8009908:	434b      	muls	r3, r1
 800990a:	4630      	mov	r0, r6
 800990c:	69e1      	ldr	r1, [r4, #28]
 800990e:	47a8      	blx	r5
 8009910:	1e05      	subs	r5, r0, #0
 8009912:	dcb9      	bgt.n	8009888 <__sfvwrite_r+0x1bc>
 8009914:	e78c      	b.n	8009830 <__sfvwrite_r+0x164>
 8009916:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800991a:	2000      	movs	r0, #0
 800991c:	3708      	adds	r7, #8
 800991e:	e6f3      	b.n	8009708 <__sfvwrite_r+0x3c>
 8009920:	f10b 0901 	add.w	r9, fp, #1
 8009924:	e700      	b.n	8009728 <__sfvwrite_r+0x5c>
 8009926:	4293      	cmp	r3, r2
 8009928:	dc08      	bgt.n	800993c <__sfvwrite_r+0x270>
 800992a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800992c:	69e1      	ldr	r1, [r4, #28]
 800992e:	4652      	mov	r2, sl
 8009930:	4630      	mov	r0, r6
 8009932:	47a8      	blx	r5
 8009934:	1e05      	subs	r5, r0, #0
 8009936:	f73f af13 	bgt.w	8009760 <__sfvwrite_r+0x94>
 800993a:	e779      	b.n	8009830 <__sfvwrite_r+0x164>
 800993c:	4651      	mov	r1, sl
 800993e:	9201      	str	r2, [sp, #4]
 8009940:	f000 fb58 	bl	8009ff4 <memmove>
 8009944:	9a01      	ldr	r2, [sp, #4]
 8009946:	68a3      	ldr	r3, [r4, #8]
 8009948:	1a9b      	subs	r3, r3, r2
 800994a:	60a3      	str	r3, [r4, #8]
 800994c:	6823      	ldr	r3, [r4, #0]
 800994e:	4413      	add	r3, r2
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	4615      	mov	r5, r2
 8009954:	e704      	b.n	8009760 <__sfvwrite_r+0x94>
 8009956:	2001      	movs	r0, #1
 8009958:	e70c      	b.n	8009774 <__sfvwrite_r+0xa8>
 800995a:	bf00      	nop
 800995c:	7ffffc00 	.word	0x7ffffc00

08009960 <_fwalk>:
 8009960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009964:	460f      	mov	r7, r1
 8009966:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800996a:	2600      	movs	r6, #0
 800996c:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8009970:	f1b8 0801 	subs.w	r8, r8, #1
 8009974:	d505      	bpl.n	8009982 <_fwalk+0x22>
 8009976:	6824      	ldr	r4, [r4, #0]
 8009978:	2c00      	cmp	r4, #0
 800997a:	d1f7      	bne.n	800996c <_fwalk+0xc>
 800997c:	4630      	mov	r0, r6
 800997e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009982:	89ab      	ldrh	r3, [r5, #12]
 8009984:	2b01      	cmp	r3, #1
 8009986:	d906      	bls.n	8009996 <_fwalk+0x36>
 8009988:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800998c:	3301      	adds	r3, #1
 800998e:	d002      	beq.n	8009996 <_fwalk+0x36>
 8009990:	4628      	mov	r0, r5
 8009992:	47b8      	blx	r7
 8009994:	4306      	orrs	r6, r0
 8009996:	3568      	adds	r5, #104	; 0x68
 8009998:	e7ea      	b.n	8009970 <_fwalk+0x10>

0800999a <_fwalk_reent>:
 800999a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800999e:	4606      	mov	r6, r0
 80099a0:	4688      	mov	r8, r1
 80099a2:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80099a6:	2700      	movs	r7, #0
 80099a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099ac:	f1b9 0901 	subs.w	r9, r9, #1
 80099b0:	d505      	bpl.n	80099be <_fwalk_reent+0x24>
 80099b2:	6824      	ldr	r4, [r4, #0]
 80099b4:	2c00      	cmp	r4, #0
 80099b6:	d1f7      	bne.n	80099a8 <_fwalk_reent+0xe>
 80099b8:	4638      	mov	r0, r7
 80099ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099be:	89ab      	ldrh	r3, [r5, #12]
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	d907      	bls.n	80099d4 <_fwalk_reent+0x3a>
 80099c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099c8:	3301      	adds	r3, #1
 80099ca:	d003      	beq.n	80099d4 <_fwalk_reent+0x3a>
 80099cc:	4629      	mov	r1, r5
 80099ce:	4630      	mov	r0, r6
 80099d0:	47c0      	blx	r8
 80099d2:	4307      	orrs	r7, r0
 80099d4:	3568      	adds	r5, #104	; 0x68
 80099d6:	e7e9      	b.n	80099ac <_fwalk_reent+0x12>

080099d8 <iswspace>:
 80099d8:	2100      	movs	r1, #0
 80099da:	f000 b801 	b.w	80099e0 <iswspace_l>
	...

080099e0 <iswspace_l>:
 80099e0:	28ff      	cmp	r0, #255	; 0xff
 80099e2:	bf9d      	ittte	ls
 80099e4:	4b02      	ldrls	r3, [pc, #8]	; (80099f0 <iswspace_l+0x10>)
 80099e6:	5cc0      	ldrbls	r0, [r0, r3]
 80099e8:	f000 0008 	andls.w	r0, r0, #8
 80099ec:	2000      	movhi	r0, #0
 80099ee:	4770      	bx	lr
 80099f0:	0801001d 	.word	0x0801001d

080099f4 <__locale_mb_cur_max>:
 80099f4:	4b01      	ldr	r3, [pc, #4]	; (80099fc <__locale_mb_cur_max+0x8>)
 80099f6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80099fa:	4770      	bx	lr
 80099fc:	2000043c 	.word	0x2000043c

08009a00 <_localeconv_r>:
 8009a00:	4800      	ldr	r0, [pc, #0]	; (8009a04 <_localeconv_r+0x4>)
 8009a02:	4770      	bx	lr
 8009a04:	2000052c 	.word	0x2000052c

08009a08 <__retarget_lock_init_recursive>:
 8009a08:	4770      	bx	lr

08009a0a <__retarget_lock_close_recursive>:
 8009a0a:	4770      	bx	lr

08009a0c <__retarget_lock_acquire_recursive>:
 8009a0c:	4770      	bx	lr

08009a0e <__retarget_lock_release_recursive>:
 8009a0e:	4770      	bx	lr

08009a10 <__swhatbuf_r>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	460e      	mov	r6, r1
 8009a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a18:	2900      	cmp	r1, #0
 8009a1a:	b096      	sub	sp, #88	; 0x58
 8009a1c:	4614      	mov	r4, r2
 8009a1e:	461d      	mov	r5, r3
 8009a20:	da0a      	bge.n	8009a38 <__swhatbuf_r+0x28>
 8009a22:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 8009a26:	2300      	movs	r3, #0
 8009a28:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 8009a2c:	602b      	str	r3, [r5, #0]
 8009a2e:	d116      	bne.n	8009a5e <__swhatbuf_r+0x4e>
 8009a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	e015      	b.n	8009a64 <__swhatbuf_r+0x54>
 8009a38:	466a      	mov	r2, sp
 8009a3a:	f004 fb6d 	bl	800e118 <_fstat_r>
 8009a3e:	2800      	cmp	r0, #0
 8009a40:	dbef      	blt.n	8009a22 <__swhatbuf_r+0x12>
 8009a42:	9a01      	ldr	r2, [sp, #4]
 8009a44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a4c:	425a      	negs	r2, r3
 8009a4e:	415a      	adcs	r2, r3
 8009a50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a54:	602a      	str	r2, [r5, #0]
 8009a56:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009a5a:	6023      	str	r3, [r4, #0]
 8009a5c:	e002      	b.n	8009a64 <__swhatbuf_r+0x54>
 8009a5e:	2240      	movs	r2, #64	; 0x40
 8009a60:	6022      	str	r2, [r4, #0]
 8009a62:	4618      	mov	r0, r3
 8009a64:	b016      	add	sp, #88	; 0x58
 8009a66:	bd70      	pop	{r4, r5, r6, pc}

08009a68 <__smakebuf_r>:
 8009a68:	898b      	ldrh	r3, [r1, #12]
 8009a6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a6c:	079d      	lsls	r5, r3, #30
 8009a6e:	4606      	mov	r6, r0
 8009a70:	460c      	mov	r4, r1
 8009a72:	d507      	bpl.n	8009a84 <__smakebuf_r+0x1c>
 8009a74:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009a78:	6023      	str	r3, [r4, #0]
 8009a7a:	6123      	str	r3, [r4, #16]
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	6163      	str	r3, [r4, #20]
 8009a80:	b002      	add	sp, #8
 8009a82:	bd70      	pop	{r4, r5, r6, pc}
 8009a84:	ab01      	add	r3, sp, #4
 8009a86:	466a      	mov	r2, sp
 8009a88:	f7ff ffc2 	bl	8009a10 <__swhatbuf_r>
 8009a8c:	9900      	ldr	r1, [sp, #0]
 8009a8e:	4605      	mov	r5, r0
 8009a90:	4630      	mov	r0, r6
 8009a92:	f000 f839 	bl	8009b08 <_malloc_r>
 8009a96:	b948      	cbnz	r0, 8009aac <__smakebuf_r+0x44>
 8009a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a9c:	059a      	lsls	r2, r3, #22
 8009a9e:	d4ef      	bmi.n	8009a80 <__smakebuf_r+0x18>
 8009aa0:	f023 0303 	bic.w	r3, r3, #3
 8009aa4:	f043 0302 	orr.w	r3, r3, #2
 8009aa8:	81a3      	strh	r3, [r4, #12]
 8009aaa:	e7e3      	b.n	8009a74 <__smakebuf_r+0xc>
 8009aac:	4b0d      	ldr	r3, [pc, #52]	; (8009ae4 <__smakebuf_r+0x7c>)
 8009aae:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009ab0:	89a3      	ldrh	r3, [r4, #12]
 8009ab2:	6020      	str	r0, [r4, #0]
 8009ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ab8:	81a3      	strh	r3, [r4, #12]
 8009aba:	9b00      	ldr	r3, [sp, #0]
 8009abc:	6163      	str	r3, [r4, #20]
 8009abe:	9b01      	ldr	r3, [sp, #4]
 8009ac0:	6120      	str	r0, [r4, #16]
 8009ac2:	b15b      	cbz	r3, 8009adc <__smakebuf_r+0x74>
 8009ac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ac8:	4630      	mov	r0, r6
 8009aca:	f004 fea7 	bl	800e81c <_isatty_r>
 8009ace:	b128      	cbz	r0, 8009adc <__smakebuf_r+0x74>
 8009ad0:	89a3      	ldrh	r3, [r4, #12]
 8009ad2:	f023 0303 	bic.w	r3, r3, #3
 8009ad6:	f043 0301 	orr.w	r3, r3, #1
 8009ada:	81a3      	strh	r3, [r4, #12]
 8009adc:	89a0      	ldrh	r0, [r4, #12]
 8009ade:	4305      	orrs	r5, r0
 8009ae0:	81a5      	strh	r5, [r4, #12]
 8009ae2:	e7cd      	b.n	8009a80 <__smakebuf_r+0x18>
 8009ae4:	08009321 	.word	0x08009321

08009ae8 <malloc>:
 8009ae8:	4b02      	ldr	r3, [pc, #8]	; (8009af4 <malloc+0xc>)
 8009aea:	4601      	mov	r1, r0
 8009aec:	6818      	ldr	r0, [r3, #0]
 8009aee:	f000 b80b 	b.w	8009b08 <_malloc_r>
 8009af2:	bf00      	nop
 8009af4:	2000000c 	.word	0x2000000c

08009af8 <free>:
 8009af8:	4b02      	ldr	r3, [pc, #8]	; (8009b04 <free+0xc>)
 8009afa:	4601      	mov	r1, r0
 8009afc:	6818      	ldr	r0, [r3, #0]
 8009afe:	f7ff bd25 	b.w	800954c <_free_r>
 8009b02:	bf00      	nop
 8009b04:	2000000c 	.word	0x2000000c

08009b08 <_malloc_r>:
 8009b08:	f101 030b 	add.w	r3, r1, #11
 8009b0c:	2b16      	cmp	r3, #22
 8009b0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b12:	4605      	mov	r5, r0
 8009b14:	d906      	bls.n	8009b24 <_malloc_r+0x1c>
 8009b16:	f033 0707 	bics.w	r7, r3, #7
 8009b1a:	d504      	bpl.n	8009b26 <_malloc_r+0x1e>
 8009b1c:	230c      	movs	r3, #12
 8009b1e:	602b      	str	r3, [r5, #0]
 8009b20:	2400      	movs	r4, #0
 8009b22:	e1a5      	b.n	8009e70 <_malloc_r+0x368>
 8009b24:	2710      	movs	r7, #16
 8009b26:	42b9      	cmp	r1, r7
 8009b28:	d8f8      	bhi.n	8009b1c <_malloc_r+0x14>
 8009b2a:	4628      	mov	r0, r5
 8009b2c:	f000 fa7c 	bl	800a028 <__malloc_lock>
 8009b30:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8009b34:	4eb0      	ldr	r6, [pc, #704]	; (8009df8 <_malloc_r+0x2f0>)
 8009b36:	d237      	bcs.n	8009ba8 <_malloc_r+0xa0>
 8009b38:	f107 0208 	add.w	r2, r7, #8
 8009b3c:	4432      	add	r2, r6
 8009b3e:	f1a2 0108 	sub.w	r1, r2, #8
 8009b42:	6854      	ldr	r4, [r2, #4]
 8009b44:	428c      	cmp	r4, r1
 8009b46:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8009b4a:	d102      	bne.n	8009b52 <_malloc_r+0x4a>
 8009b4c:	68d4      	ldr	r4, [r2, #12]
 8009b4e:	42a2      	cmp	r2, r4
 8009b50:	d010      	beq.n	8009b74 <_malloc_r+0x6c>
 8009b52:	6863      	ldr	r3, [r4, #4]
 8009b54:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8009b58:	f023 0303 	bic.w	r3, r3, #3
 8009b5c:	60ca      	str	r2, [r1, #12]
 8009b5e:	4423      	add	r3, r4
 8009b60:	6091      	str	r1, [r2, #8]
 8009b62:	685a      	ldr	r2, [r3, #4]
 8009b64:	f042 0201 	orr.w	r2, r2, #1
 8009b68:	605a      	str	r2, [r3, #4]
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	f000 fa62 	bl	800a034 <__malloc_unlock>
 8009b70:	3408      	adds	r4, #8
 8009b72:	e17d      	b.n	8009e70 <_malloc_r+0x368>
 8009b74:	3302      	adds	r3, #2
 8009b76:	6934      	ldr	r4, [r6, #16]
 8009b78:	49a0      	ldr	r1, [pc, #640]	; (8009dfc <_malloc_r+0x2f4>)
 8009b7a:	428c      	cmp	r4, r1
 8009b7c:	d077      	beq.n	8009c6e <_malloc_r+0x166>
 8009b7e:	6862      	ldr	r2, [r4, #4]
 8009b80:	f022 0c03 	bic.w	ip, r2, #3
 8009b84:	ebac 0007 	sub.w	r0, ip, r7
 8009b88:	280f      	cmp	r0, #15
 8009b8a:	dd48      	ble.n	8009c1e <_malloc_r+0x116>
 8009b8c:	19e2      	adds	r2, r4, r7
 8009b8e:	f040 0301 	orr.w	r3, r0, #1
 8009b92:	f047 0701 	orr.w	r7, r7, #1
 8009b96:	6067      	str	r7, [r4, #4]
 8009b98:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009b9c:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009ba0:	6053      	str	r3, [r2, #4]
 8009ba2:	f844 000c 	str.w	r0, [r4, ip]
 8009ba6:	e7e0      	b.n	8009b6a <_malloc_r+0x62>
 8009ba8:	0a7b      	lsrs	r3, r7, #9
 8009baa:	d02a      	beq.n	8009c02 <_malloc_r+0xfa>
 8009bac:	2b04      	cmp	r3, #4
 8009bae:	d812      	bhi.n	8009bd6 <_malloc_r+0xce>
 8009bb0:	09bb      	lsrs	r3, r7, #6
 8009bb2:	3338      	adds	r3, #56	; 0x38
 8009bb4:	1c5a      	adds	r2, r3, #1
 8009bb6:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8009bba:	f1a2 0c08 	sub.w	ip, r2, #8
 8009bbe:	6854      	ldr	r4, [r2, #4]
 8009bc0:	4564      	cmp	r4, ip
 8009bc2:	d006      	beq.n	8009bd2 <_malloc_r+0xca>
 8009bc4:	6862      	ldr	r2, [r4, #4]
 8009bc6:	f022 0203 	bic.w	r2, r2, #3
 8009bca:	1bd0      	subs	r0, r2, r7
 8009bcc:	280f      	cmp	r0, #15
 8009bce:	dd1c      	ble.n	8009c0a <_malloc_r+0x102>
 8009bd0:	3b01      	subs	r3, #1
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	e7cf      	b.n	8009b76 <_malloc_r+0x6e>
 8009bd6:	2b14      	cmp	r3, #20
 8009bd8:	d801      	bhi.n	8009bde <_malloc_r+0xd6>
 8009bda:	335b      	adds	r3, #91	; 0x5b
 8009bdc:	e7ea      	b.n	8009bb4 <_malloc_r+0xac>
 8009bde:	2b54      	cmp	r3, #84	; 0x54
 8009be0:	d802      	bhi.n	8009be8 <_malloc_r+0xe0>
 8009be2:	0b3b      	lsrs	r3, r7, #12
 8009be4:	336e      	adds	r3, #110	; 0x6e
 8009be6:	e7e5      	b.n	8009bb4 <_malloc_r+0xac>
 8009be8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8009bec:	d802      	bhi.n	8009bf4 <_malloc_r+0xec>
 8009bee:	0bfb      	lsrs	r3, r7, #15
 8009bf0:	3377      	adds	r3, #119	; 0x77
 8009bf2:	e7df      	b.n	8009bb4 <_malloc_r+0xac>
 8009bf4:	f240 5254 	movw	r2, #1364	; 0x554
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d804      	bhi.n	8009c06 <_malloc_r+0xfe>
 8009bfc:	0cbb      	lsrs	r3, r7, #18
 8009bfe:	337c      	adds	r3, #124	; 0x7c
 8009c00:	e7d8      	b.n	8009bb4 <_malloc_r+0xac>
 8009c02:	233f      	movs	r3, #63	; 0x3f
 8009c04:	e7d6      	b.n	8009bb4 <_malloc_r+0xac>
 8009c06:	237e      	movs	r3, #126	; 0x7e
 8009c08:	e7d4      	b.n	8009bb4 <_malloc_r+0xac>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	68e1      	ldr	r1, [r4, #12]
 8009c0e:	db04      	blt.n	8009c1a <_malloc_r+0x112>
 8009c10:	68a3      	ldr	r3, [r4, #8]
 8009c12:	60d9      	str	r1, [r3, #12]
 8009c14:	608b      	str	r3, [r1, #8]
 8009c16:	18a3      	adds	r3, r4, r2
 8009c18:	e7a3      	b.n	8009b62 <_malloc_r+0x5a>
 8009c1a:	460c      	mov	r4, r1
 8009c1c:	e7d0      	b.n	8009bc0 <_malloc_r+0xb8>
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009c24:	db07      	blt.n	8009c36 <_malloc_r+0x12e>
 8009c26:	44a4      	add	ip, r4
 8009c28:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009c2c:	f043 0301 	orr.w	r3, r3, #1
 8009c30:	f8cc 3004 	str.w	r3, [ip, #4]
 8009c34:	e799      	b.n	8009b6a <_malloc_r+0x62>
 8009c36:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8009c3a:	6870      	ldr	r0, [r6, #4]
 8009c3c:	f080 8096 	bcs.w	8009d6c <_malloc_r+0x264>
 8009c40:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8009c44:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8009c48:	f04f 0c01 	mov.w	ip, #1
 8009c4c:	3201      	adds	r2, #1
 8009c4e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8009c52:	ea4c 0000 	orr.w	r0, ip, r0
 8009c56:	6070      	str	r0, [r6, #4]
 8009c58:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009c5c:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8009c60:	3808      	subs	r0, #8
 8009c62:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8009c66:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8009c6a:	f8cc 400c 	str.w	r4, [ip, #12]
 8009c6e:	2001      	movs	r0, #1
 8009c70:	109a      	asrs	r2, r3, #2
 8009c72:	fa00 f202 	lsl.w	r2, r0, r2
 8009c76:	6870      	ldr	r0, [r6, #4]
 8009c78:	4290      	cmp	r0, r2
 8009c7a:	d326      	bcc.n	8009cca <_malloc_r+0x1c2>
 8009c7c:	4210      	tst	r0, r2
 8009c7e:	d106      	bne.n	8009c8e <_malloc_r+0x186>
 8009c80:	f023 0303 	bic.w	r3, r3, #3
 8009c84:	0052      	lsls	r2, r2, #1
 8009c86:	4210      	tst	r0, r2
 8009c88:	f103 0304 	add.w	r3, r3, #4
 8009c8c:	d0fa      	beq.n	8009c84 <_malloc_r+0x17c>
 8009c8e:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8009c92:	46c1      	mov	r9, r8
 8009c94:	469e      	mov	lr, r3
 8009c96:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009c9a:	454c      	cmp	r4, r9
 8009c9c:	f040 80ba 	bne.w	8009e14 <_malloc_r+0x30c>
 8009ca0:	f10e 0e01 	add.w	lr, lr, #1
 8009ca4:	f01e 0f03 	tst.w	lr, #3
 8009ca8:	f109 0908 	add.w	r9, r9, #8
 8009cac:	d1f3      	bne.n	8009c96 <_malloc_r+0x18e>
 8009cae:	0798      	lsls	r0, r3, #30
 8009cb0:	f040 80e4 	bne.w	8009e7c <_malloc_r+0x374>
 8009cb4:	6873      	ldr	r3, [r6, #4]
 8009cb6:	ea23 0302 	bic.w	r3, r3, r2
 8009cba:	6073      	str	r3, [r6, #4]
 8009cbc:	6870      	ldr	r0, [r6, #4]
 8009cbe:	0052      	lsls	r2, r2, #1
 8009cc0:	4290      	cmp	r0, r2
 8009cc2:	d302      	bcc.n	8009cca <_malloc_r+0x1c2>
 8009cc4:	2a00      	cmp	r2, #0
 8009cc6:	f040 80e6 	bne.w	8009e96 <_malloc_r+0x38e>
 8009cca:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8009cce:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009cd2:	f023 0903 	bic.w	r9, r3, #3
 8009cd6:	45b9      	cmp	r9, r7
 8009cd8:	d304      	bcc.n	8009ce4 <_malloc_r+0x1dc>
 8009cda:	eba9 0207 	sub.w	r2, r9, r7
 8009cde:	2a0f      	cmp	r2, #15
 8009ce0:	f300 8142 	bgt.w	8009f68 <_malloc_r+0x460>
 8009ce4:	4b46      	ldr	r3, [pc, #280]	; (8009e00 <_malloc_r+0x2f8>)
 8009ce6:	6819      	ldr	r1, [r3, #0]
 8009ce8:	3110      	adds	r1, #16
 8009cea:	4439      	add	r1, r7
 8009cec:	2008      	movs	r0, #8
 8009cee:	9101      	str	r1, [sp, #4]
 8009cf0:	f003 fa98 	bl	800d224 <sysconf>
 8009cf4:	4a43      	ldr	r2, [pc, #268]	; (8009e04 <_malloc_r+0x2fc>)
 8009cf6:	9901      	ldr	r1, [sp, #4]
 8009cf8:	6813      	ldr	r3, [r2, #0]
 8009cfa:	3301      	adds	r3, #1
 8009cfc:	bf1f      	itttt	ne
 8009cfe:	f101 31ff 	addne.w	r1, r1, #4294967295
 8009d02:	1809      	addne	r1, r1, r0
 8009d04:	4243      	negne	r3, r0
 8009d06:	4019      	andne	r1, r3
 8009d08:	4680      	mov	r8, r0
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	9101      	str	r1, [sp, #4]
 8009d0e:	f001 f877 	bl	800ae00 <_sbrk_r>
 8009d12:	1c42      	adds	r2, r0, #1
 8009d14:	eb0a 0b09 	add.w	fp, sl, r9
 8009d18:	4604      	mov	r4, r0
 8009d1a:	f000 80f8 	beq.w	8009f0e <_malloc_r+0x406>
 8009d1e:	4583      	cmp	fp, r0
 8009d20:	9901      	ldr	r1, [sp, #4]
 8009d22:	4a38      	ldr	r2, [pc, #224]	; (8009e04 <_malloc_r+0x2fc>)
 8009d24:	d902      	bls.n	8009d2c <_malloc_r+0x224>
 8009d26:	45b2      	cmp	sl, r6
 8009d28:	f040 80f1 	bne.w	8009f0e <_malloc_r+0x406>
 8009d2c:	4b36      	ldr	r3, [pc, #216]	; (8009e08 <_malloc_r+0x300>)
 8009d2e:	6818      	ldr	r0, [r3, #0]
 8009d30:	45a3      	cmp	fp, r4
 8009d32:	eb00 0e01 	add.w	lr, r0, r1
 8009d36:	f8c3 e000 	str.w	lr, [r3]
 8009d3a:	f108 3cff 	add.w	ip, r8, #4294967295
 8009d3e:	f040 80ac 	bne.w	8009e9a <_malloc_r+0x392>
 8009d42:	ea1b 0f0c 	tst.w	fp, ip
 8009d46:	f040 80a8 	bne.w	8009e9a <_malloc_r+0x392>
 8009d4a:	68b2      	ldr	r2, [r6, #8]
 8009d4c:	4449      	add	r1, r9
 8009d4e:	f041 0101 	orr.w	r1, r1, #1
 8009d52:	6051      	str	r1, [r2, #4]
 8009d54:	4a2d      	ldr	r2, [pc, #180]	; (8009e0c <_malloc_r+0x304>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	6811      	ldr	r1, [r2, #0]
 8009d5a:	428b      	cmp	r3, r1
 8009d5c:	bf88      	it	hi
 8009d5e:	6013      	strhi	r3, [r2, #0]
 8009d60:	4a2b      	ldr	r2, [pc, #172]	; (8009e10 <_malloc_r+0x308>)
 8009d62:	6811      	ldr	r1, [r2, #0]
 8009d64:	428b      	cmp	r3, r1
 8009d66:	bf88      	it	hi
 8009d68:	6013      	strhi	r3, [r2, #0]
 8009d6a:	e0d0      	b.n	8009f0e <_malloc_r+0x406>
 8009d6c:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009d70:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8009d74:	d218      	bcs.n	8009da8 <_malloc_r+0x2a0>
 8009d76:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8009d7a:	3238      	adds	r2, #56	; 0x38
 8009d7c:	f102 0e01 	add.w	lr, r2, #1
 8009d80:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8009d84:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8009d88:	45f0      	cmp	r8, lr
 8009d8a:	d12b      	bne.n	8009de4 <_malloc_r+0x2dc>
 8009d8c:	1092      	asrs	r2, r2, #2
 8009d8e:	f04f 0c01 	mov.w	ip, #1
 8009d92:	fa0c f202 	lsl.w	r2, ip, r2
 8009d96:	4310      	orrs	r0, r2
 8009d98:	6070      	str	r0, [r6, #4]
 8009d9a:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009d9e:	f8c8 4008 	str.w	r4, [r8, #8]
 8009da2:	f8ce 400c 	str.w	r4, [lr, #12]
 8009da6:	e762      	b.n	8009c6e <_malloc_r+0x166>
 8009da8:	2a14      	cmp	r2, #20
 8009daa:	d801      	bhi.n	8009db0 <_malloc_r+0x2a8>
 8009dac:	325b      	adds	r2, #91	; 0x5b
 8009dae:	e7e5      	b.n	8009d7c <_malloc_r+0x274>
 8009db0:	2a54      	cmp	r2, #84	; 0x54
 8009db2:	d803      	bhi.n	8009dbc <_malloc_r+0x2b4>
 8009db4:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8009db8:	326e      	adds	r2, #110	; 0x6e
 8009dba:	e7df      	b.n	8009d7c <_malloc_r+0x274>
 8009dbc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009dc0:	d803      	bhi.n	8009dca <_malloc_r+0x2c2>
 8009dc2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8009dc6:	3277      	adds	r2, #119	; 0x77
 8009dc8:	e7d8      	b.n	8009d7c <_malloc_r+0x274>
 8009dca:	f240 5e54 	movw	lr, #1364	; 0x554
 8009dce:	4572      	cmp	r2, lr
 8009dd0:	bf9a      	itte	ls
 8009dd2:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009dd6:	327c      	addls	r2, #124	; 0x7c
 8009dd8:	227e      	movhi	r2, #126	; 0x7e
 8009dda:	e7cf      	b.n	8009d7c <_malloc_r+0x274>
 8009ddc:	f8de e008 	ldr.w	lr, [lr, #8]
 8009de0:	45f0      	cmp	r8, lr
 8009de2:	d005      	beq.n	8009df0 <_malloc_r+0x2e8>
 8009de4:	f8de 2004 	ldr.w	r2, [lr, #4]
 8009de8:	f022 0203 	bic.w	r2, r2, #3
 8009dec:	4562      	cmp	r2, ip
 8009dee:	d8f5      	bhi.n	8009ddc <_malloc_r+0x2d4>
 8009df0:	f8de 800c 	ldr.w	r8, [lr, #12]
 8009df4:	e7d1      	b.n	8009d9a <_malloc_r+0x292>
 8009df6:	bf00      	nop
 8009df8:	200005a8 	.word	0x200005a8
 8009dfc:	200005b0 	.word	0x200005b0
 8009e00:	20000aec 	.word	0x20000aec
 8009e04:	200009b0 	.word	0x200009b0
 8009e08:	20000abc 	.word	0x20000abc
 8009e0c:	20000ae4 	.word	0x20000ae4
 8009e10:	20000ae8 	.word	0x20000ae8
 8009e14:	6860      	ldr	r0, [r4, #4]
 8009e16:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009e1a:	f020 0003 	bic.w	r0, r0, #3
 8009e1e:	eba0 0a07 	sub.w	sl, r0, r7
 8009e22:	f1ba 0f0f 	cmp.w	sl, #15
 8009e26:	dd12      	ble.n	8009e4e <_malloc_r+0x346>
 8009e28:	68a3      	ldr	r3, [r4, #8]
 8009e2a:	19e2      	adds	r2, r4, r7
 8009e2c:	f047 0701 	orr.w	r7, r7, #1
 8009e30:	6067      	str	r7, [r4, #4]
 8009e32:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009e36:	f8cc 3008 	str.w	r3, [ip, #8]
 8009e3a:	f04a 0301 	orr.w	r3, sl, #1
 8009e3e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009e42:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009e46:	6053      	str	r3, [r2, #4]
 8009e48:	f844 a000 	str.w	sl, [r4, r0]
 8009e4c:	e68d      	b.n	8009b6a <_malloc_r+0x62>
 8009e4e:	f1ba 0f00 	cmp.w	sl, #0
 8009e52:	db11      	blt.n	8009e78 <_malloc_r+0x370>
 8009e54:	4420      	add	r0, r4
 8009e56:	6843      	ldr	r3, [r0, #4]
 8009e58:	f043 0301 	orr.w	r3, r3, #1
 8009e5c:	6043      	str	r3, [r0, #4]
 8009e5e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009e62:	4628      	mov	r0, r5
 8009e64:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009e68:	f8cc 3008 	str.w	r3, [ip, #8]
 8009e6c:	f000 f8e2 	bl	800a034 <__malloc_unlock>
 8009e70:	4620      	mov	r0, r4
 8009e72:	b003      	add	sp, #12
 8009e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e78:	4664      	mov	r4, ip
 8009e7a:	e70e      	b.n	8009c9a <_malloc_r+0x192>
 8009e7c:	f858 0908 	ldr.w	r0, [r8], #-8
 8009e80:	4540      	cmp	r0, r8
 8009e82:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e86:	f43f af12 	beq.w	8009cae <_malloc_r+0x1a6>
 8009e8a:	e717      	b.n	8009cbc <_malloc_r+0x1b4>
 8009e8c:	3304      	adds	r3, #4
 8009e8e:	0052      	lsls	r2, r2, #1
 8009e90:	4210      	tst	r0, r2
 8009e92:	d0fb      	beq.n	8009e8c <_malloc_r+0x384>
 8009e94:	e6fb      	b.n	8009c8e <_malloc_r+0x186>
 8009e96:	4673      	mov	r3, lr
 8009e98:	e7fa      	b.n	8009e90 <_malloc_r+0x388>
 8009e9a:	6810      	ldr	r0, [r2, #0]
 8009e9c:	3001      	adds	r0, #1
 8009e9e:	bf1b      	ittet	ne
 8009ea0:	eba4 0b0b 	subne.w	fp, r4, fp
 8009ea4:	eb0b 020e 	addne.w	r2, fp, lr
 8009ea8:	6014      	streq	r4, [r2, #0]
 8009eaa:	601a      	strne	r2, [r3, #0]
 8009eac:	f014 0b07 	ands.w	fp, r4, #7
 8009eb0:	bf1a      	itte	ne
 8009eb2:	f1cb 0008 	rsbne	r0, fp, #8
 8009eb6:	1824      	addne	r4, r4, r0
 8009eb8:	4658      	moveq	r0, fp
 8009eba:	1862      	adds	r2, r4, r1
 8009ebc:	ea02 010c 	and.w	r1, r2, ip
 8009ec0:	4480      	add	r8, r0
 8009ec2:	eba8 0801 	sub.w	r8, r8, r1
 8009ec6:	ea08 080c 	and.w	r8, r8, ip
 8009eca:	4641      	mov	r1, r8
 8009ecc:	4628      	mov	r0, r5
 8009ece:	9201      	str	r2, [sp, #4]
 8009ed0:	f000 ff96 	bl	800ae00 <_sbrk_r>
 8009ed4:	1c43      	adds	r3, r0, #1
 8009ed6:	9a01      	ldr	r2, [sp, #4]
 8009ed8:	4b28      	ldr	r3, [pc, #160]	; (8009f7c <_malloc_r+0x474>)
 8009eda:	d107      	bne.n	8009eec <_malloc_r+0x3e4>
 8009edc:	f1bb 0f00 	cmp.w	fp, #0
 8009ee0:	d023      	beq.n	8009f2a <_malloc_r+0x422>
 8009ee2:	f1ab 0008 	sub.w	r0, fp, #8
 8009ee6:	4410      	add	r0, r2
 8009ee8:	f04f 0800 	mov.w	r8, #0
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	60b4      	str	r4, [r6, #8]
 8009ef0:	1b00      	subs	r0, r0, r4
 8009ef2:	4440      	add	r0, r8
 8009ef4:	4442      	add	r2, r8
 8009ef6:	f040 0001 	orr.w	r0, r0, #1
 8009efa:	45b2      	cmp	sl, r6
 8009efc:	601a      	str	r2, [r3, #0]
 8009efe:	6060      	str	r0, [r4, #4]
 8009f00:	f43f af28 	beq.w	8009d54 <_malloc_r+0x24c>
 8009f04:	f1b9 0f0f 	cmp.w	r9, #15
 8009f08:	d812      	bhi.n	8009f30 <_malloc_r+0x428>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	6063      	str	r3, [r4, #4]
 8009f0e:	68b3      	ldr	r3, [r6, #8]
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	f023 0303 	bic.w	r3, r3, #3
 8009f16:	42bb      	cmp	r3, r7
 8009f18:	eba3 0207 	sub.w	r2, r3, r7
 8009f1c:	d301      	bcc.n	8009f22 <_malloc_r+0x41a>
 8009f1e:	2a0f      	cmp	r2, #15
 8009f20:	dc22      	bgt.n	8009f68 <_malloc_r+0x460>
 8009f22:	4628      	mov	r0, r5
 8009f24:	f000 f886 	bl	800a034 <__malloc_unlock>
 8009f28:	e5fa      	b.n	8009b20 <_malloc_r+0x18>
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	46d8      	mov	r8, fp
 8009f2e:	e7dd      	b.n	8009eec <_malloc_r+0x3e4>
 8009f30:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009f34:	f1a9 090c 	sub.w	r9, r9, #12
 8009f38:	f029 0907 	bic.w	r9, r9, #7
 8009f3c:	f002 0201 	and.w	r2, r2, #1
 8009f40:	ea42 0209 	orr.w	r2, r2, r9
 8009f44:	f8ca 2004 	str.w	r2, [sl, #4]
 8009f48:	2105      	movs	r1, #5
 8009f4a:	eb0a 0209 	add.w	r2, sl, r9
 8009f4e:	f1b9 0f0f 	cmp.w	r9, #15
 8009f52:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8009f56:	f67f aefd 	bls.w	8009d54 <_malloc_r+0x24c>
 8009f5a:	f10a 0108 	add.w	r1, sl, #8
 8009f5e:	4628      	mov	r0, r5
 8009f60:	f7ff faf4 	bl	800954c <_free_r>
 8009f64:	4b05      	ldr	r3, [pc, #20]	; (8009f7c <_malloc_r+0x474>)
 8009f66:	e6f5      	b.n	8009d54 <_malloc_r+0x24c>
 8009f68:	68b4      	ldr	r4, [r6, #8]
 8009f6a:	f047 0301 	orr.w	r3, r7, #1
 8009f6e:	4427      	add	r7, r4
 8009f70:	f042 0201 	orr.w	r2, r2, #1
 8009f74:	6063      	str	r3, [r4, #4]
 8009f76:	60b7      	str	r7, [r6, #8]
 8009f78:	607a      	str	r2, [r7, #4]
 8009f7a:	e5f6      	b.n	8009b6a <_malloc_r+0x62>
 8009f7c:	20000abc 	.word	0x20000abc

08009f80 <_mbrtowc_r>:
 8009f80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f82:	4c0a      	ldr	r4, [pc, #40]	; (8009fac <_mbrtowc_r+0x2c>)
 8009f84:	9e08      	ldr	r6, [sp, #32]
 8009f86:	f8d4 70e4 	ldr.w	r7, [r4, #228]	; 0xe4
 8009f8a:	9600      	str	r6, [sp, #0]
 8009f8c:	4605      	mov	r5, r0
 8009f8e:	4614      	mov	r4, r2
 8009f90:	b912      	cbnz	r2, 8009f98 <_mbrtowc_r+0x18>
 8009f92:	4a07      	ldr	r2, [pc, #28]	; (8009fb0 <_mbrtowc_r+0x30>)
 8009f94:	2301      	movs	r3, #1
 8009f96:	4621      	mov	r1, r4
 8009f98:	47b8      	blx	r7
 8009f9a:	1c43      	adds	r3, r0, #1
 8009f9c:	bf01      	itttt	eq
 8009f9e:	2300      	moveq	r3, #0
 8009fa0:	6033      	streq	r3, [r6, #0]
 8009fa2:	238a      	moveq	r3, #138	; 0x8a
 8009fa4:	602b      	streq	r3, [r5, #0]
 8009fa6:	b003      	add	sp, #12
 8009fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009faa:	bf00      	nop
 8009fac:	2000043c 	.word	0x2000043c
 8009fb0:	080103cb 	.word	0x080103cb

08009fb4 <__ascii_mbtowc>:
 8009fb4:	b082      	sub	sp, #8
 8009fb6:	b901      	cbnz	r1, 8009fba <__ascii_mbtowc+0x6>
 8009fb8:	a901      	add	r1, sp, #4
 8009fba:	b142      	cbz	r2, 8009fce <__ascii_mbtowc+0x1a>
 8009fbc:	b14b      	cbz	r3, 8009fd2 <__ascii_mbtowc+0x1e>
 8009fbe:	7813      	ldrb	r3, [r2, #0]
 8009fc0:	600b      	str	r3, [r1, #0]
 8009fc2:	7812      	ldrb	r2, [r2, #0]
 8009fc4:	1e10      	subs	r0, r2, #0
 8009fc6:	bf18      	it	ne
 8009fc8:	2001      	movne	r0, #1
 8009fca:	b002      	add	sp, #8
 8009fcc:	4770      	bx	lr
 8009fce:	4610      	mov	r0, r2
 8009fd0:	e7fb      	b.n	8009fca <__ascii_mbtowc+0x16>
 8009fd2:	f06f 0001 	mvn.w	r0, #1
 8009fd6:	e7f8      	b.n	8009fca <__ascii_mbtowc+0x16>

08009fd8 <memcpy>:
 8009fd8:	440a      	add	r2, r1
 8009fda:	4291      	cmp	r1, r2
 8009fdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fe0:	d100      	bne.n	8009fe4 <memcpy+0xc>
 8009fe2:	4770      	bx	lr
 8009fe4:	b510      	push	{r4, lr}
 8009fe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fee:	4291      	cmp	r1, r2
 8009ff0:	d1f9      	bne.n	8009fe6 <memcpy+0xe>
 8009ff2:	bd10      	pop	{r4, pc}

08009ff4 <memmove>:
 8009ff4:	4288      	cmp	r0, r1
 8009ff6:	b510      	push	{r4, lr}
 8009ff8:	eb01 0402 	add.w	r4, r1, r2
 8009ffc:	d902      	bls.n	800a004 <memmove+0x10>
 8009ffe:	4284      	cmp	r4, r0
 800a000:	4623      	mov	r3, r4
 800a002:	d807      	bhi.n	800a014 <memmove+0x20>
 800a004:	1e43      	subs	r3, r0, #1
 800a006:	42a1      	cmp	r1, r4
 800a008:	d008      	beq.n	800a01c <memmove+0x28>
 800a00a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a00e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a012:	e7f8      	b.n	800a006 <memmove+0x12>
 800a014:	4402      	add	r2, r0
 800a016:	4601      	mov	r1, r0
 800a018:	428a      	cmp	r2, r1
 800a01a:	d100      	bne.n	800a01e <memmove+0x2a>
 800a01c:	bd10      	pop	{r4, pc}
 800a01e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a022:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a026:	e7f7      	b.n	800a018 <memmove+0x24>

0800a028 <__malloc_lock>:
 800a028:	4801      	ldr	r0, [pc, #4]	; (800a030 <__malloc_lock+0x8>)
 800a02a:	f7ff bcef 	b.w	8009a0c <__retarget_lock_acquire_recursive>
 800a02e:	bf00      	nop
 800a030:	20000ab9 	.word	0x20000ab9

0800a034 <__malloc_unlock>:
 800a034:	4801      	ldr	r0, [pc, #4]	; (800a03c <__malloc_unlock+0x8>)
 800a036:	f7ff bcea 	b.w	8009a0e <__retarget_lock_release_recursive>
 800a03a:	bf00      	nop
 800a03c:	20000ab9 	.word	0x20000ab9

0800a040 <_Balloc>:
 800a040:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a042:	b570      	push	{r4, r5, r6, lr}
 800a044:	4605      	mov	r5, r0
 800a046:	460c      	mov	r4, r1
 800a048:	b17b      	cbz	r3, 800a06a <_Balloc+0x2a>
 800a04a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800a04c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a050:	b9a0      	cbnz	r0, 800a07c <_Balloc+0x3c>
 800a052:	2101      	movs	r1, #1
 800a054:	fa01 f604 	lsl.w	r6, r1, r4
 800a058:	1d72      	adds	r2, r6, #5
 800a05a:	0092      	lsls	r2, r2, #2
 800a05c:	4628      	mov	r0, r5
 800a05e:	f003 ff3f 	bl	800dee0 <_calloc_r>
 800a062:	b148      	cbz	r0, 800a078 <_Balloc+0x38>
 800a064:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a068:	e00b      	b.n	800a082 <_Balloc+0x42>
 800a06a:	2221      	movs	r2, #33	; 0x21
 800a06c:	2104      	movs	r1, #4
 800a06e:	f003 ff37 	bl	800dee0 <_calloc_r>
 800a072:	64e8      	str	r0, [r5, #76]	; 0x4c
 800a074:	2800      	cmp	r0, #0
 800a076:	d1e8      	bne.n	800a04a <_Balloc+0xa>
 800a078:	2000      	movs	r0, #0
 800a07a:	bd70      	pop	{r4, r5, r6, pc}
 800a07c:	6802      	ldr	r2, [r0, #0]
 800a07e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a082:	2300      	movs	r3, #0
 800a084:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a088:	e7f7      	b.n	800a07a <_Balloc+0x3a>

0800a08a <_Bfree>:
 800a08a:	b131      	cbz	r1, 800a09a <_Bfree+0x10>
 800a08c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a08e:	684a      	ldr	r2, [r1, #4]
 800a090:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a094:	6008      	str	r0, [r1, #0]
 800a096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a09a:	4770      	bx	lr

0800a09c <__multadd>:
 800a09c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0a0:	690d      	ldr	r5, [r1, #16]
 800a0a2:	4607      	mov	r7, r0
 800a0a4:	460c      	mov	r4, r1
 800a0a6:	461e      	mov	r6, r3
 800a0a8:	f101 0c14 	add.w	ip, r1, #20
 800a0ac:	2000      	movs	r0, #0
 800a0ae:	f8dc 3000 	ldr.w	r3, [ip]
 800a0b2:	b299      	uxth	r1, r3
 800a0b4:	fb02 6101 	mla	r1, r2, r1, r6
 800a0b8:	0c1e      	lsrs	r6, r3, #16
 800a0ba:	0c0b      	lsrs	r3, r1, #16
 800a0bc:	fb02 3306 	mla	r3, r2, r6, r3
 800a0c0:	b289      	uxth	r1, r1
 800a0c2:	3001      	adds	r0, #1
 800a0c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a0c8:	4285      	cmp	r5, r0
 800a0ca:	f84c 1b04 	str.w	r1, [ip], #4
 800a0ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a0d2:	dcec      	bgt.n	800a0ae <__multadd+0x12>
 800a0d4:	b30e      	cbz	r6, 800a11a <__multadd+0x7e>
 800a0d6:	68a3      	ldr	r3, [r4, #8]
 800a0d8:	42ab      	cmp	r3, r5
 800a0da:	dc19      	bgt.n	800a110 <__multadd+0x74>
 800a0dc:	6861      	ldr	r1, [r4, #4]
 800a0de:	4638      	mov	r0, r7
 800a0e0:	3101      	adds	r1, #1
 800a0e2:	f7ff ffad 	bl	800a040 <_Balloc>
 800a0e6:	4680      	mov	r8, r0
 800a0e8:	b928      	cbnz	r0, 800a0f6 <__multadd+0x5a>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	4b0c      	ldr	r3, [pc, #48]	; (800a120 <__multadd+0x84>)
 800a0ee:	480d      	ldr	r0, [pc, #52]	; (800a124 <__multadd+0x88>)
 800a0f0:	21b5      	movs	r1, #181	; 0xb5
 800a0f2:	f003 fed7 	bl	800dea4 <__assert_func>
 800a0f6:	6922      	ldr	r2, [r4, #16]
 800a0f8:	3202      	adds	r2, #2
 800a0fa:	f104 010c 	add.w	r1, r4, #12
 800a0fe:	0092      	lsls	r2, r2, #2
 800a100:	300c      	adds	r0, #12
 800a102:	f7ff ff69 	bl	8009fd8 <memcpy>
 800a106:	4621      	mov	r1, r4
 800a108:	4638      	mov	r0, r7
 800a10a:	f7ff ffbe 	bl	800a08a <_Bfree>
 800a10e:	4644      	mov	r4, r8
 800a110:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a114:	3501      	adds	r5, #1
 800a116:	615e      	str	r6, [r3, #20]
 800a118:	6125      	str	r5, [r4, #16]
 800a11a:	4620      	mov	r0, r4
 800a11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a120:	0801012a 	.word	0x0801012a
 800a124:	080101a0 	.word	0x080101a0

0800a128 <__s2b>:
 800a128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a12c:	460c      	mov	r4, r1
 800a12e:	4615      	mov	r5, r2
 800a130:	461f      	mov	r7, r3
 800a132:	2209      	movs	r2, #9
 800a134:	3308      	adds	r3, #8
 800a136:	4606      	mov	r6, r0
 800a138:	fb93 f3f2 	sdiv	r3, r3, r2
 800a13c:	2100      	movs	r1, #0
 800a13e:	2201      	movs	r2, #1
 800a140:	429a      	cmp	r2, r3
 800a142:	db09      	blt.n	800a158 <__s2b+0x30>
 800a144:	4630      	mov	r0, r6
 800a146:	f7ff ff7b 	bl	800a040 <_Balloc>
 800a14a:	b940      	cbnz	r0, 800a15e <__s2b+0x36>
 800a14c:	4602      	mov	r2, r0
 800a14e:	4b19      	ldr	r3, [pc, #100]	; (800a1b4 <__s2b+0x8c>)
 800a150:	4819      	ldr	r0, [pc, #100]	; (800a1b8 <__s2b+0x90>)
 800a152:	21ce      	movs	r1, #206	; 0xce
 800a154:	f003 fea6 	bl	800dea4 <__assert_func>
 800a158:	0052      	lsls	r2, r2, #1
 800a15a:	3101      	adds	r1, #1
 800a15c:	e7f0      	b.n	800a140 <__s2b+0x18>
 800a15e:	9b08      	ldr	r3, [sp, #32]
 800a160:	6143      	str	r3, [r0, #20]
 800a162:	2d09      	cmp	r5, #9
 800a164:	f04f 0301 	mov.w	r3, #1
 800a168:	6103      	str	r3, [r0, #16]
 800a16a:	dd16      	ble.n	800a19a <__s2b+0x72>
 800a16c:	f104 0909 	add.w	r9, r4, #9
 800a170:	46c8      	mov	r8, r9
 800a172:	442c      	add	r4, r5
 800a174:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a178:	4601      	mov	r1, r0
 800a17a:	3b30      	subs	r3, #48	; 0x30
 800a17c:	220a      	movs	r2, #10
 800a17e:	4630      	mov	r0, r6
 800a180:	f7ff ff8c 	bl	800a09c <__multadd>
 800a184:	45a0      	cmp	r8, r4
 800a186:	d1f5      	bne.n	800a174 <__s2b+0x4c>
 800a188:	f1a5 0408 	sub.w	r4, r5, #8
 800a18c:	444c      	add	r4, r9
 800a18e:	1b2d      	subs	r5, r5, r4
 800a190:	1963      	adds	r3, r4, r5
 800a192:	42bb      	cmp	r3, r7
 800a194:	db04      	blt.n	800a1a0 <__s2b+0x78>
 800a196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a19a:	340a      	adds	r4, #10
 800a19c:	2509      	movs	r5, #9
 800a19e:	e7f6      	b.n	800a18e <__s2b+0x66>
 800a1a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a1a4:	4601      	mov	r1, r0
 800a1a6:	3b30      	subs	r3, #48	; 0x30
 800a1a8:	220a      	movs	r2, #10
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	f7ff ff76 	bl	800a09c <__multadd>
 800a1b0:	e7ee      	b.n	800a190 <__s2b+0x68>
 800a1b2:	bf00      	nop
 800a1b4:	0801012a 	.word	0x0801012a
 800a1b8:	080101a0 	.word	0x080101a0

0800a1bc <__hi0bits>:
 800a1bc:	0c03      	lsrs	r3, r0, #16
 800a1be:	041b      	lsls	r3, r3, #16
 800a1c0:	b9d3      	cbnz	r3, 800a1f8 <__hi0bits+0x3c>
 800a1c2:	0400      	lsls	r0, r0, #16
 800a1c4:	2310      	movs	r3, #16
 800a1c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a1ca:	bf04      	itt	eq
 800a1cc:	0200      	lsleq	r0, r0, #8
 800a1ce:	3308      	addeq	r3, #8
 800a1d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a1d4:	bf04      	itt	eq
 800a1d6:	0100      	lsleq	r0, r0, #4
 800a1d8:	3304      	addeq	r3, #4
 800a1da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a1de:	bf04      	itt	eq
 800a1e0:	0080      	lsleq	r0, r0, #2
 800a1e2:	3302      	addeq	r3, #2
 800a1e4:	2800      	cmp	r0, #0
 800a1e6:	db05      	blt.n	800a1f4 <__hi0bits+0x38>
 800a1e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a1ec:	f103 0301 	add.w	r3, r3, #1
 800a1f0:	bf08      	it	eq
 800a1f2:	2320      	moveq	r3, #32
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	4770      	bx	lr
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	e7e4      	b.n	800a1c6 <__hi0bits+0xa>

0800a1fc <__lo0bits>:
 800a1fc:	6803      	ldr	r3, [r0, #0]
 800a1fe:	f013 0207 	ands.w	r2, r3, #7
 800a202:	4601      	mov	r1, r0
 800a204:	d00b      	beq.n	800a21e <__lo0bits+0x22>
 800a206:	07da      	lsls	r2, r3, #31
 800a208:	d423      	bmi.n	800a252 <__lo0bits+0x56>
 800a20a:	0798      	lsls	r0, r3, #30
 800a20c:	bf49      	itett	mi
 800a20e:	085b      	lsrmi	r3, r3, #1
 800a210:	089b      	lsrpl	r3, r3, #2
 800a212:	2001      	movmi	r0, #1
 800a214:	600b      	strmi	r3, [r1, #0]
 800a216:	bf5c      	itt	pl
 800a218:	600b      	strpl	r3, [r1, #0]
 800a21a:	2002      	movpl	r0, #2
 800a21c:	4770      	bx	lr
 800a21e:	b298      	uxth	r0, r3
 800a220:	b9a8      	cbnz	r0, 800a24e <__lo0bits+0x52>
 800a222:	0c1b      	lsrs	r3, r3, #16
 800a224:	2010      	movs	r0, #16
 800a226:	b2da      	uxtb	r2, r3
 800a228:	b90a      	cbnz	r2, 800a22e <__lo0bits+0x32>
 800a22a:	3008      	adds	r0, #8
 800a22c:	0a1b      	lsrs	r3, r3, #8
 800a22e:	071a      	lsls	r2, r3, #28
 800a230:	bf04      	itt	eq
 800a232:	091b      	lsreq	r3, r3, #4
 800a234:	3004      	addeq	r0, #4
 800a236:	079a      	lsls	r2, r3, #30
 800a238:	bf04      	itt	eq
 800a23a:	089b      	lsreq	r3, r3, #2
 800a23c:	3002      	addeq	r0, #2
 800a23e:	07da      	lsls	r2, r3, #31
 800a240:	d403      	bmi.n	800a24a <__lo0bits+0x4e>
 800a242:	085b      	lsrs	r3, r3, #1
 800a244:	f100 0001 	add.w	r0, r0, #1
 800a248:	d005      	beq.n	800a256 <__lo0bits+0x5a>
 800a24a:	600b      	str	r3, [r1, #0]
 800a24c:	4770      	bx	lr
 800a24e:	4610      	mov	r0, r2
 800a250:	e7e9      	b.n	800a226 <__lo0bits+0x2a>
 800a252:	2000      	movs	r0, #0
 800a254:	4770      	bx	lr
 800a256:	2020      	movs	r0, #32
 800a258:	4770      	bx	lr
	...

0800a25c <__i2b>:
 800a25c:	b510      	push	{r4, lr}
 800a25e:	460c      	mov	r4, r1
 800a260:	2101      	movs	r1, #1
 800a262:	f7ff feed 	bl	800a040 <_Balloc>
 800a266:	4602      	mov	r2, r0
 800a268:	b928      	cbnz	r0, 800a276 <__i2b+0x1a>
 800a26a:	4b05      	ldr	r3, [pc, #20]	; (800a280 <__i2b+0x24>)
 800a26c:	4805      	ldr	r0, [pc, #20]	; (800a284 <__i2b+0x28>)
 800a26e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a272:	f003 fe17 	bl	800dea4 <__assert_func>
 800a276:	2301      	movs	r3, #1
 800a278:	6144      	str	r4, [r0, #20]
 800a27a:	6103      	str	r3, [r0, #16]
 800a27c:	bd10      	pop	{r4, pc}
 800a27e:	bf00      	nop
 800a280:	0801012a 	.word	0x0801012a
 800a284:	080101a0 	.word	0x080101a0

0800a288 <__multiply>:
 800a288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28c:	4691      	mov	r9, r2
 800a28e:	690a      	ldr	r2, [r1, #16]
 800a290:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a294:	429a      	cmp	r2, r3
 800a296:	bfb8      	it	lt
 800a298:	460b      	movlt	r3, r1
 800a29a:	460c      	mov	r4, r1
 800a29c:	bfbc      	itt	lt
 800a29e:	464c      	movlt	r4, r9
 800a2a0:	4699      	movlt	r9, r3
 800a2a2:	6927      	ldr	r7, [r4, #16]
 800a2a4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a2a8:	68a3      	ldr	r3, [r4, #8]
 800a2aa:	6861      	ldr	r1, [r4, #4]
 800a2ac:	eb07 060a 	add.w	r6, r7, sl
 800a2b0:	42b3      	cmp	r3, r6
 800a2b2:	b085      	sub	sp, #20
 800a2b4:	bfb8      	it	lt
 800a2b6:	3101      	addlt	r1, #1
 800a2b8:	f7ff fec2 	bl	800a040 <_Balloc>
 800a2bc:	b930      	cbnz	r0, 800a2cc <__multiply+0x44>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	4b44      	ldr	r3, [pc, #272]	; (800a3d4 <__multiply+0x14c>)
 800a2c2:	4845      	ldr	r0, [pc, #276]	; (800a3d8 <__multiply+0x150>)
 800a2c4:	f240 115d 	movw	r1, #349	; 0x15d
 800a2c8:	f003 fdec 	bl	800dea4 <__assert_func>
 800a2cc:	f100 0514 	add.w	r5, r0, #20
 800a2d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a2d4:	462b      	mov	r3, r5
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	4543      	cmp	r3, r8
 800a2da:	d321      	bcc.n	800a320 <__multiply+0x98>
 800a2dc:	f104 0314 	add.w	r3, r4, #20
 800a2e0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a2e4:	f109 0314 	add.w	r3, r9, #20
 800a2e8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a2ec:	9202      	str	r2, [sp, #8]
 800a2ee:	1b3a      	subs	r2, r7, r4
 800a2f0:	3a15      	subs	r2, #21
 800a2f2:	f022 0203 	bic.w	r2, r2, #3
 800a2f6:	3204      	adds	r2, #4
 800a2f8:	f104 0115 	add.w	r1, r4, #21
 800a2fc:	428f      	cmp	r7, r1
 800a2fe:	bf38      	it	cc
 800a300:	2204      	movcc	r2, #4
 800a302:	9201      	str	r2, [sp, #4]
 800a304:	9a02      	ldr	r2, [sp, #8]
 800a306:	9303      	str	r3, [sp, #12]
 800a308:	429a      	cmp	r2, r3
 800a30a:	d80c      	bhi.n	800a326 <__multiply+0x9e>
 800a30c:	2e00      	cmp	r6, #0
 800a30e:	dd03      	ble.n	800a318 <__multiply+0x90>
 800a310:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a314:	2b00      	cmp	r3, #0
 800a316:	d05a      	beq.n	800a3ce <__multiply+0x146>
 800a318:	6106      	str	r6, [r0, #16]
 800a31a:	b005      	add	sp, #20
 800a31c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a320:	f843 2b04 	str.w	r2, [r3], #4
 800a324:	e7d8      	b.n	800a2d8 <__multiply+0x50>
 800a326:	f8b3 a000 	ldrh.w	sl, [r3]
 800a32a:	f1ba 0f00 	cmp.w	sl, #0
 800a32e:	d024      	beq.n	800a37a <__multiply+0xf2>
 800a330:	f104 0e14 	add.w	lr, r4, #20
 800a334:	46a9      	mov	r9, r5
 800a336:	f04f 0c00 	mov.w	ip, #0
 800a33a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a33e:	f8d9 1000 	ldr.w	r1, [r9]
 800a342:	fa1f fb82 	uxth.w	fp, r2
 800a346:	b289      	uxth	r1, r1
 800a348:	fb0a 110b 	mla	r1, sl, fp, r1
 800a34c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a350:	f8d9 2000 	ldr.w	r2, [r9]
 800a354:	4461      	add	r1, ip
 800a356:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a35a:	fb0a c20b 	mla	r2, sl, fp, ip
 800a35e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a362:	b289      	uxth	r1, r1
 800a364:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a368:	4577      	cmp	r7, lr
 800a36a:	f849 1b04 	str.w	r1, [r9], #4
 800a36e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a372:	d8e2      	bhi.n	800a33a <__multiply+0xb2>
 800a374:	9a01      	ldr	r2, [sp, #4]
 800a376:	f845 c002 	str.w	ip, [r5, r2]
 800a37a:	9a03      	ldr	r2, [sp, #12]
 800a37c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a380:	3304      	adds	r3, #4
 800a382:	f1b9 0f00 	cmp.w	r9, #0
 800a386:	d020      	beq.n	800a3ca <__multiply+0x142>
 800a388:	6829      	ldr	r1, [r5, #0]
 800a38a:	f104 0c14 	add.w	ip, r4, #20
 800a38e:	46ae      	mov	lr, r5
 800a390:	f04f 0a00 	mov.w	sl, #0
 800a394:	f8bc b000 	ldrh.w	fp, [ip]
 800a398:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a39c:	fb09 220b 	mla	r2, r9, fp, r2
 800a3a0:	4492      	add	sl, r2
 800a3a2:	b289      	uxth	r1, r1
 800a3a4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a3a8:	f84e 1b04 	str.w	r1, [lr], #4
 800a3ac:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a3b0:	f8be 1000 	ldrh.w	r1, [lr]
 800a3b4:	0c12      	lsrs	r2, r2, #16
 800a3b6:	fb09 1102 	mla	r1, r9, r2, r1
 800a3ba:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a3be:	4567      	cmp	r7, ip
 800a3c0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a3c4:	d8e6      	bhi.n	800a394 <__multiply+0x10c>
 800a3c6:	9a01      	ldr	r2, [sp, #4]
 800a3c8:	50a9      	str	r1, [r5, r2]
 800a3ca:	3504      	adds	r5, #4
 800a3cc:	e79a      	b.n	800a304 <__multiply+0x7c>
 800a3ce:	3e01      	subs	r6, #1
 800a3d0:	e79c      	b.n	800a30c <__multiply+0x84>
 800a3d2:	bf00      	nop
 800a3d4:	0801012a 	.word	0x0801012a
 800a3d8:	080101a0 	.word	0x080101a0

0800a3dc <__pow5mult>:
 800a3dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3e0:	4615      	mov	r5, r2
 800a3e2:	f012 0203 	ands.w	r2, r2, #3
 800a3e6:	4606      	mov	r6, r0
 800a3e8:	460f      	mov	r7, r1
 800a3ea:	d007      	beq.n	800a3fc <__pow5mult+0x20>
 800a3ec:	4c1a      	ldr	r4, [pc, #104]	; (800a458 <__pow5mult+0x7c>)
 800a3ee:	3a01      	subs	r2, #1
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a3f6:	f7ff fe51 	bl	800a09c <__multadd>
 800a3fa:	4607      	mov	r7, r0
 800a3fc:	10ad      	asrs	r5, r5, #2
 800a3fe:	d027      	beq.n	800a450 <__pow5mult+0x74>
 800a400:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a402:	b944      	cbnz	r4, 800a416 <__pow5mult+0x3a>
 800a404:	f240 2171 	movw	r1, #625	; 0x271
 800a408:	4630      	mov	r0, r6
 800a40a:	f7ff ff27 	bl	800a25c <__i2b>
 800a40e:	2300      	movs	r3, #0
 800a410:	64b0      	str	r0, [r6, #72]	; 0x48
 800a412:	4604      	mov	r4, r0
 800a414:	6003      	str	r3, [r0, #0]
 800a416:	f04f 0900 	mov.w	r9, #0
 800a41a:	07eb      	lsls	r3, r5, #31
 800a41c:	d50a      	bpl.n	800a434 <__pow5mult+0x58>
 800a41e:	4639      	mov	r1, r7
 800a420:	4622      	mov	r2, r4
 800a422:	4630      	mov	r0, r6
 800a424:	f7ff ff30 	bl	800a288 <__multiply>
 800a428:	4639      	mov	r1, r7
 800a42a:	4680      	mov	r8, r0
 800a42c:	4630      	mov	r0, r6
 800a42e:	f7ff fe2c 	bl	800a08a <_Bfree>
 800a432:	4647      	mov	r7, r8
 800a434:	106d      	asrs	r5, r5, #1
 800a436:	d00b      	beq.n	800a450 <__pow5mult+0x74>
 800a438:	6820      	ldr	r0, [r4, #0]
 800a43a:	b938      	cbnz	r0, 800a44c <__pow5mult+0x70>
 800a43c:	4622      	mov	r2, r4
 800a43e:	4621      	mov	r1, r4
 800a440:	4630      	mov	r0, r6
 800a442:	f7ff ff21 	bl	800a288 <__multiply>
 800a446:	6020      	str	r0, [r4, #0]
 800a448:	f8c0 9000 	str.w	r9, [r0]
 800a44c:	4604      	mov	r4, r0
 800a44e:	e7e4      	b.n	800a41a <__pow5mult+0x3e>
 800a450:	4638      	mov	r0, r7
 800a452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a456:	bf00      	nop
 800a458:	080102f0 	.word	0x080102f0

0800a45c <__lshift>:
 800a45c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a460:	460c      	mov	r4, r1
 800a462:	6849      	ldr	r1, [r1, #4]
 800a464:	6923      	ldr	r3, [r4, #16]
 800a466:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a46a:	68a3      	ldr	r3, [r4, #8]
 800a46c:	4607      	mov	r7, r0
 800a46e:	4691      	mov	r9, r2
 800a470:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a474:	f108 0601 	add.w	r6, r8, #1
 800a478:	42b3      	cmp	r3, r6
 800a47a:	db0b      	blt.n	800a494 <__lshift+0x38>
 800a47c:	4638      	mov	r0, r7
 800a47e:	f7ff fddf 	bl	800a040 <_Balloc>
 800a482:	4605      	mov	r5, r0
 800a484:	b948      	cbnz	r0, 800a49a <__lshift+0x3e>
 800a486:	4602      	mov	r2, r0
 800a488:	4b2a      	ldr	r3, [pc, #168]	; (800a534 <__lshift+0xd8>)
 800a48a:	482b      	ldr	r0, [pc, #172]	; (800a538 <__lshift+0xdc>)
 800a48c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a490:	f003 fd08 	bl	800dea4 <__assert_func>
 800a494:	3101      	adds	r1, #1
 800a496:	005b      	lsls	r3, r3, #1
 800a498:	e7ee      	b.n	800a478 <__lshift+0x1c>
 800a49a:	2300      	movs	r3, #0
 800a49c:	f100 0114 	add.w	r1, r0, #20
 800a4a0:	f100 0210 	add.w	r2, r0, #16
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	4553      	cmp	r3, sl
 800a4a8:	db37      	blt.n	800a51a <__lshift+0xbe>
 800a4aa:	6920      	ldr	r0, [r4, #16]
 800a4ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a4b0:	f104 0314 	add.w	r3, r4, #20
 800a4b4:	f019 091f 	ands.w	r9, r9, #31
 800a4b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a4bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a4c0:	d02f      	beq.n	800a522 <__lshift+0xc6>
 800a4c2:	f1c9 0e20 	rsb	lr, r9, #32
 800a4c6:	468a      	mov	sl, r1
 800a4c8:	f04f 0c00 	mov.w	ip, #0
 800a4cc:	681a      	ldr	r2, [r3, #0]
 800a4ce:	fa02 f209 	lsl.w	r2, r2, r9
 800a4d2:	ea42 020c 	orr.w	r2, r2, ip
 800a4d6:	f84a 2b04 	str.w	r2, [sl], #4
 800a4da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4de:	4298      	cmp	r0, r3
 800a4e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a4e4:	d8f2      	bhi.n	800a4cc <__lshift+0x70>
 800a4e6:	1b03      	subs	r3, r0, r4
 800a4e8:	3b15      	subs	r3, #21
 800a4ea:	f023 0303 	bic.w	r3, r3, #3
 800a4ee:	3304      	adds	r3, #4
 800a4f0:	f104 0215 	add.w	r2, r4, #21
 800a4f4:	4290      	cmp	r0, r2
 800a4f6:	bf38      	it	cc
 800a4f8:	2304      	movcc	r3, #4
 800a4fa:	f841 c003 	str.w	ip, [r1, r3]
 800a4fe:	f1bc 0f00 	cmp.w	ip, #0
 800a502:	d001      	beq.n	800a508 <__lshift+0xac>
 800a504:	f108 0602 	add.w	r6, r8, #2
 800a508:	3e01      	subs	r6, #1
 800a50a:	4638      	mov	r0, r7
 800a50c:	612e      	str	r6, [r5, #16]
 800a50e:	4621      	mov	r1, r4
 800a510:	f7ff fdbb 	bl	800a08a <_Bfree>
 800a514:	4628      	mov	r0, r5
 800a516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a51a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a51e:	3301      	adds	r3, #1
 800a520:	e7c1      	b.n	800a4a6 <__lshift+0x4a>
 800a522:	3904      	subs	r1, #4
 800a524:	f853 2b04 	ldr.w	r2, [r3], #4
 800a528:	f841 2f04 	str.w	r2, [r1, #4]!
 800a52c:	4298      	cmp	r0, r3
 800a52e:	d8f9      	bhi.n	800a524 <__lshift+0xc8>
 800a530:	e7ea      	b.n	800a508 <__lshift+0xac>
 800a532:	bf00      	nop
 800a534:	0801012a 	.word	0x0801012a
 800a538:	080101a0 	.word	0x080101a0

0800a53c <__mcmp>:
 800a53c:	b530      	push	{r4, r5, lr}
 800a53e:	6902      	ldr	r2, [r0, #16]
 800a540:	690c      	ldr	r4, [r1, #16]
 800a542:	1b12      	subs	r2, r2, r4
 800a544:	d10e      	bne.n	800a564 <__mcmp+0x28>
 800a546:	f100 0314 	add.w	r3, r0, #20
 800a54a:	3114      	adds	r1, #20
 800a54c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a550:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a554:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a558:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a55c:	42a5      	cmp	r5, r4
 800a55e:	d003      	beq.n	800a568 <__mcmp+0x2c>
 800a560:	d305      	bcc.n	800a56e <__mcmp+0x32>
 800a562:	2201      	movs	r2, #1
 800a564:	4610      	mov	r0, r2
 800a566:	bd30      	pop	{r4, r5, pc}
 800a568:	4283      	cmp	r3, r0
 800a56a:	d3f3      	bcc.n	800a554 <__mcmp+0x18>
 800a56c:	e7fa      	b.n	800a564 <__mcmp+0x28>
 800a56e:	f04f 32ff 	mov.w	r2, #4294967295
 800a572:	e7f7      	b.n	800a564 <__mcmp+0x28>

0800a574 <__mdiff>:
 800a574:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a578:	460c      	mov	r4, r1
 800a57a:	4606      	mov	r6, r0
 800a57c:	4611      	mov	r1, r2
 800a57e:	4620      	mov	r0, r4
 800a580:	4690      	mov	r8, r2
 800a582:	f7ff ffdb 	bl	800a53c <__mcmp>
 800a586:	1e05      	subs	r5, r0, #0
 800a588:	d110      	bne.n	800a5ac <__mdiff+0x38>
 800a58a:	4629      	mov	r1, r5
 800a58c:	4630      	mov	r0, r6
 800a58e:	f7ff fd57 	bl	800a040 <_Balloc>
 800a592:	b930      	cbnz	r0, 800a5a2 <__mdiff+0x2e>
 800a594:	4b3a      	ldr	r3, [pc, #232]	; (800a680 <__mdiff+0x10c>)
 800a596:	4602      	mov	r2, r0
 800a598:	f240 2132 	movw	r1, #562	; 0x232
 800a59c:	4839      	ldr	r0, [pc, #228]	; (800a684 <__mdiff+0x110>)
 800a59e:	f003 fc81 	bl	800dea4 <__assert_func>
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a5a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ac:	bfa4      	itt	ge
 800a5ae:	4643      	movge	r3, r8
 800a5b0:	46a0      	movge	r8, r4
 800a5b2:	4630      	mov	r0, r6
 800a5b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a5b8:	bfa6      	itte	ge
 800a5ba:	461c      	movge	r4, r3
 800a5bc:	2500      	movge	r5, #0
 800a5be:	2501      	movlt	r5, #1
 800a5c0:	f7ff fd3e 	bl	800a040 <_Balloc>
 800a5c4:	b920      	cbnz	r0, 800a5d0 <__mdiff+0x5c>
 800a5c6:	4b2e      	ldr	r3, [pc, #184]	; (800a680 <__mdiff+0x10c>)
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a5ce:	e7e5      	b.n	800a59c <__mdiff+0x28>
 800a5d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a5d4:	6926      	ldr	r6, [r4, #16]
 800a5d6:	60c5      	str	r5, [r0, #12]
 800a5d8:	f104 0914 	add.w	r9, r4, #20
 800a5dc:	f108 0514 	add.w	r5, r8, #20
 800a5e0:	f100 0e14 	add.w	lr, r0, #20
 800a5e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a5e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a5ec:	f108 0210 	add.w	r2, r8, #16
 800a5f0:	46f2      	mov	sl, lr
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a5f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a5fc:	fa1f f883 	uxth.w	r8, r3
 800a600:	fa11 f18b 	uxtah	r1, r1, fp
 800a604:	0c1b      	lsrs	r3, r3, #16
 800a606:	eba1 0808 	sub.w	r8, r1, r8
 800a60a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a60e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a612:	fa1f f888 	uxth.w	r8, r8
 800a616:	1419      	asrs	r1, r3, #16
 800a618:	454e      	cmp	r6, r9
 800a61a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a61e:	f84a 3b04 	str.w	r3, [sl], #4
 800a622:	d8e7      	bhi.n	800a5f4 <__mdiff+0x80>
 800a624:	1b33      	subs	r3, r6, r4
 800a626:	3b15      	subs	r3, #21
 800a628:	f023 0303 	bic.w	r3, r3, #3
 800a62c:	3304      	adds	r3, #4
 800a62e:	3415      	adds	r4, #21
 800a630:	42a6      	cmp	r6, r4
 800a632:	bf38      	it	cc
 800a634:	2304      	movcc	r3, #4
 800a636:	441d      	add	r5, r3
 800a638:	4473      	add	r3, lr
 800a63a:	469e      	mov	lr, r3
 800a63c:	462e      	mov	r6, r5
 800a63e:	4566      	cmp	r6, ip
 800a640:	d30e      	bcc.n	800a660 <__mdiff+0xec>
 800a642:	f10c 0203 	add.w	r2, ip, #3
 800a646:	1b52      	subs	r2, r2, r5
 800a648:	f022 0203 	bic.w	r2, r2, #3
 800a64c:	3d03      	subs	r5, #3
 800a64e:	45ac      	cmp	ip, r5
 800a650:	bf38      	it	cc
 800a652:	2200      	movcc	r2, #0
 800a654:	441a      	add	r2, r3
 800a656:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a65a:	b17b      	cbz	r3, 800a67c <__mdiff+0x108>
 800a65c:	6107      	str	r7, [r0, #16]
 800a65e:	e7a3      	b.n	800a5a8 <__mdiff+0x34>
 800a660:	f856 8b04 	ldr.w	r8, [r6], #4
 800a664:	fa11 f288 	uxtah	r2, r1, r8
 800a668:	1414      	asrs	r4, r2, #16
 800a66a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a66e:	b292      	uxth	r2, r2
 800a670:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a674:	f84e 2b04 	str.w	r2, [lr], #4
 800a678:	1421      	asrs	r1, r4, #16
 800a67a:	e7e0      	b.n	800a63e <__mdiff+0xca>
 800a67c:	3f01      	subs	r7, #1
 800a67e:	e7ea      	b.n	800a656 <__mdiff+0xe2>
 800a680:	0801012a 	.word	0x0801012a
 800a684:	080101a0 	.word	0x080101a0

0800a688 <__ulp>:
 800a688:	b082      	sub	sp, #8
 800a68a:	ed8d 0b00 	vstr	d0, [sp]
 800a68e:	9b01      	ldr	r3, [sp, #4]
 800a690:	4912      	ldr	r1, [pc, #72]	; (800a6dc <__ulp+0x54>)
 800a692:	4019      	ands	r1, r3
 800a694:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a698:	2900      	cmp	r1, #0
 800a69a:	dd05      	ble.n	800a6a8 <__ulp+0x20>
 800a69c:	2200      	movs	r2, #0
 800a69e:	460b      	mov	r3, r1
 800a6a0:	ec43 2b10 	vmov	d0, r2, r3
 800a6a4:	b002      	add	sp, #8
 800a6a6:	4770      	bx	lr
 800a6a8:	4249      	negs	r1, r1
 800a6aa:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a6ae:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a6b2:	f04f 0200 	mov.w	r2, #0
 800a6b6:	f04f 0300 	mov.w	r3, #0
 800a6ba:	da04      	bge.n	800a6c6 <__ulp+0x3e>
 800a6bc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a6c0:	fa41 f300 	asr.w	r3, r1, r0
 800a6c4:	e7ec      	b.n	800a6a0 <__ulp+0x18>
 800a6c6:	f1a0 0114 	sub.w	r1, r0, #20
 800a6ca:	291e      	cmp	r1, #30
 800a6cc:	bfda      	itte	le
 800a6ce:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a6d2:	fa20 f101 	lsrle.w	r1, r0, r1
 800a6d6:	2101      	movgt	r1, #1
 800a6d8:	460a      	mov	r2, r1
 800a6da:	e7e1      	b.n	800a6a0 <__ulp+0x18>
 800a6dc:	7ff00000 	.word	0x7ff00000

0800a6e0 <__b2d>:
 800a6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6e2:	6905      	ldr	r5, [r0, #16]
 800a6e4:	f100 0714 	add.w	r7, r0, #20
 800a6e8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a6ec:	1f2e      	subs	r6, r5, #4
 800a6ee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	f7ff fd62 	bl	800a1bc <__hi0bits>
 800a6f8:	f1c0 0320 	rsb	r3, r0, #32
 800a6fc:	280a      	cmp	r0, #10
 800a6fe:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a77c <__b2d+0x9c>
 800a702:	600b      	str	r3, [r1, #0]
 800a704:	dc14      	bgt.n	800a730 <__b2d+0x50>
 800a706:	f1c0 0e0b 	rsb	lr, r0, #11
 800a70a:	fa24 f10e 	lsr.w	r1, r4, lr
 800a70e:	42b7      	cmp	r7, r6
 800a710:	ea41 030c 	orr.w	r3, r1, ip
 800a714:	bf34      	ite	cc
 800a716:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a71a:	2100      	movcs	r1, #0
 800a71c:	3015      	adds	r0, #21
 800a71e:	fa04 f000 	lsl.w	r0, r4, r0
 800a722:	fa21 f10e 	lsr.w	r1, r1, lr
 800a726:	ea40 0201 	orr.w	r2, r0, r1
 800a72a:	ec43 2b10 	vmov	d0, r2, r3
 800a72e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a730:	42b7      	cmp	r7, r6
 800a732:	bf3a      	itte	cc
 800a734:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a738:	f1a5 0608 	subcc.w	r6, r5, #8
 800a73c:	2100      	movcs	r1, #0
 800a73e:	380b      	subs	r0, #11
 800a740:	d017      	beq.n	800a772 <__b2d+0x92>
 800a742:	f1c0 0c20 	rsb	ip, r0, #32
 800a746:	fa04 f500 	lsl.w	r5, r4, r0
 800a74a:	42be      	cmp	r6, r7
 800a74c:	fa21 f40c 	lsr.w	r4, r1, ip
 800a750:	ea45 0504 	orr.w	r5, r5, r4
 800a754:	bf8c      	ite	hi
 800a756:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a75a:	2400      	movls	r4, #0
 800a75c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a760:	fa01 f000 	lsl.w	r0, r1, r0
 800a764:	fa24 f40c 	lsr.w	r4, r4, ip
 800a768:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a76c:	ea40 0204 	orr.w	r2, r0, r4
 800a770:	e7db      	b.n	800a72a <__b2d+0x4a>
 800a772:	ea44 030c 	orr.w	r3, r4, ip
 800a776:	460a      	mov	r2, r1
 800a778:	e7d7      	b.n	800a72a <__b2d+0x4a>
 800a77a:	bf00      	nop
 800a77c:	3ff00000 	.word	0x3ff00000

0800a780 <__d2b>:
 800a780:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a784:	4689      	mov	r9, r1
 800a786:	2101      	movs	r1, #1
 800a788:	ec57 6b10 	vmov	r6, r7, d0
 800a78c:	4690      	mov	r8, r2
 800a78e:	f7ff fc57 	bl	800a040 <_Balloc>
 800a792:	4604      	mov	r4, r0
 800a794:	b930      	cbnz	r0, 800a7a4 <__d2b+0x24>
 800a796:	4602      	mov	r2, r0
 800a798:	4b25      	ldr	r3, [pc, #148]	; (800a830 <__d2b+0xb0>)
 800a79a:	4826      	ldr	r0, [pc, #152]	; (800a834 <__d2b+0xb4>)
 800a79c:	f240 310a 	movw	r1, #778	; 0x30a
 800a7a0:	f003 fb80 	bl	800dea4 <__assert_func>
 800a7a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a7a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a7ac:	bb35      	cbnz	r5, 800a7fc <__d2b+0x7c>
 800a7ae:	2e00      	cmp	r6, #0
 800a7b0:	9301      	str	r3, [sp, #4]
 800a7b2:	d028      	beq.n	800a806 <__d2b+0x86>
 800a7b4:	4668      	mov	r0, sp
 800a7b6:	9600      	str	r6, [sp, #0]
 800a7b8:	f7ff fd20 	bl	800a1fc <__lo0bits>
 800a7bc:	9900      	ldr	r1, [sp, #0]
 800a7be:	b300      	cbz	r0, 800a802 <__d2b+0x82>
 800a7c0:	9a01      	ldr	r2, [sp, #4]
 800a7c2:	f1c0 0320 	rsb	r3, r0, #32
 800a7c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ca:	430b      	orrs	r3, r1
 800a7cc:	40c2      	lsrs	r2, r0
 800a7ce:	6163      	str	r3, [r4, #20]
 800a7d0:	9201      	str	r2, [sp, #4]
 800a7d2:	9b01      	ldr	r3, [sp, #4]
 800a7d4:	61a3      	str	r3, [r4, #24]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	bf14      	ite	ne
 800a7da:	2202      	movne	r2, #2
 800a7dc:	2201      	moveq	r2, #1
 800a7de:	6122      	str	r2, [r4, #16]
 800a7e0:	b1d5      	cbz	r5, 800a818 <__d2b+0x98>
 800a7e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a7e6:	4405      	add	r5, r0
 800a7e8:	f8c9 5000 	str.w	r5, [r9]
 800a7ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a7f0:	f8c8 0000 	str.w	r0, [r8]
 800a7f4:	4620      	mov	r0, r4
 800a7f6:	b003      	add	sp, #12
 800a7f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a7fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a800:	e7d5      	b.n	800a7ae <__d2b+0x2e>
 800a802:	6161      	str	r1, [r4, #20]
 800a804:	e7e5      	b.n	800a7d2 <__d2b+0x52>
 800a806:	a801      	add	r0, sp, #4
 800a808:	f7ff fcf8 	bl	800a1fc <__lo0bits>
 800a80c:	9b01      	ldr	r3, [sp, #4]
 800a80e:	6163      	str	r3, [r4, #20]
 800a810:	2201      	movs	r2, #1
 800a812:	6122      	str	r2, [r4, #16]
 800a814:	3020      	adds	r0, #32
 800a816:	e7e3      	b.n	800a7e0 <__d2b+0x60>
 800a818:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a81c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a820:	f8c9 0000 	str.w	r0, [r9]
 800a824:	6918      	ldr	r0, [r3, #16]
 800a826:	f7ff fcc9 	bl	800a1bc <__hi0bits>
 800a82a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a82e:	e7df      	b.n	800a7f0 <__d2b+0x70>
 800a830:	0801012a 	.word	0x0801012a
 800a834:	080101a0 	.word	0x080101a0

0800a838 <__ratio>:
 800a838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a83c:	4688      	mov	r8, r1
 800a83e:	4669      	mov	r1, sp
 800a840:	4681      	mov	r9, r0
 800a842:	f7ff ff4d 	bl	800a6e0 <__b2d>
 800a846:	a901      	add	r1, sp, #4
 800a848:	4640      	mov	r0, r8
 800a84a:	ec55 4b10 	vmov	r4, r5, d0
 800a84e:	ee10 aa10 	vmov	sl, s0
 800a852:	f7ff ff45 	bl	800a6e0 <__b2d>
 800a856:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a85a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800a85e:	1a59      	subs	r1, r3, r1
 800a860:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a864:	1ad3      	subs	r3, r2, r3
 800a866:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a86a:	ec57 6b10 	vmov	r6, r7, d0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	bfd6      	itet	le
 800a872:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a876:	462a      	movgt	r2, r5
 800a878:	463a      	movle	r2, r7
 800a87a:	46ab      	mov	fp, r5
 800a87c:	bfd6      	itet	le
 800a87e:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a882:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a886:	ee00 3a90 	vmovle	s1, r3
 800a88a:	ec4b ab17 	vmov	d7, sl, fp
 800a88e:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a892:	b003      	add	sp, #12
 800a894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a898 <__copybits>:
 800a898:	3901      	subs	r1, #1
 800a89a:	b570      	push	{r4, r5, r6, lr}
 800a89c:	1149      	asrs	r1, r1, #5
 800a89e:	6914      	ldr	r4, [r2, #16]
 800a8a0:	3101      	adds	r1, #1
 800a8a2:	f102 0314 	add.w	r3, r2, #20
 800a8a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a8aa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a8ae:	1f05      	subs	r5, r0, #4
 800a8b0:	42a3      	cmp	r3, r4
 800a8b2:	d30c      	bcc.n	800a8ce <__copybits+0x36>
 800a8b4:	1aa3      	subs	r3, r4, r2
 800a8b6:	3b11      	subs	r3, #17
 800a8b8:	f023 0303 	bic.w	r3, r3, #3
 800a8bc:	3211      	adds	r2, #17
 800a8be:	42a2      	cmp	r2, r4
 800a8c0:	bf88      	it	hi
 800a8c2:	2300      	movhi	r3, #0
 800a8c4:	4418      	add	r0, r3
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	4288      	cmp	r0, r1
 800a8ca:	d305      	bcc.n	800a8d8 <__copybits+0x40>
 800a8cc:	bd70      	pop	{r4, r5, r6, pc}
 800a8ce:	f853 6b04 	ldr.w	r6, [r3], #4
 800a8d2:	f845 6f04 	str.w	r6, [r5, #4]!
 800a8d6:	e7eb      	b.n	800a8b0 <__copybits+0x18>
 800a8d8:	f840 3b04 	str.w	r3, [r0], #4
 800a8dc:	e7f4      	b.n	800a8c8 <__copybits+0x30>

0800a8de <__any_on>:
 800a8de:	f100 0214 	add.w	r2, r0, #20
 800a8e2:	6900      	ldr	r0, [r0, #16]
 800a8e4:	114b      	asrs	r3, r1, #5
 800a8e6:	4298      	cmp	r0, r3
 800a8e8:	b510      	push	{r4, lr}
 800a8ea:	db11      	blt.n	800a910 <__any_on+0x32>
 800a8ec:	dd0a      	ble.n	800a904 <__any_on+0x26>
 800a8ee:	f011 011f 	ands.w	r1, r1, #31
 800a8f2:	d007      	beq.n	800a904 <__any_on+0x26>
 800a8f4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a8f8:	fa24 f001 	lsr.w	r0, r4, r1
 800a8fc:	fa00 f101 	lsl.w	r1, r0, r1
 800a900:	428c      	cmp	r4, r1
 800a902:	d10b      	bne.n	800a91c <__any_on+0x3e>
 800a904:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a908:	4293      	cmp	r3, r2
 800a90a:	d803      	bhi.n	800a914 <__any_on+0x36>
 800a90c:	2000      	movs	r0, #0
 800a90e:	bd10      	pop	{r4, pc}
 800a910:	4603      	mov	r3, r0
 800a912:	e7f7      	b.n	800a904 <__any_on+0x26>
 800a914:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a918:	2900      	cmp	r1, #0
 800a91a:	d0f5      	beq.n	800a908 <__any_on+0x2a>
 800a91c:	2001      	movs	r0, #1
 800a91e:	e7f6      	b.n	800a90e <__any_on+0x30>

0800a920 <realloc>:
 800a920:	4b02      	ldr	r3, [pc, #8]	; (800a92c <realloc+0xc>)
 800a922:	460a      	mov	r2, r1
 800a924:	4601      	mov	r1, r0
 800a926:	6818      	ldr	r0, [r3, #0]
 800a928:	f000 b802 	b.w	800a930 <_realloc_r>
 800a92c:	2000000c 	.word	0x2000000c

0800a930 <_realloc_r>:
 800a930:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a934:	4681      	mov	r9, r0
 800a936:	460c      	mov	r4, r1
 800a938:	b929      	cbnz	r1, 800a946 <_realloc_r+0x16>
 800a93a:	4611      	mov	r1, r2
 800a93c:	b003      	add	sp, #12
 800a93e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a942:	f7ff b8e1 	b.w	8009b08 <_malloc_r>
 800a946:	9201      	str	r2, [sp, #4]
 800a948:	f7ff fb6e 	bl	800a028 <__malloc_lock>
 800a94c:	9a01      	ldr	r2, [sp, #4]
 800a94e:	f102 080b 	add.w	r8, r2, #11
 800a952:	f1b8 0f16 	cmp.w	r8, #22
 800a956:	d90b      	bls.n	800a970 <_realloc_r+0x40>
 800a958:	f038 0807 	bics.w	r8, r8, #7
 800a95c:	d50a      	bpl.n	800a974 <_realloc_r+0x44>
 800a95e:	230c      	movs	r3, #12
 800a960:	f8c9 3000 	str.w	r3, [r9]
 800a964:	f04f 0b00 	mov.w	fp, #0
 800a968:	4658      	mov	r0, fp
 800a96a:	b003      	add	sp, #12
 800a96c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a970:	f04f 0810 	mov.w	r8, #16
 800a974:	4590      	cmp	r8, r2
 800a976:	d3f2      	bcc.n	800a95e <_realloc_r+0x2e>
 800a978:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a97c:	f025 0603 	bic.w	r6, r5, #3
 800a980:	45b0      	cmp	r8, r6
 800a982:	f1a4 0a08 	sub.w	sl, r4, #8
 800a986:	f340 816e 	ble.w	800ac66 <_realloc_r+0x336>
 800a98a:	499b      	ldr	r1, [pc, #620]	; (800abf8 <_realloc_r+0x2c8>)
 800a98c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a990:	eb0a 0306 	add.w	r3, sl, r6
 800a994:	459c      	cmp	ip, r3
 800a996:	6859      	ldr	r1, [r3, #4]
 800a998:	d005      	beq.n	800a9a6 <_realloc_r+0x76>
 800a99a:	f021 0001 	bic.w	r0, r1, #1
 800a99e:	4418      	add	r0, r3
 800a9a0:	6840      	ldr	r0, [r0, #4]
 800a9a2:	07c7      	lsls	r7, r0, #31
 800a9a4:	d427      	bmi.n	800a9f6 <_realloc_r+0xc6>
 800a9a6:	f021 0103 	bic.w	r1, r1, #3
 800a9aa:	459c      	cmp	ip, r3
 800a9ac:	eb06 0701 	add.w	r7, r6, r1
 800a9b0:	d119      	bne.n	800a9e6 <_realloc_r+0xb6>
 800a9b2:	f108 0010 	add.w	r0, r8, #16
 800a9b6:	42b8      	cmp	r0, r7
 800a9b8:	dc1f      	bgt.n	800a9fa <_realloc_r+0xca>
 800a9ba:	eb0a 0308 	add.w	r3, sl, r8
 800a9be:	4a8e      	ldr	r2, [pc, #568]	; (800abf8 <_realloc_r+0x2c8>)
 800a9c0:	eba7 0708 	sub.w	r7, r7, r8
 800a9c4:	f047 0701 	orr.w	r7, r7, #1
 800a9c8:	6093      	str	r3, [r2, #8]
 800a9ca:	605f      	str	r7, [r3, #4]
 800a9cc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a9d0:	f003 0301 	and.w	r3, r3, #1
 800a9d4:	ea43 0308 	orr.w	r3, r3, r8
 800a9d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9dc:	4648      	mov	r0, r9
 800a9de:	f7ff fb29 	bl	800a034 <__malloc_unlock>
 800a9e2:	46a3      	mov	fp, r4
 800a9e4:	e7c0      	b.n	800a968 <_realloc_r+0x38>
 800a9e6:	45b8      	cmp	r8, r7
 800a9e8:	dc07      	bgt.n	800a9fa <_realloc_r+0xca>
 800a9ea:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a9ee:	60da      	str	r2, [r3, #12]
 800a9f0:	6093      	str	r3, [r2, #8]
 800a9f2:	4655      	mov	r5, sl
 800a9f4:	e07f      	b.n	800aaf6 <_realloc_r+0x1c6>
 800a9f6:	2100      	movs	r1, #0
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	07e8      	lsls	r0, r5, #31
 800a9fc:	f100 80e5 	bmi.w	800abca <_realloc_r+0x29a>
 800aa00:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800aa04:	ebaa 0505 	sub.w	r5, sl, r5
 800aa08:	6868      	ldr	r0, [r5, #4]
 800aa0a:	f020 0003 	bic.w	r0, r0, #3
 800aa0e:	eb00 0b06 	add.w	fp, r0, r6
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	f000 80a5 	beq.w	800ab62 <_realloc_r+0x232>
 800aa18:	459c      	cmp	ip, r3
 800aa1a:	eb01 070b 	add.w	r7, r1, fp
 800aa1e:	d14a      	bne.n	800aab6 <_realloc_r+0x186>
 800aa20:	f108 0310 	add.w	r3, r8, #16
 800aa24:	42bb      	cmp	r3, r7
 800aa26:	f300 809c 	bgt.w	800ab62 <_realloc_r+0x232>
 800aa2a:	46ab      	mov	fp, r5
 800aa2c:	68eb      	ldr	r3, [r5, #12]
 800aa2e:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800aa32:	60d3      	str	r3, [r2, #12]
 800aa34:	609a      	str	r2, [r3, #8]
 800aa36:	1f32      	subs	r2, r6, #4
 800aa38:	2a24      	cmp	r2, #36	; 0x24
 800aa3a:	d837      	bhi.n	800aaac <_realloc_r+0x17c>
 800aa3c:	2a13      	cmp	r2, #19
 800aa3e:	d933      	bls.n	800aaa8 <_realloc_r+0x178>
 800aa40:	6823      	ldr	r3, [r4, #0]
 800aa42:	60ab      	str	r3, [r5, #8]
 800aa44:	6863      	ldr	r3, [r4, #4]
 800aa46:	60eb      	str	r3, [r5, #12]
 800aa48:	2a1b      	cmp	r2, #27
 800aa4a:	d81b      	bhi.n	800aa84 <_realloc_r+0x154>
 800aa4c:	3408      	adds	r4, #8
 800aa4e:	f105 0310 	add.w	r3, r5, #16
 800aa52:	6822      	ldr	r2, [r4, #0]
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	6862      	ldr	r2, [r4, #4]
 800aa58:	605a      	str	r2, [r3, #4]
 800aa5a:	68a2      	ldr	r2, [r4, #8]
 800aa5c:	609a      	str	r2, [r3, #8]
 800aa5e:	eb05 0308 	add.w	r3, r5, r8
 800aa62:	4a65      	ldr	r2, [pc, #404]	; (800abf8 <_realloc_r+0x2c8>)
 800aa64:	eba7 0708 	sub.w	r7, r7, r8
 800aa68:	f047 0701 	orr.w	r7, r7, #1
 800aa6c:	6093      	str	r3, [r2, #8]
 800aa6e:	605f      	str	r7, [r3, #4]
 800aa70:	686b      	ldr	r3, [r5, #4]
 800aa72:	f003 0301 	and.w	r3, r3, #1
 800aa76:	ea43 0308 	orr.w	r3, r3, r8
 800aa7a:	606b      	str	r3, [r5, #4]
 800aa7c:	4648      	mov	r0, r9
 800aa7e:	f7ff fad9 	bl	800a034 <__malloc_unlock>
 800aa82:	e771      	b.n	800a968 <_realloc_r+0x38>
 800aa84:	68a3      	ldr	r3, [r4, #8]
 800aa86:	612b      	str	r3, [r5, #16]
 800aa88:	68e3      	ldr	r3, [r4, #12]
 800aa8a:	616b      	str	r3, [r5, #20]
 800aa8c:	2a24      	cmp	r2, #36	; 0x24
 800aa8e:	bf01      	itttt	eq
 800aa90:	6923      	ldreq	r3, [r4, #16]
 800aa92:	61ab      	streq	r3, [r5, #24]
 800aa94:	6962      	ldreq	r2, [r4, #20]
 800aa96:	61ea      	streq	r2, [r5, #28]
 800aa98:	bf19      	ittee	ne
 800aa9a:	3410      	addne	r4, #16
 800aa9c:	f105 0318 	addne.w	r3, r5, #24
 800aaa0:	f105 0320 	addeq.w	r3, r5, #32
 800aaa4:	3418      	addeq	r4, #24
 800aaa6:	e7d4      	b.n	800aa52 <_realloc_r+0x122>
 800aaa8:	465b      	mov	r3, fp
 800aaaa:	e7d2      	b.n	800aa52 <_realloc_r+0x122>
 800aaac:	4621      	mov	r1, r4
 800aaae:	4658      	mov	r0, fp
 800aab0:	f7ff faa0 	bl	8009ff4 <memmove>
 800aab4:	e7d3      	b.n	800aa5e <_realloc_r+0x12e>
 800aab6:	45b8      	cmp	r8, r7
 800aab8:	dc53      	bgt.n	800ab62 <_realloc_r+0x232>
 800aaba:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800aabe:	4628      	mov	r0, r5
 800aac0:	60da      	str	r2, [r3, #12]
 800aac2:	6093      	str	r3, [r2, #8]
 800aac4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800aac8:	68eb      	ldr	r3, [r5, #12]
 800aaca:	60d3      	str	r3, [r2, #12]
 800aacc:	609a      	str	r2, [r3, #8]
 800aace:	1f32      	subs	r2, r6, #4
 800aad0:	2a24      	cmp	r2, #36	; 0x24
 800aad2:	d842      	bhi.n	800ab5a <_realloc_r+0x22a>
 800aad4:	2a13      	cmp	r2, #19
 800aad6:	d908      	bls.n	800aaea <_realloc_r+0x1ba>
 800aad8:	6823      	ldr	r3, [r4, #0]
 800aada:	60ab      	str	r3, [r5, #8]
 800aadc:	6863      	ldr	r3, [r4, #4]
 800aade:	60eb      	str	r3, [r5, #12]
 800aae0:	2a1b      	cmp	r2, #27
 800aae2:	d828      	bhi.n	800ab36 <_realloc_r+0x206>
 800aae4:	3408      	adds	r4, #8
 800aae6:	f105 0010 	add.w	r0, r5, #16
 800aaea:	6823      	ldr	r3, [r4, #0]
 800aaec:	6003      	str	r3, [r0, #0]
 800aaee:	6863      	ldr	r3, [r4, #4]
 800aaf0:	6043      	str	r3, [r0, #4]
 800aaf2:	68a3      	ldr	r3, [r4, #8]
 800aaf4:	6083      	str	r3, [r0, #8]
 800aaf6:	686b      	ldr	r3, [r5, #4]
 800aaf8:	eba7 0008 	sub.w	r0, r7, r8
 800aafc:	280f      	cmp	r0, #15
 800aafe:	f003 0301 	and.w	r3, r3, #1
 800ab02:	eb05 0207 	add.w	r2, r5, r7
 800ab06:	f240 80b0 	bls.w	800ac6a <_realloc_r+0x33a>
 800ab0a:	eb05 0108 	add.w	r1, r5, r8
 800ab0e:	ea48 0303 	orr.w	r3, r8, r3
 800ab12:	f040 0001 	orr.w	r0, r0, #1
 800ab16:	606b      	str	r3, [r5, #4]
 800ab18:	6048      	str	r0, [r1, #4]
 800ab1a:	6853      	ldr	r3, [r2, #4]
 800ab1c:	f043 0301 	orr.w	r3, r3, #1
 800ab20:	6053      	str	r3, [r2, #4]
 800ab22:	3108      	adds	r1, #8
 800ab24:	4648      	mov	r0, r9
 800ab26:	f7fe fd11 	bl	800954c <_free_r>
 800ab2a:	4648      	mov	r0, r9
 800ab2c:	f7ff fa82 	bl	800a034 <__malloc_unlock>
 800ab30:	f105 0b08 	add.w	fp, r5, #8
 800ab34:	e718      	b.n	800a968 <_realloc_r+0x38>
 800ab36:	68a3      	ldr	r3, [r4, #8]
 800ab38:	612b      	str	r3, [r5, #16]
 800ab3a:	68e3      	ldr	r3, [r4, #12]
 800ab3c:	616b      	str	r3, [r5, #20]
 800ab3e:	2a24      	cmp	r2, #36	; 0x24
 800ab40:	bf01      	itttt	eq
 800ab42:	6923      	ldreq	r3, [r4, #16]
 800ab44:	61ab      	streq	r3, [r5, #24]
 800ab46:	6963      	ldreq	r3, [r4, #20]
 800ab48:	61eb      	streq	r3, [r5, #28]
 800ab4a:	bf19      	ittee	ne
 800ab4c:	3410      	addne	r4, #16
 800ab4e:	f105 0018 	addne.w	r0, r5, #24
 800ab52:	f105 0020 	addeq.w	r0, r5, #32
 800ab56:	3418      	addeq	r4, #24
 800ab58:	e7c7      	b.n	800aaea <_realloc_r+0x1ba>
 800ab5a:	4621      	mov	r1, r4
 800ab5c:	f7ff fa4a 	bl	8009ff4 <memmove>
 800ab60:	e7c9      	b.n	800aaf6 <_realloc_r+0x1c6>
 800ab62:	45d8      	cmp	r8, fp
 800ab64:	dc31      	bgt.n	800abca <_realloc_r+0x29a>
 800ab66:	4628      	mov	r0, r5
 800ab68:	68eb      	ldr	r3, [r5, #12]
 800ab6a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ab6e:	60d3      	str	r3, [r2, #12]
 800ab70:	609a      	str	r2, [r3, #8]
 800ab72:	1f32      	subs	r2, r6, #4
 800ab74:	2a24      	cmp	r2, #36	; 0x24
 800ab76:	d824      	bhi.n	800abc2 <_realloc_r+0x292>
 800ab78:	2a13      	cmp	r2, #19
 800ab7a:	d908      	bls.n	800ab8e <_realloc_r+0x25e>
 800ab7c:	6823      	ldr	r3, [r4, #0]
 800ab7e:	60ab      	str	r3, [r5, #8]
 800ab80:	6863      	ldr	r3, [r4, #4]
 800ab82:	60eb      	str	r3, [r5, #12]
 800ab84:	2a1b      	cmp	r2, #27
 800ab86:	d80a      	bhi.n	800ab9e <_realloc_r+0x26e>
 800ab88:	3408      	adds	r4, #8
 800ab8a:	f105 0010 	add.w	r0, r5, #16
 800ab8e:	6823      	ldr	r3, [r4, #0]
 800ab90:	6003      	str	r3, [r0, #0]
 800ab92:	6863      	ldr	r3, [r4, #4]
 800ab94:	6043      	str	r3, [r0, #4]
 800ab96:	68a3      	ldr	r3, [r4, #8]
 800ab98:	6083      	str	r3, [r0, #8]
 800ab9a:	465f      	mov	r7, fp
 800ab9c:	e7ab      	b.n	800aaf6 <_realloc_r+0x1c6>
 800ab9e:	68a3      	ldr	r3, [r4, #8]
 800aba0:	612b      	str	r3, [r5, #16]
 800aba2:	68e3      	ldr	r3, [r4, #12]
 800aba4:	616b      	str	r3, [r5, #20]
 800aba6:	2a24      	cmp	r2, #36	; 0x24
 800aba8:	bf01      	itttt	eq
 800abaa:	6923      	ldreq	r3, [r4, #16]
 800abac:	61ab      	streq	r3, [r5, #24]
 800abae:	6963      	ldreq	r3, [r4, #20]
 800abb0:	61eb      	streq	r3, [r5, #28]
 800abb2:	bf19      	ittee	ne
 800abb4:	3410      	addne	r4, #16
 800abb6:	f105 0018 	addne.w	r0, r5, #24
 800abba:	f105 0020 	addeq.w	r0, r5, #32
 800abbe:	3418      	addeq	r4, #24
 800abc0:	e7e5      	b.n	800ab8e <_realloc_r+0x25e>
 800abc2:	4621      	mov	r1, r4
 800abc4:	f7ff fa16 	bl	8009ff4 <memmove>
 800abc8:	e7e7      	b.n	800ab9a <_realloc_r+0x26a>
 800abca:	4611      	mov	r1, r2
 800abcc:	4648      	mov	r0, r9
 800abce:	f7fe ff9b 	bl	8009b08 <_malloc_r>
 800abd2:	4683      	mov	fp, r0
 800abd4:	2800      	cmp	r0, #0
 800abd6:	f43f af51 	beq.w	800aa7c <_realloc_r+0x14c>
 800abda:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800abde:	f023 0301 	bic.w	r3, r3, #1
 800abe2:	4453      	add	r3, sl
 800abe4:	f1a0 0208 	sub.w	r2, r0, #8
 800abe8:	4293      	cmp	r3, r2
 800abea:	d107      	bne.n	800abfc <_realloc_r+0x2cc>
 800abec:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800abf0:	f027 0703 	bic.w	r7, r7, #3
 800abf4:	4437      	add	r7, r6
 800abf6:	e6fc      	b.n	800a9f2 <_realloc_r+0xc2>
 800abf8:	200005a8 	.word	0x200005a8
 800abfc:	1f32      	subs	r2, r6, #4
 800abfe:	2a24      	cmp	r2, #36	; 0x24
 800ac00:	d82d      	bhi.n	800ac5e <_realloc_r+0x32e>
 800ac02:	2a13      	cmp	r2, #19
 800ac04:	d928      	bls.n	800ac58 <_realloc_r+0x328>
 800ac06:	6823      	ldr	r3, [r4, #0]
 800ac08:	6003      	str	r3, [r0, #0]
 800ac0a:	6863      	ldr	r3, [r4, #4]
 800ac0c:	6043      	str	r3, [r0, #4]
 800ac0e:	2a1b      	cmp	r2, #27
 800ac10:	d80e      	bhi.n	800ac30 <_realloc_r+0x300>
 800ac12:	f104 0208 	add.w	r2, r4, #8
 800ac16:	f100 0308 	add.w	r3, r0, #8
 800ac1a:	6811      	ldr	r1, [r2, #0]
 800ac1c:	6019      	str	r1, [r3, #0]
 800ac1e:	6851      	ldr	r1, [r2, #4]
 800ac20:	6059      	str	r1, [r3, #4]
 800ac22:	6892      	ldr	r2, [r2, #8]
 800ac24:	609a      	str	r2, [r3, #8]
 800ac26:	4621      	mov	r1, r4
 800ac28:	4648      	mov	r0, r9
 800ac2a:	f7fe fc8f 	bl	800954c <_free_r>
 800ac2e:	e725      	b.n	800aa7c <_realloc_r+0x14c>
 800ac30:	68a3      	ldr	r3, [r4, #8]
 800ac32:	6083      	str	r3, [r0, #8]
 800ac34:	68e3      	ldr	r3, [r4, #12]
 800ac36:	60c3      	str	r3, [r0, #12]
 800ac38:	2a24      	cmp	r2, #36	; 0x24
 800ac3a:	bf01      	itttt	eq
 800ac3c:	6923      	ldreq	r3, [r4, #16]
 800ac3e:	6103      	streq	r3, [r0, #16]
 800ac40:	6961      	ldreq	r1, [r4, #20]
 800ac42:	6141      	streq	r1, [r0, #20]
 800ac44:	bf19      	ittee	ne
 800ac46:	f104 0210 	addne.w	r2, r4, #16
 800ac4a:	f100 0310 	addne.w	r3, r0, #16
 800ac4e:	f104 0218 	addeq.w	r2, r4, #24
 800ac52:	f100 0318 	addeq.w	r3, r0, #24
 800ac56:	e7e0      	b.n	800ac1a <_realloc_r+0x2ea>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	4622      	mov	r2, r4
 800ac5c:	e7dd      	b.n	800ac1a <_realloc_r+0x2ea>
 800ac5e:	4621      	mov	r1, r4
 800ac60:	f7ff f9c8 	bl	8009ff4 <memmove>
 800ac64:	e7df      	b.n	800ac26 <_realloc_r+0x2f6>
 800ac66:	4637      	mov	r7, r6
 800ac68:	e6c3      	b.n	800a9f2 <_realloc_r+0xc2>
 800ac6a:	431f      	orrs	r7, r3
 800ac6c:	606f      	str	r7, [r5, #4]
 800ac6e:	6853      	ldr	r3, [r2, #4]
 800ac70:	f043 0301 	orr.w	r3, r3, #1
 800ac74:	6053      	str	r3, [r2, #4]
 800ac76:	e758      	b.n	800ab2a <_realloc_r+0x1fa>

0800ac78 <lflush>:
 800ac78:	8983      	ldrh	r3, [r0, #12]
 800ac7a:	f003 0309 	and.w	r3, r3, #9
 800ac7e:	2b09      	cmp	r3, #9
 800ac80:	d101      	bne.n	800ac86 <lflush+0xe>
 800ac82:	f7fe bb13 	b.w	80092ac <fflush>
 800ac86:	2000      	movs	r0, #0
 800ac88:	4770      	bx	lr
	...

0800ac8c <__srefill_r>:
 800ac8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac8e:	460c      	mov	r4, r1
 800ac90:	4605      	mov	r5, r0
 800ac92:	b118      	cbz	r0, 800ac9c <__srefill_r+0x10>
 800ac94:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ac96:	b90b      	cbnz	r3, 800ac9c <__srefill_r+0x10>
 800ac98:	f7fe fb60 	bl	800935c <__sinit>
 800ac9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aca0:	049f      	lsls	r7, r3, #18
 800aca2:	d406      	bmi.n	800acb2 <__srefill_r+0x26>
 800aca4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800aca8:	81a3      	strh	r3, [r4, #12]
 800acaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800acac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800acb0:	6663      	str	r3, [r4, #100]	; 0x64
 800acb2:	2300      	movs	r3, #0
 800acb4:	6063      	str	r3, [r4, #4]
 800acb6:	89a3      	ldrh	r3, [r4, #12]
 800acb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acbc:	069e      	lsls	r6, r3, #26
 800acbe:	d502      	bpl.n	800acc6 <__srefill_r+0x3a>
 800acc0:	f04f 30ff 	mov.w	r0, #4294967295
 800acc4:	e05c      	b.n	800ad80 <__srefill_r+0xf4>
 800acc6:	0758      	lsls	r0, r3, #29
 800acc8:	d448      	bmi.n	800ad5c <__srefill_r+0xd0>
 800acca:	06d9      	lsls	r1, r3, #27
 800accc:	d405      	bmi.n	800acda <__srefill_r+0x4e>
 800acce:	2309      	movs	r3, #9
 800acd0:	602b      	str	r3, [r5, #0]
 800acd2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800acd6:	81a3      	strh	r3, [r4, #12]
 800acd8:	e7f2      	b.n	800acc0 <__srefill_r+0x34>
 800acda:	071a      	lsls	r2, r3, #28
 800acdc:	d50b      	bpl.n	800acf6 <__srefill_r+0x6a>
 800acde:	4621      	mov	r1, r4
 800ace0:	4628      	mov	r0, r5
 800ace2:	f7fe fabd 	bl	8009260 <_fflush_r>
 800ace6:	2800      	cmp	r0, #0
 800ace8:	d1ea      	bne.n	800acc0 <__srefill_r+0x34>
 800acea:	89a3      	ldrh	r3, [r4, #12]
 800acec:	60a0      	str	r0, [r4, #8]
 800acee:	f023 0308 	bic.w	r3, r3, #8
 800acf2:	81a3      	strh	r3, [r4, #12]
 800acf4:	61a0      	str	r0, [r4, #24]
 800acf6:	89a3      	ldrh	r3, [r4, #12]
 800acf8:	f043 0304 	orr.w	r3, r3, #4
 800acfc:	81a3      	strh	r3, [r4, #12]
 800acfe:	6923      	ldr	r3, [r4, #16]
 800ad00:	b91b      	cbnz	r3, 800ad0a <__srefill_r+0x7e>
 800ad02:	4621      	mov	r1, r4
 800ad04:	4628      	mov	r0, r5
 800ad06:	f7fe feaf 	bl	8009a68 <__smakebuf_r>
 800ad0a:	89a6      	ldrh	r6, [r4, #12]
 800ad0c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800ad10:	07b3      	lsls	r3, r6, #30
 800ad12:	d00f      	beq.n	800ad34 <__srefill_r+0xa8>
 800ad14:	2301      	movs	r3, #1
 800ad16:	81a3      	strh	r3, [r4, #12]
 800ad18:	4b1b      	ldr	r3, [pc, #108]	; (800ad88 <__srefill_r+0xfc>)
 800ad1a:	491c      	ldr	r1, [pc, #112]	; (800ad8c <__srefill_r+0x100>)
 800ad1c:	6818      	ldr	r0, [r3, #0]
 800ad1e:	f006 0609 	and.w	r6, r6, #9
 800ad22:	f7fe fe1d 	bl	8009960 <_fwalk>
 800ad26:	2e09      	cmp	r6, #9
 800ad28:	81a7      	strh	r7, [r4, #12]
 800ad2a:	d103      	bne.n	800ad34 <__srefill_r+0xa8>
 800ad2c:	4621      	mov	r1, r4
 800ad2e:	4628      	mov	r0, r5
 800ad30:	f7fe fa08 	bl	8009144 <__sflush_r>
 800ad34:	6922      	ldr	r2, [r4, #16]
 800ad36:	6a26      	ldr	r6, [r4, #32]
 800ad38:	6963      	ldr	r3, [r4, #20]
 800ad3a:	69e1      	ldr	r1, [r4, #28]
 800ad3c:	6022      	str	r2, [r4, #0]
 800ad3e:	4628      	mov	r0, r5
 800ad40:	47b0      	blx	r6
 800ad42:	2800      	cmp	r0, #0
 800ad44:	6060      	str	r0, [r4, #4]
 800ad46:	dc1c      	bgt.n	800ad82 <__srefill_r+0xf6>
 800ad48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad4c:	bf17      	itett	ne
 800ad4e:	2200      	movne	r2, #0
 800ad50:	f043 0320 	orreq.w	r3, r3, #32
 800ad54:	6062      	strne	r2, [r4, #4]
 800ad56:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800ad5a:	e7bc      	b.n	800acd6 <__srefill_r+0x4a>
 800ad5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ad5e:	2900      	cmp	r1, #0
 800ad60:	d0cd      	beq.n	800acfe <__srefill_r+0x72>
 800ad62:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ad66:	4299      	cmp	r1, r3
 800ad68:	d002      	beq.n	800ad70 <__srefill_r+0xe4>
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	f7fe fbee 	bl	800954c <_free_r>
 800ad70:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ad72:	6063      	str	r3, [r4, #4]
 800ad74:	2000      	movs	r0, #0
 800ad76:	6320      	str	r0, [r4, #48]	; 0x30
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d0c0      	beq.n	800acfe <__srefill_r+0x72>
 800ad7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ad7e:	6023      	str	r3, [r4, #0]
 800ad80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad82:	2000      	movs	r0, #0
 800ad84:	e7fc      	b.n	800ad80 <__srefill_r+0xf4>
 800ad86:	bf00      	nop
 800ad88:	0800ff78 	.word	0x0800ff78
 800ad8c:	0800ac79 	.word	0x0800ac79

0800ad90 <frexp>:
 800ad90:	2200      	movs	r2, #0
 800ad92:	ee10 1a90 	vmov	r1, s1
 800ad96:	6002      	str	r2, [r0, #0]
 800ad98:	4a17      	ldr	r2, [pc, #92]	; (800adf8 <frexp+0x68>)
 800ad9a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	dc23      	bgt.n	800adea <frexp+0x5a>
 800ada2:	ee10 2a10 	vmov	r2, s0
 800ada6:	431a      	orrs	r2, r3
 800ada8:	d01f      	beq.n	800adea <frexp+0x5a>
 800adaa:	4a14      	ldr	r2, [pc, #80]	; (800adfc <frexp+0x6c>)
 800adac:	400a      	ands	r2, r1
 800adae:	b952      	cbnz	r2, 800adc6 <frexp+0x36>
 800adb0:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 800adf0 <frexp+0x60>
 800adb4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800adb8:	ee10 1a90 	vmov	r1, s1
 800adbc:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800adc0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800adc4:	6002      	str	r2, [r0, #0]
 800adc6:	6802      	ldr	r2, [r0, #0]
 800adc8:	151b      	asrs	r3, r3, #20
 800adca:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800adce:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800add2:	4413      	add	r3, r2
 800add4:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800add8:	6003      	str	r3, [r0, #0]
 800adda:	ec53 2b10 	vmov	r2, r3, d0
 800adde:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 800ade2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ade6:	ec43 2b10 	vmov	d0, r2, r3
 800adea:	4770      	bx	lr
 800adec:	f3af 8000 	nop.w
 800adf0:	00000000 	.word	0x00000000
 800adf4:	43500000 	.word	0x43500000
 800adf8:	7fefffff 	.word	0x7fefffff
 800adfc:	7ff00000 	.word	0x7ff00000

0800ae00 <_sbrk_r>:
 800ae00:	b538      	push	{r3, r4, r5, lr}
 800ae02:	4d06      	ldr	r5, [pc, #24]	; (800ae1c <_sbrk_r+0x1c>)
 800ae04:	2300      	movs	r3, #0
 800ae06:	4604      	mov	r4, r0
 800ae08:	4608      	mov	r0, r1
 800ae0a:	602b      	str	r3, [r5, #0]
 800ae0c:	f7f7 fade 	bl	80023cc <_sbrk>
 800ae10:	1c43      	adds	r3, r0, #1
 800ae12:	d102      	bne.n	800ae1a <_sbrk_r+0x1a>
 800ae14:	682b      	ldr	r3, [r5, #0]
 800ae16:	b103      	cbz	r3, 800ae1a <_sbrk_r+0x1a>
 800ae18:	6023      	str	r3, [r4, #0]
 800ae1a:	bd38      	pop	{r3, r4, r5, pc}
 800ae1c:	20000af0 	.word	0x20000af0

0800ae20 <__sccl>:
 800ae20:	b570      	push	{r4, r5, r6, lr}
 800ae22:	780b      	ldrb	r3, [r1, #0]
 800ae24:	4604      	mov	r4, r0
 800ae26:	2b5e      	cmp	r3, #94	; 0x5e
 800ae28:	bf0b      	itete	eq
 800ae2a:	784b      	ldrbeq	r3, [r1, #1]
 800ae2c:	1c48      	addne	r0, r1, #1
 800ae2e:	1c88      	addeq	r0, r1, #2
 800ae30:	2200      	movne	r2, #0
 800ae32:	bf08      	it	eq
 800ae34:	2201      	moveq	r2, #1
 800ae36:	1e61      	subs	r1, r4, #1
 800ae38:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800ae3c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800ae40:	42a9      	cmp	r1, r5
 800ae42:	d1fb      	bne.n	800ae3c <__sccl+0x1c>
 800ae44:	b90b      	cbnz	r3, 800ae4a <__sccl+0x2a>
 800ae46:	3801      	subs	r0, #1
 800ae48:	bd70      	pop	{r4, r5, r6, pc}
 800ae4a:	f082 0201 	eor.w	r2, r2, #1
 800ae4e:	54e2      	strb	r2, [r4, r3]
 800ae50:	4605      	mov	r5, r0
 800ae52:	4628      	mov	r0, r5
 800ae54:	f810 1b01 	ldrb.w	r1, [r0], #1
 800ae58:	292d      	cmp	r1, #45	; 0x2d
 800ae5a:	d006      	beq.n	800ae6a <__sccl+0x4a>
 800ae5c:	295d      	cmp	r1, #93	; 0x5d
 800ae5e:	d0f3      	beq.n	800ae48 <__sccl+0x28>
 800ae60:	b909      	cbnz	r1, 800ae66 <__sccl+0x46>
 800ae62:	4628      	mov	r0, r5
 800ae64:	e7f0      	b.n	800ae48 <__sccl+0x28>
 800ae66:	460b      	mov	r3, r1
 800ae68:	e7f1      	b.n	800ae4e <__sccl+0x2e>
 800ae6a:	786e      	ldrb	r6, [r5, #1]
 800ae6c:	2e5d      	cmp	r6, #93	; 0x5d
 800ae6e:	d0fa      	beq.n	800ae66 <__sccl+0x46>
 800ae70:	42b3      	cmp	r3, r6
 800ae72:	dcf8      	bgt.n	800ae66 <__sccl+0x46>
 800ae74:	3502      	adds	r5, #2
 800ae76:	4619      	mov	r1, r3
 800ae78:	3101      	adds	r1, #1
 800ae7a:	428e      	cmp	r6, r1
 800ae7c:	5462      	strb	r2, [r4, r1]
 800ae7e:	dcfb      	bgt.n	800ae78 <__sccl+0x58>
 800ae80:	1af1      	subs	r1, r6, r3
 800ae82:	3901      	subs	r1, #1
 800ae84:	1c58      	adds	r0, r3, #1
 800ae86:	42b3      	cmp	r3, r6
 800ae88:	bfa8      	it	ge
 800ae8a:	2100      	movge	r1, #0
 800ae8c:	1843      	adds	r3, r0, r1
 800ae8e:	e7e0      	b.n	800ae52 <__sccl+0x32>

0800ae90 <nanf>:
 800ae90:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ae98 <nanf+0x8>
 800ae94:	4770      	bx	lr
 800ae96:	bf00      	nop
 800ae98:	7fc00000 	.word	0x7fc00000

0800ae9c <sprintf>:
 800ae9c:	b40e      	push	{r1, r2, r3}
 800ae9e:	b500      	push	{lr}
 800aea0:	b09c      	sub	sp, #112	; 0x70
 800aea2:	ab1d      	add	r3, sp, #116	; 0x74
 800aea4:	9002      	str	r0, [sp, #8]
 800aea6:	9006      	str	r0, [sp, #24]
 800aea8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aeac:	4809      	ldr	r0, [pc, #36]	; (800aed4 <sprintf+0x38>)
 800aeae:	9107      	str	r1, [sp, #28]
 800aeb0:	9104      	str	r1, [sp, #16]
 800aeb2:	4909      	ldr	r1, [pc, #36]	; (800aed8 <sprintf+0x3c>)
 800aeb4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeb8:	9105      	str	r1, [sp, #20]
 800aeba:	6800      	ldr	r0, [r0, #0]
 800aebc:	9301      	str	r3, [sp, #4]
 800aebe:	a902      	add	r1, sp, #8
 800aec0:	f000 ffe2 	bl	800be88 <_svfprintf_r>
 800aec4:	9b02      	ldr	r3, [sp, #8]
 800aec6:	2200      	movs	r2, #0
 800aec8:	701a      	strb	r2, [r3, #0]
 800aeca:	b01c      	add	sp, #112	; 0x70
 800aecc:	f85d eb04 	ldr.w	lr, [sp], #4
 800aed0:	b003      	add	sp, #12
 800aed2:	4770      	bx	lr
 800aed4:	2000000c 	.word	0x2000000c
 800aed8:	ffff0208 	.word	0xffff0208

0800aedc <__sread>:
 800aedc:	b510      	push	{r4, lr}
 800aede:	460c      	mov	r4, r1
 800aee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aee4:	f003 fcbc 	bl	800e860 <_read_r>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	bfab      	itete	ge
 800aeec:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800aeee:	89a3      	ldrhlt	r3, [r4, #12]
 800aef0:	181b      	addge	r3, r3, r0
 800aef2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aef6:	bfac      	ite	ge
 800aef8:	6523      	strge	r3, [r4, #80]	; 0x50
 800aefa:	81a3      	strhlt	r3, [r4, #12]
 800aefc:	bd10      	pop	{r4, pc}

0800aefe <__swrite>:
 800aefe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af02:	461f      	mov	r7, r3
 800af04:	898b      	ldrh	r3, [r1, #12]
 800af06:	05db      	lsls	r3, r3, #23
 800af08:	4605      	mov	r5, r0
 800af0a:	460c      	mov	r4, r1
 800af0c:	4616      	mov	r6, r2
 800af0e:	d505      	bpl.n	800af1c <__swrite+0x1e>
 800af10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af14:	2302      	movs	r3, #2
 800af16:	2200      	movs	r2, #0
 800af18:	f003 fc90 	bl	800e83c <_lseek_r>
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af26:	81a3      	strh	r3, [r4, #12]
 800af28:	4632      	mov	r2, r6
 800af2a:	463b      	mov	r3, r7
 800af2c:	4628      	mov	r0, r5
 800af2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af32:	f002 bf63 	b.w	800ddfc <_write_r>

0800af36 <__sseek>:
 800af36:	b510      	push	{r4, lr}
 800af38:	460c      	mov	r4, r1
 800af3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af3e:	f003 fc7d 	bl	800e83c <_lseek_r>
 800af42:	1c43      	adds	r3, r0, #1
 800af44:	89a3      	ldrh	r3, [r4, #12]
 800af46:	bf15      	itete	ne
 800af48:	6520      	strne	r0, [r4, #80]	; 0x50
 800af4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af52:	81a3      	strheq	r3, [r4, #12]
 800af54:	bf18      	it	ne
 800af56:	81a3      	strhne	r3, [r4, #12]
 800af58:	bd10      	pop	{r4, pc}

0800af5a <__sclose>:
 800af5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af5e:	f002 bff5 	b.w	800df4c <_close_r>

0800af62 <strncpy>:
 800af62:	b510      	push	{r4, lr}
 800af64:	3901      	subs	r1, #1
 800af66:	4603      	mov	r3, r0
 800af68:	b132      	cbz	r2, 800af78 <strncpy+0x16>
 800af6a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800af6e:	f803 4b01 	strb.w	r4, [r3], #1
 800af72:	3a01      	subs	r2, #1
 800af74:	2c00      	cmp	r4, #0
 800af76:	d1f7      	bne.n	800af68 <strncpy+0x6>
 800af78:	441a      	add	r2, r3
 800af7a:	2100      	movs	r1, #0
 800af7c:	4293      	cmp	r3, r2
 800af7e:	d100      	bne.n	800af82 <strncpy+0x20>
 800af80:	bd10      	pop	{r4, pc}
 800af82:	f803 1b01 	strb.w	r1, [r3], #1
 800af86:	e7f9      	b.n	800af7c <strncpy+0x1a>

0800af88 <sulp>:
 800af88:	b570      	push	{r4, r5, r6, lr}
 800af8a:	4604      	mov	r4, r0
 800af8c:	460d      	mov	r5, r1
 800af8e:	4616      	mov	r6, r2
 800af90:	ec45 4b10 	vmov	d0, r4, r5
 800af94:	f7ff fb78 	bl	800a688 <__ulp>
 800af98:	b17e      	cbz	r6, 800afba <sulp+0x32>
 800af9a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800af9e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	dd09      	ble.n	800afba <sulp+0x32>
 800afa6:	051b      	lsls	r3, r3, #20
 800afa8:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800afac:	2000      	movs	r0, #0
 800afae:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800afb2:	ec41 0b17 	vmov	d7, r0, r1
 800afb6:	ee20 0b07 	vmul.f64	d0, d0, d7
 800afba:	bd70      	pop	{r4, r5, r6, pc}
 800afbc:	0000      	movs	r0, r0
	...

0800afc0 <_strtod_l>:
 800afc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc4:	ed2d 8b0e 	vpush	{d8-d14}
 800afc8:	b097      	sub	sp, #92	; 0x5c
 800afca:	461f      	mov	r7, r3
 800afcc:	2300      	movs	r3, #0
 800afce:	9312      	str	r3, [sp, #72]	; 0x48
 800afd0:	4ba1      	ldr	r3, [pc, #644]	; (800b258 <_strtod_l+0x298>)
 800afd2:	920d      	str	r2, [sp, #52]	; 0x34
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	9307      	str	r3, [sp, #28]
 800afd8:	4604      	mov	r4, r0
 800afda:	4618      	mov	r0, r3
 800afdc:	468b      	mov	fp, r1
 800afde:	f7f5 f92f 	bl	8000240 <strlen>
 800afe2:	f04f 0800 	mov.w	r8, #0
 800afe6:	4605      	mov	r5, r0
 800afe8:	f04f 0900 	mov.w	r9, #0
 800afec:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800aff0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aff2:	7813      	ldrb	r3, [r2, #0]
 800aff4:	2b2b      	cmp	r3, #43	; 0x2b
 800aff6:	d04d      	beq.n	800b094 <_strtod_l+0xd4>
 800aff8:	d83a      	bhi.n	800b070 <_strtod_l+0xb0>
 800affa:	2b0d      	cmp	r3, #13
 800affc:	d833      	bhi.n	800b066 <_strtod_l+0xa6>
 800affe:	2b08      	cmp	r3, #8
 800b000:	d833      	bhi.n	800b06a <_strtod_l+0xaa>
 800b002:	2b00      	cmp	r3, #0
 800b004:	d03d      	beq.n	800b082 <_strtod_l+0xc2>
 800b006:	2300      	movs	r3, #0
 800b008:	9308      	str	r3, [sp, #32]
 800b00a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800b00c:	7833      	ldrb	r3, [r6, #0]
 800b00e:	2b30      	cmp	r3, #48	; 0x30
 800b010:	f040 80b0 	bne.w	800b174 <_strtod_l+0x1b4>
 800b014:	7873      	ldrb	r3, [r6, #1]
 800b016:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b01a:	2b58      	cmp	r3, #88	; 0x58
 800b01c:	d167      	bne.n	800b0ee <_strtod_l+0x12e>
 800b01e:	9b08      	ldr	r3, [sp, #32]
 800b020:	9301      	str	r3, [sp, #4]
 800b022:	ab12      	add	r3, sp, #72	; 0x48
 800b024:	9702      	str	r7, [sp, #8]
 800b026:	9300      	str	r3, [sp, #0]
 800b028:	4a8c      	ldr	r2, [pc, #560]	; (800b25c <_strtod_l+0x29c>)
 800b02a:	ab13      	add	r3, sp, #76	; 0x4c
 800b02c:	a911      	add	r1, sp, #68	; 0x44
 800b02e:	4620      	mov	r0, r4
 800b030:	f003 f8ec 	bl	800e20c <__gethex>
 800b034:	f010 0507 	ands.w	r5, r0, #7
 800b038:	4607      	mov	r7, r0
 800b03a:	d005      	beq.n	800b048 <_strtod_l+0x88>
 800b03c:	2d06      	cmp	r5, #6
 800b03e:	d12b      	bne.n	800b098 <_strtod_l+0xd8>
 800b040:	3601      	adds	r6, #1
 800b042:	2300      	movs	r3, #0
 800b044:	9611      	str	r6, [sp, #68]	; 0x44
 800b046:	9308      	str	r3, [sp, #32]
 800b048:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f040 854e 	bne.w	800baec <_strtod_l+0xb2c>
 800b050:	9b08      	ldr	r3, [sp, #32]
 800b052:	b1e3      	cbz	r3, 800b08e <_strtod_l+0xce>
 800b054:	ec49 8b17 	vmov	d7, r8, r9
 800b058:	eeb1 0b47 	vneg.f64	d0, d7
 800b05c:	b017      	add	sp, #92	; 0x5c
 800b05e:	ecbd 8b0e 	vpop	{d8-d14}
 800b062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b066:	2b20      	cmp	r3, #32
 800b068:	d1cd      	bne.n	800b006 <_strtod_l+0x46>
 800b06a:	3201      	adds	r2, #1
 800b06c:	9211      	str	r2, [sp, #68]	; 0x44
 800b06e:	e7bf      	b.n	800aff0 <_strtod_l+0x30>
 800b070:	2b2d      	cmp	r3, #45	; 0x2d
 800b072:	d1c8      	bne.n	800b006 <_strtod_l+0x46>
 800b074:	2301      	movs	r3, #1
 800b076:	9308      	str	r3, [sp, #32]
 800b078:	1c53      	adds	r3, r2, #1
 800b07a:	9311      	str	r3, [sp, #68]	; 0x44
 800b07c:	7853      	ldrb	r3, [r2, #1]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d1c3      	bne.n	800b00a <_strtod_l+0x4a>
 800b082:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b084:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800b088:	2b00      	cmp	r3, #0
 800b08a:	f040 852d 	bne.w	800bae8 <_strtod_l+0xb28>
 800b08e:	ec49 8b10 	vmov	d0, r8, r9
 800b092:	e7e3      	b.n	800b05c <_strtod_l+0x9c>
 800b094:	2300      	movs	r3, #0
 800b096:	e7ee      	b.n	800b076 <_strtod_l+0xb6>
 800b098:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b09a:	b13a      	cbz	r2, 800b0ac <_strtod_l+0xec>
 800b09c:	2135      	movs	r1, #53	; 0x35
 800b09e:	a814      	add	r0, sp, #80	; 0x50
 800b0a0:	f7ff fbfa 	bl	800a898 <__copybits>
 800b0a4:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f7fe ffef 	bl	800a08a <_Bfree>
 800b0ac:	3d01      	subs	r5, #1
 800b0ae:	2d04      	cmp	r5, #4
 800b0b0:	d806      	bhi.n	800b0c0 <_strtod_l+0x100>
 800b0b2:	e8df f005 	tbb	[pc, r5]
 800b0b6:	030a      	.short	0x030a
 800b0b8:	1714      	.short	0x1714
 800b0ba:	0a          	.byte	0x0a
 800b0bb:	00          	.byte	0x00
 800b0bc:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800b0c0:	073f      	lsls	r7, r7, #28
 800b0c2:	d5c1      	bpl.n	800b048 <_strtod_l+0x88>
 800b0c4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800b0c8:	e7be      	b.n	800b048 <_strtod_l+0x88>
 800b0ca:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800b0ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b0d0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b0d4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b0d8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b0dc:	e7f0      	b.n	800b0c0 <_strtod_l+0x100>
 800b0de:	f8df 9180 	ldr.w	r9, [pc, #384]	; 800b260 <_strtod_l+0x2a0>
 800b0e2:	e7ed      	b.n	800b0c0 <_strtod_l+0x100>
 800b0e4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b0e8:	f04f 38ff 	mov.w	r8, #4294967295
 800b0ec:	e7e8      	b.n	800b0c0 <_strtod_l+0x100>
 800b0ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0f0:	1c5a      	adds	r2, r3, #1
 800b0f2:	9211      	str	r2, [sp, #68]	; 0x44
 800b0f4:	785b      	ldrb	r3, [r3, #1]
 800b0f6:	2b30      	cmp	r3, #48	; 0x30
 800b0f8:	d0f9      	beq.n	800b0ee <_strtod_l+0x12e>
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d0a4      	beq.n	800b048 <_strtod_l+0x88>
 800b0fe:	2301      	movs	r3, #1
 800b100:	f04f 0a00 	mov.w	sl, #0
 800b104:	9304      	str	r3, [sp, #16]
 800b106:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b108:	930a      	str	r3, [sp, #40]	; 0x28
 800b10a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b10e:	f8cd a018 	str.w	sl, [sp, #24]
 800b112:	220a      	movs	r2, #10
 800b114:	9811      	ldr	r0, [sp, #68]	; 0x44
 800b116:	7807      	ldrb	r7, [r0, #0]
 800b118:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800b11c:	b2d9      	uxtb	r1, r3
 800b11e:	2909      	cmp	r1, #9
 800b120:	d92a      	bls.n	800b178 <_strtod_l+0x1b8>
 800b122:	9907      	ldr	r1, [sp, #28]
 800b124:	462a      	mov	r2, r5
 800b126:	f003 fbb7 	bl	800e898 <strncmp>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d033      	beq.n	800b196 <_strtod_l+0x1d6>
 800b12e:	2000      	movs	r0, #0
 800b130:	9b06      	ldr	r3, [sp, #24]
 800b132:	463a      	mov	r2, r7
 800b134:	4601      	mov	r1, r0
 800b136:	4607      	mov	r7, r0
 800b138:	2a65      	cmp	r2, #101	; 0x65
 800b13a:	d001      	beq.n	800b140 <_strtod_l+0x180>
 800b13c:	2a45      	cmp	r2, #69	; 0x45
 800b13e:	d117      	bne.n	800b170 <_strtod_l+0x1b0>
 800b140:	b91b      	cbnz	r3, 800b14a <_strtod_l+0x18a>
 800b142:	9b04      	ldr	r3, [sp, #16]
 800b144:	4303      	orrs	r3, r0
 800b146:	d09c      	beq.n	800b082 <_strtod_l+0xc2>
 800b148:	2300      	movs	r3, #0
 800b14a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800b14e:	f10b 0201 	add.w	r2, fp, #1
 800b152:	9211      	str	r2, [sp, #68]	; 0x44
 800b154:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800b158:	2a2b      	cmp	r2, #43	; 0x2b
 800b15a:	d071      	beq.n	800b240 <_strtod_l+0x280>
 800b15c:	2a2d      	cmp	r2, #45	; 0x2d
 800b15e:	d077      	beq.n	800b250 <_strtod_l+0x290>
 800b160:	f04f 0e00 	mov.w	lr, #0
 800b164:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800b168:	2d09      	cmp	r5, #9
 800b16a:	d97f      	bls.n	800b26c <_strtod_l+0x2ac>
 800b16c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800b170:	2500      	movs	r5, #0
 800b172:	e09b      	b.n	800b2ac <_strtod_l+0x2ec>
 800b174:	2300      	movs	r3, #0
 800b176:	e7c3      	b.n	800b100 <_strtod_l+0x140>
 800b178:	9906      	ldr	r1, [sp, #24]
 800b17a:	2908      	cmp	r1, #8
 800b17c:	bfdd      	ittte	le
 800b17e:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b180:	fb02 3301 	mlale	r3, r2, r1, r3
 800b184:	9309      	strle	r3, [sp, #36]	; 0x24
 800b186:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b18a:	9b06      	ldr	r3, [sp, #24]
 800b18c:	3001      	adds	r0, #1
 800b18e:	3301      	adds	r3, #1
 800b190:	9306      	str	r3, [sp, #24]
 800b192:	9011      	str	r0, [sp, #68]	; 0x44
 800b194:	e7be      	b.n	800b114 <_strtod_l+0x154>
 800b196:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b198:	195a      	adds	r2, r3, r5
 800b19a:	9211      	str	r2, [sp, #68]	; 0x44
 800b19c:	5d5a      	ldrb	r2, [r3, r5]
 800b19e:	9b06      	ldr	r3, [sp, #24]
 800b1a0:	b3a3      	cbz	r3, 800b20c <_strtod_l+0x24c>
 800b1a2:	4607      	mov	r7, r0
 800b1a4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b1a8:	2909      	cmp	r1, #9
 800b1aa:	d912      	bls.n	800b1d2 <_strtod_l+0x212>
 800b1ac:	2101      	movs	r1, #1
 800b1ae:	e7c3      	b.n	800b138 <_strtod_l+0x178>
 800b1b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1b2:	1c5a      	adds	r2, r3, #1
 800b1b4:	9211      	str	r2, [sp, #68]	; 0x44
 800b1b6:	785a      	ldrb	r2, [r3, #1]
 800b1b8:	3001      	adds	r0, #1
 800b1ba:	2a30      	cmp	r2, #48	; 0x30
 800b1bc:	d0f8      	beq.n	800b1b0 <_strtod_l+0x1f0>
 800b1be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b1c2:	2b08      	cmp	r3, #8
 800b1c4:	f200 8497 	bhi.w	800baf6 <_strtod_l+0xb36>
 800b1c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1ca:	930a      	str	r3, [sp, #40]	; 0x28
 800b1cc:	4607      	mov	r7, r0
 800b1ce:	2000      	movs	r0, #0
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	3a30      	subs	r2, #48	; 0x30
 800b1d4:	f100 0101 	add.w	r1, r0, #1
 800b1d8:	d012      	beq.n	800b200 <_strtod_l+0x240>
 800b1da:	440f      	add	r7, r1
 800b1dc:	eb00 0c03 	add.w	ip, r0, r3
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	250a      	movs	r5, #10
 800b1e4:	4561      	cmp	r1, ip
 800b1e6:	d113      	bne.n	800b210 <_strtod_l+0x250>
 800b1e8:	1819      	adds	r1, r3, r0
 800b1ea:	2908      	cmp	r1, #8
 800b1ec:	f103 0301 	add.w	r3, r3, #1
 800b1f0:	4403      	add	r3, r0
 800b1f2:	dc1c      	bgt.n	800b22e <_strtod_l+0x26e>
 800b1f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1f6:	210a      	movs	r1, #10
 800b1f8:	fb01 2200 	mla	r2, r1, r0, r2
 800b1fc:	9209      	str	r2, [sp, #36]	; 0x24
 800b1fe:	2100      	movs	r1, #0
 800b200:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b202:	1c50      	adds	r0, r2, #1
 800b204:	9011      	str	r0, [sp, #68]	; 0x44
 800b206:	7852      	ldrb	r2, [r2, #1]
 800b208:	4608      	mov	r0, r1
 800b20a:	e7cb      	b.n	800b1a4 <_strtod_l+0x1e4>
 800b20c:	9806      	ldr	r0, [sp, #24]
 800b20e:	e7d4      	b.n	800b1ba <_strtod_l+0x1fa>
 800b210:	2908      	cmp	r1, #8
 800b212:	dc04      	bgt.n	800b21e <_strtod_l+0x25e>
 800b214:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b216:	436e      	muls	r6, r5
 800b218:	9609      	str	r6, [sp, #36]	; 0x24
 800b21a:	3101      	adds	r1, #1
 800b21c:	e7e2      	b.n	800b1e4 <_strtod_l+0x224>
 800b21e:	f101 0e01 	add.w	lr, r1, #1
 800b222:	f1be 0f10 	cmp.w	lr, #16
 800b226:	bfd8      	it	le
 800b228:	fb05 fa0a 	mulle.w	sl, r5, sl
 800b22c:	e7f5      	b.n	800b21a <_strtod_l+0x25a>
 800b22e:	2b10      	cmp	r3, #16
 800b230:	bfdc      	itt	le
 800b232:	210a      	movle	r1, #10
 800b234:	fb01 2a0a 	mlale	sl, r1, sl, r2
 800b238:	e7e1      	b.n	800b1fe <_strtod_l+0x23e>
 800b23a:	2700      	movs	r7, #0
 800b23c:	2101      	movs	r1, #1
 800b23e:	e780      	b.n	800b142 <_strtod_l+0x182>
 800b240:	f04f 0e00 	mov.w	lr, #0
 800b244:	f10b 0202 	add.w	r2, fp, #2
 800b248:	9211      	str	r2, [sp, #68]	; 0x44
 800b24a:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800b24e:	e789      	b.n	800b164 <_strtod_l+0x1a4>
 800b250:	f04f 0e01 	mov.w	lr, #1
 800b254:	e7f6      	b.n	800b244 <_strtod_l+0x284>
 800b256:	bf00      	nop
 800b258:	08010430 	.word	0x08010430
 800b25c:	080102fc 	.word	0x080102fc
 800b260:	7ff00000 	.word	0x7ff00000
 800b264:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b266:	1c55      	adds	r5, r2, #1
 800b268:	9511      	str	r5, [sp, #68]	; 0x44
 800b26a:	7852      	ldrb	r2, [r2, #1]
 800b26c:	2a30      	cmp	r2, #48	; 0x30
 800b26e:	d0f9      	beq.n	800b264 <_strtod_l+0x2a4>
 800b270:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800b274:	2d08      	cmp	r5, #8
 800b276:	f63f af7b 	bhi.w	800b170 <_strtod_l+0x1b0>
 800b27a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800b27e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b280:	9207      	str	r2, [sp, #28]
 800b282:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b284:	1c55      	adds	r5, r2, #1
 800b286:	9511      	str	r5, [sp, #68]	; 0x44
 800b288:	7852      	ldrb	r2, [r2, #1]
 800b28a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800b28e:	2e09      	cmp	r6, #9
 800b290:	d937      	bls.n	800b302 <_strtod_l+0x342>
 800b292:	9e07      	ldr	r6, [sp, #28]
 800b294:	1bad      	subs	r5, r5, r6
 800b296:	2d08      	cmp	r5, #8
 800b298:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800b29c:	dc02      	bgt.n	800b2a4 <_strtod_l+0x2e4>
 800b29e:	4565      	cmp	r5, ip
 800b2a0:	bfa8      	it	ge
 800b2a2:	4665      	movge	r5, ip
 800b2a4:	f1be 0f00 	cmp.w	lr, #0
 800b2a8:	d000      	beq.n	800b2ac <_strtod_l+0x2ec>
 800b2aa:	426d      	negs	r5, r5
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d14d      	bne.n	800b34c <_strtod_l+0x38c>
 800b2b0:	9b04      	ldr	r3, [sp, #16]
 800b2b2:	4303      	orrs	r3, r0
 800b2b4:	f47f aec8 	bne.w	800b048 <_strtod_l+0x88>
 800b2b8:	2900      	cmp	r1, #0
 800b2ba:	f47f aee2 	bne.w	800b082 <_strtod_l+0xc2>
 800b2be:	2a69      	cmp	r2, #105	; 0x69
 800b2c0:	d027      	beq.n	800b312 <_strtod_l+0x352>
 800b2c2:	dc24      	bgt.n	800b30e <_strtod_l+0x34e>
 800b2c4:	2a49      	cmp	r2, #73	; 0x49
 800b2c6:	d024      	beq.n	800b312 <_strtod_l+0x352>
 800b2c8:	2a4e      	cmp	r2, #78	; 0x4e
 800b2ca:	f47f aeda 	bne.w	800b082 <_strtod_l+0xc2>
 800b2ce:	4996      	ldr	r1, [pc, #600]	; (800b528 <_strtod_l+0x568>)
 800b2d0:	a811      	add	r0, sp, #68	; 0x44
 800b2d2:	f003 f9f3 	bl	800e6bc <__match>
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	f43f aed3 	beq.w	800b082 <_strtod_l+0xc2>
 800b2dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b2de:	781b      	ldrb	r3, [r3, #0]
 800b2e0:	2b28      	cmp	r3, #40	; 0x28
 800b2e2:	d12d      	bne.n	800b340 <_strtod_l+0x380>
 800b2e4:	4991      	ldr	r1, [pc, #580]	; (800b52c <_strtod_l+0x56c>)
 800b2e6:	aa14      	add	r2, sp, #80	; 0x50
 800b2e8:	a811      	add	r0, sp, #68	; 0x44
 800b2ea:	f003 f9fb 	bl	800e6e4 <__hexnan>
 800b2ee:	2805      	cmp	r0, #5
 800b2f0:	d126      	bne.n	800b340 <_strtod_l+0x380>
 800b2f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2f4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800b2f8:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b2fc:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b300:	e6a2      	b.n	800b048 <_strtod_l+0x88>
 800b302:	250a      	movs	r5, #10
 800b304:	fb05 250c 	mla	r5, r5, ip, r2
 800b308:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800b30c:	e7b9      	b.n	800b282 <_strtod_l+0x2c2>
 800b30e:	2a6e      	cmp	r2, #110	; 0x6e
 800b310:	e7db      	b.n	800b2ca <_strtod_l+0x30a>
 800b312:	4987      	ldr	r1, [pc, #540]	; (800b530 <_strtod_l+0x570>)
 800b314:	a811      	add	r0, sp, #68	; 0x44
 800b316:	f003 f9d1 	bl	800e6bc <__match>
 800b31a:	2800      	cmp	r0, #0
 800b31c:	f43f aeb1 	beq.w	800b082 <_strtod_l+0xc2>
 800b320:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b322:	4984      	ldr	r1, [pc, #528]	; (800b534 <_strtod_l+0x574>)
 800b324:	3b01      	subs	r3, #1
 800b326:	a811      	add	r0, sp, #68	; 0x44
 800b328:	9311      	str	r3, [sp, #68]	; 0x44
 800b32a:	f003 f9c7 	bl	800e6bc <__match>
 800b32e:	b910      	cbnz	r0, 800b336 <_strtod_l+0x376>
 800b330:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b332:	3301      	adds	r3, #1
 800b334:	9311      	str	r3, [sp, #68]	; 0x44
 800b336:	f8df 9210 	ldr.w	r9, [pc, #528]	; 800b548 <_strtod_l+0x588>
 800b33a:	f04f 0800 	mov.w	r8, #0
 800b33e:	e683      	b.n	800b048 <_strtod_l+0x88>
 800b340:	487d      	ldr	r0, [pc, #500]	; (800b538 <_strtod_l+0x578>)
 800b342:	f003 faa1 	bl	800e888 <nan>
 800b346:	ec59 8b10 	vmov	r8, r9, d0
 800b34a:	e67d      	b.n	800b048 <_strtod_l+0x88>
 800b34c:	1bea      	subs	r2, r5, r7
 800b34e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800b352:	9207      	str	r2, [sp, #28]
 800b354:	9a06      	ldr	r2, [sp, #24]
 800b356:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b35a:	2a00      	cmp	r2, #0
 800b35c:	bf08      	it	eq
 800b35e:	461a      	moveq	r2, r3
 800b360:	2b10      	cmp	r3, #16
 800b362:	9206      	str	r2, [sp, #24]
 800b364:	461a      	mov	r2, r3
 800b366:	bfa8      	it	ge
 800b368:	2210      	movge	r2, #16
 800b36a:	2b09      	cmp	r3, #9
 800b36c:	ec59 8b17 	vmov	r8, r9, d7
 800b370:	dd0c      	ble.n	800b38c <_strtod_l+0x3cc>
 800b372:	4972      	ldr	r1, [pc, #456]	; (800b53c <_strtod_l+0x57c>)
 800b374:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800b378:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800b37c:	ee06 aa90 	vmov	s13, sl
 800b380:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800b384:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b388:	ec59 8b16 	vmov	r8, r9, d6
 800b38c:	2b0f      	cmp	r3, #15
 800b38e:	dc36      	bgt.n	800b3fe <_strtod_l+0x43e>
 800b390:	9907      	ldr	r1, [sp, #28]
 800b392:	2900      	cmp	r1, #0
 800b394:	f43f ae58 	beq.w	800b048 <_strtod_l+0x88>
 800b398:	dd23      	ble.n	800b3e2 <_strtod_l+0x422>
 800b39a:	2916      	cmp	r1, #22
 800b39c:	dc0b      	bgt.n	800b3b6 <_strtod_l+0x3f6>
 800b39e:	4b67      	ldr	r3, [pc, #412]	; (800b53c <_strtod_l+0x57c>)
 800b3a0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b3a4:	ed93 7b00 	vldr	d7, [r3]
 800b3a8:	ec49 8b16 	vmov	d6, r8, r9
 800b3ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b3b0:	ec59 8b17 	vmov	r8, r9, d7
 800b3b4:	e648      	b.n	800b048 <_strtod_l+0x88>
 800b3b6:	9807      	ldr	r0, [sp, #28]
 800b3b8:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800b3bc:	4281      	cmp	r1, r0
 800b3be:	db1e      	blt.n	800b3fe <_strtod_l+0x43e>
 800b3c0:	4a5e      	ldr	r2, [pc, #376]	; (800b53c <_strtod_l+0x57c>)
 800b3c2:	f1c3 030f 	rsb	r3, r3, #15
 800b3c6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800b3ca:	ed91 7b00 	vldr	d7, [r1]
 800b3ce:	ec49 8b16 	vmov	d6, r8, r9
 800b3d2:	1ac3      	subs	r3, r0, r3
 800b3d4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800b3d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b3dc:	ed92 6b00 	vldr	d6, [r2]
 800b3e0:	e7e4      	b.n	800b3ac <_strtod_l+0x3ec>
 800b3e2:	9907      	ldr	r1, [sp, #28]
 800b3e4:	3116      	adds	r1, #22
 800b3e6:	db0a      	blt.n	800b3fe <_strtod_l+0x43e>
 800b3e8:	4b54      	ldr	r3, [pc, #336]	; (800b53c <_strtod_l+0x57c>)
 800b3ea:	1b7d      	subs	r5, r7, r5
 800b3ec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b3f0:	ed95 7b00 	vldr	d7, [r5]
 800b3f4:	ec49 8b16 	vmov	d6, r8, r9
 800b3f8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b3fc:	e7d8      	b.n	800b3b0 <_strtod_l+0x3f0>
 800b3fe:	9907      	ldr	r1, [sp, #28]
 800b400:	1a9a      	subs	r2, r3, r2
 800b402:	440a      	add	r2, r1
 800b404:	2a00      	cmp	r2, #0
 800b406:	dd6f      	ble.n	800b4e8 <_strtod_l+0x528>
 800b408:	f012 000f 	ands.w	r0, r2, #15
 800b40c:	d00a      	beq.n	800b424 <_strtod_l+0x464>
 800b40e:	494b      	ldr	r1, [pc, #300]	; (800b53c <_strtod_l+0x57c>)
 800b410:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b414:	ed91 7b00 	vldr	d7, [r1]
 800b418:	ec49 8b16 	vmov	d6, r8, r9
 800b41c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b420:	ec59 8b17 	vmov	r8, r9, d7
 800b424:	f032 020f 	bics.w	r2, r2, #15
 800b428:	d04f      	beq.n	800b4ca <_strtod_l+0x50a>
 800b42a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800b42e:	dd22      	ble.n	800b476 <_strtod_l+0x4b6>
 800b430:	2500      	movs	r5, #0
 800b432:	462e      	mov	r6, r5
 800b434:	9506      	str	r5, [sp, #24]
 800b436:	462f      	mov	r7, r5
 800b438:	2322      	movs	r3, #34	; 0x22
 800b43a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800b548 <_strtod_l+0x588>
 800b43e:	6023      	str	r3, [r4, #0]
 800b440:	f04f 0800 	mov.w	r8, #0
 800b444:	9b06      	ldr	r3, [sp, #24]
 800b446:	2b00      	cmp	r3, #0
 800b448:	f43f adfe 	beq.w	800b048 <_strtod_l+0x88>
 800b44c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b44e:	4620      	mov	r0, r4
 800b450:	f7fe fe1b 	bl	800a08a <_Bfree>
 800b454:	4639      	mov	r1, r7
 800b456:	4620      	mov	r0, r4
 800b458:	f7fe fe17 	bl	800a08a <_Bfree>
 800b45c:	4631      	mov	r1, r6
 800b45e:	4620      	mov	r0, r4
 800b460:	f7fe fe13 	bl	800a08a <_Bfree>
 800b464:	9906      	ldr	r1, [sp, #24]
 800b466:	4620      	mov	r0, r4
 800b468:	f7fe fe0f 	bl	800a08a <_Bfree>
 800b46c:	4629      	mov	r1, r5
 800b46e:	4620      	mov	r0, r4
 800b470:	f7fe fe0b 	bl	800a08a <_Bfree>
 800b474:	e5e8      	b.n	800b048 <_strtod_l+0x88>
 800b476:	2000      	movs	r0, #0
 800b478:	ec49 8b17 	vmov	d7, r8, r9
 800b47c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800b540 <_strtod_l+0x580>
 800b480:	1112      	asrs	r2, r2, #4
 800b482:	4601      	mov	r1, r0
 800b484:	2a01      	cmp	r2, #1
 800b486:	dc23      	bgt.n	800b4d0 <_strtod_l+0x510>
 800b488:	b108      	cbz	r0, 800b48e <_strtod_l+0x4ce>
 800b48a:	ec59 8b17 	vmov	r8, r9, d7
 800b48e:	4a2c      	ldr	r2, [pc, #176]	; (800b540 <_strtod_l+0x580>)
 800b490:	482c      	ldr	r0, [pc, #176]	; (800b544 <_strtod_l+0x584>)
 800b492:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b496:	ed92 7b00 	vldr	d7, [r2]
 800b49a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b49e:	ec49 8b16 	vmov	d6, r8, r9
 800b4a2:	4a29      	ldr	r2, [pc, #164]	; (800b548 <_strtod_l+0x588>)
 800b4a4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b4a8:	ee17 1a90 	vmov	r1, s15
 800b4ac:	400a      	ands	r2, r1
 800b4ae:	4282      	cmp	r2, r0
 800b4b0:	ec59 8b17 	vmov	r8, r9, d7
 800b4b4:	d8bc      	bhi.n	800b430 <_strtod_l+0x470>
 800b4b6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800b4ba:	4282      	cmp	r2, r0
 800b4bc:	bf86      	itte	hi
 800b4be:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800b54c <_strtod_l+0x58c>
 800b4c2:	f04f 38ff 	movhi.w	r8, #4294967295
 800b4c6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	9204      	str	r2, [sp, #16]
 800b4ce:	e078      	b.n	800b5c2 <_strtod_l+0x602>
 800b4d0:	07d6      	lsls	r6, r2, #31
 800b4d2:	d504      	bpl.n	800b4de <_strtod_l+0x51e>
 800b4d4:	ed9c 6b00 	vldr	d6, [ip]
 800b4d8:	2001      	movs	r0, #1
 800b4da:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b4de:	3101      	adds	r1, #1
 800b4e0:	1052      	asrs	r2, r2, #1
 800b4e2:	f10c 0c08 	add.w	ip, ip, #8
 800b4e6:	e7cd      	b.n	800b484 <_strtod_l+0x4c4>
 800b4e8:	d0ef      	beq.n	800b4ca <_strtod_l+0x50a>
 800b4ea:	4252      	negs	r2, r2
 800b4ec:	f012 000f 	ands.w	r0, r2, #15
 800b4f0:	d00a      	beq.n	800b508 <_strtod_l+0x548>
 800b4f2:	4912      	ldr	r1, [pc, #72]	; (800b53c <_strtod_l+0x57c>)
 800b4f4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b4f8:	ed91 7b00 	vldr	d7, [r1]
 800b4fc:	ec49 8b16 	vmov	d6, r8, r9
 800b500:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b504:	ec59 8b17 	vmov	r8, r9, d7
 800b508:	1112      	asrs	r2, r2, #4
 800b50a:	d0de      	beq.n	800b4ca <_strtod_l+0x50a>
 800b50c:	2a1f      	cmp	r2, #31
 800b50e:	dd1f      	ble.n	800b550 <_strtod_l+0x590>
 800b510:	2500      	movs	r5, #0
 800b512:	462e      	mov	r6, r5
 800b514:	9506      	str	r5, [sp, #24]
 800b516:	462f      	mov	r7, r5
 800b518:	2322      	movs	r3, #34	; 0x22
 800b51a:	f04f 0800 	mov.w	r8, #0
 800b51e:	f04f 0900 	mov.w	r9, #0
 800b522:	6023      	str	r3, [r4, #0]
 800b524:	e78e      	b.n	800b444 <_strtod_l+0x484>
 800b526:	bf00      	nop
 800b528:	0800ffae 	.word	0x0800ffae
 800b52c:	08010310 	.word	0x08010310
 800b530:	0800ffa6 	.word	0x0800ffa6
 800b534:	08010124 	.word	0x08010124
 800b538:	080103cb 	.word	0x080103cb
 800b53c:	08010228 	.word	0x08010228
 800b540:	08010200 	.word	0x08010200
 800b544:	7ca00000 	.word	0x7ca00000
 800b548:	7ff00000 	.word	0x7ff00000
 800b54c:	7fefffff 	.word	0x7fefffff
 800b550:	f012 0110 	ands.w	r1, r2, #16
 800b554:	bf18      	it	ne
 800b556:	216a      	movne	r1, #106	; 0x6a
 800b558:	9104      	str	r1, [sp, #16]
 800b55a:	ec49 8b17 	vmov	d7, r8, r9
 800b55e:	49be      	ldr	r1, [pc, #760]	; (800b858 <_strtod_l+0x898>)
 800b560:	2000      	movs	r0, #0
 800b562:	07d6      	lsls	r6, r2, #31
 800b564:	d504      	bpl.n	800b570 <_strtod_l+0x5b0>
 800b566:	ed91 6b00 	vldr	d6, [r1]
 800b56a:	2001      	movs	r0, #1
 800b56c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b570:	1052      	asrs	r2, r2, #1
 800b572:	f101 0108 	add.w	r1, r1, #8
 800b576:	d1f4      	bne.n	800b562 <_strtod_l+0x5a2>
 800b578:	b108      	cbz	r0, 800b57e <_strtod_l+0x5be>
 800b57a:	ec59 8b17 	vmov	r8, r9, d7
 800b57e:	9a04      	ldr	r2, [sp, #16]
 800b580:	b1c2      	cbz	r2, 800b5b4 <_strtod_l+0x5f4>
 800b582:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800b586:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800b58a:	2a00      	cmp	r2, #0
 800b58c:	4648      	mov	r0, r9
 800b58e:	dd11      	ble.n	800b5b4 <_strtod_l+0x5f4>
 800b590:	2a1f      	cmp	r2, #31
 800b592:	f340 812e 	ble.w	800b7f2 <_strtod_l+0x832>
 800b596:	2a34      	cmp	r2, #52	; 0x34
 800b598:	bfde      	ittt	le
 800b59a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800b59e:	f04f 32ff 	movle.w	r2, #4294967295
 800b5a2:	fa02 f101 	lslle.w	r1, r2, r1
 800b5a6:	f04f 0800 	mov.w	r8, #0
 800b5aa:	bfcc      	ite	gt
 800b5ac:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b5b0:	ea01 0900 	andle.w	r9, r1, r0
 800b5b4:	ec49 8b17 	vmov	d7, r8, r9
 800b5b8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b5bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5c0:	d0a6      	beq.n	800b510 <_strtod_l+0x550>
 800b5c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5c4:	9200      	str	r2, [sp, #0]
 800b5c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b5c8:	9a06      	ldr	r2, [sp, #24]
 800b5ca:	4620      	mov	r0, r4
 800b5cc:	f7fe fdac 	bl	800a128 <__s2b>
 800b5d0:	9006      	str	r0, [sp, #24]
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	f43f af2c 	beq.w	800b430 <_strtod_l+0x470>
 800b5d8:	9b07      	ldr	r3, [sp, #28]
 800b5da:	1b7d      	subs	r5, r7, r5
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	bfb4      	ite	lt
 800b5e0:	462b      	movlt	r3, r5
 800b5e2:	2300      	movge	r3, #0
 800b5e4:	9309      	str	r3, [sp, #36]	; 0x24
 800b5e6:	9b07      	ldr	r3, [sp, #28]
 800b5e8:	ed9f 9b93 	vldr	d9, [pc, #588]	; 800b838 <_strtod_l+0x878>
 800b5ec:	ed9f ab94 	vldr	d10, [pc, #592]	; 800b840 <_strtod_l+0x880>
 800b5f0:	ed9f bb95 	vldr	d11, [pc, #596]	; 800b848 <_strtod_l+0x888>
 800b5f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b5f8:	2500      	movs	r5, #0
 800b5fa:	930c      	str	r3, [sp, #48]	; 0x30
 800b5fc:	462e      	mov	r6, r5
 800b5fe:	9b06      	ldr	r3, [sp, #24]
 800b600:	4620      	mov	r0, r4
 800b602:	6859      	ldr	r1, [r3, #4]
 800b604:	f7fe fd1c 	bl	800a040 <_Balloc>
 800b608:	4607      	mov	r7, r0
 800b60a:	2800      	cmp	r0, #0
 800b60c:	f43f af14 	beq.w	800b438 <_strtod_l+0x478>
 800b610:	9b06      	ldr	r3, [sp, #24]
 800b612:	691a      	ldr	r2, [r3, #16]
 800b614:	3202      	adds	r2, #2
 800b616:	f103 010c 	add.w	r1, r3, #12
 800b61a:	0092      	lsls	r2, r2, #2
 800b61c:	300c      	adds	r0, #12
 800b61e:	f7fe fcdb 	bl	8009fd8 <memcpy>
 800b622:	ec49 8b10 	vmov	d0, r8, r9
 800b626:	aa14      	add	r2, sp, #80	; 0x50
 800b628:	a913      	add	r1, sp, #76	; 0x4c
 800b62a:	4620      	mov	r0, r4
 800b62c:	f7ff f8a8 	bl	800a780 <__d2b>
 800b630:	ec49 8b18 	vmov	d8, r8, r9
 800b634:	9012      	str	r0, [sp, #72]	; 0x48
 800b636:	2800      	cmp	r0, #0
 800b638:	f43f aefe 	beq.w	800b438 <_strtod_l+0x478>
 800b63c:	2101      	movs	r1, #1
 800b63e:	4620      	mov	r0, r4
 800b640:	f7fe fe0c 	bl	800a25c <__i2b>
 800b644:	4606      	mov	r6, r0
 800b646:	2800      	cmp	r0, #0
 800b648:	f43f aef6 	beq.w	800b438 <_strtod_l+0x478>
 800b64c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b64e:	9914      	ldr	r1, [sp, #80]	; 0x50
 800b650:	2b00      	cmp	r3, #0
 800b652:	bfab      	itete	ge
 800b654:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800b656:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800b658:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800b65c:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800b660:	bfac      	ite	ge
 800b662:	eb03 0b02 	addge.w	fp, r3, r2
 800b666:	eba2 0a03 	sublt.w	sl, r2, r3
 800b66a:	9a04      	ldr	r2, [sp, #16]
 800b66c:	1a9b      	subs	r3, r3, r2
 800b66e:	440b      	add	r3, r1
 800b670:	4a7a      	ldr	r2, [pc, #488]	; (800b85c <_strtod_l+0x89c>)
 800b672:	3b01      	subs	r3, #1
 800b674:	4293      	cmp	r3, r2
 800b676:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800b67a:	f280 80cd 	bge.w	800b818 <_strtod_l+0x858>
 800b67e:	1ad2      	subs	r2, r2, r3
 800b680:	2a1f      	cmp	r2, #31
 800b682:	eba1 0102 	sub.w	r1, r1, r2
 800b686:	f04f 0001 	mov.w	r0, #1
 800b68a:	f300 80b9 	bgt.w	800b800 <_strtod_l+0x840>
 800b68e:	fa00 f302 	lsl.w	r3, r0, r2
 800b692:	930b      	str	r3, [sp, #44]	; 0x2c
 800b694:	2300      	movs	r3, #0
 800b696:	930a      	str	r3, [sp, #40]	; 0x28
 800b698:	eb0b 0301 	add.w	r3, fp, r1
 800b69c:	9a04      	ldr	r2, [sp, #16]
 800b69e:	459b      	cmp	fp, r3
 800b6a0:	448a      	add	sl, r1
 800b6a2:	4492      	add	sl, r2
 800b6a4:	465a      	mov	r2, fp
 800b6a6:	bfa8      	it	ge
 800b6a8:	461a      	movge	r2, r3
 800b6aa:	4552      	cmp	r2, sl
 800b6ac:	bfa8      	it	ge
 800b6ae:	4652      	movge	r2, sl
 800b6b0:	2a00      	cmp	r2, #0
 800b6b2:	bfc2      	ittt	gt
 800b6b4:	1a9b      	subgt	r3, r3, r2
 800b6b6:	ebaa 0a02 	subgt.w	sl, sl, r2
 800b6ba:	ebab 0b02 	subgt.w	fp, fp, r2
 800b6be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6c0:	2a00      	cmp	r2, #0
 800b6c2:	dd18      	ble.n	800b6f6 <_strtod_l+0x736>
 800b6c4:	4631      	mov	r1, r6
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b6ca:	f7fe fe87 	bl	800a3dc <__pow5mult>
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f43f aeb1 	beq.w	800b438 <_strtod_l+0x478>
 800b6d6:	4601      	mov	r1, r0
 800b6d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b6da:	4620      	mov	r0, r4
 800b6dc:	f7fe fdd4 	bl	800a288 <__multiply>
 800b6e0:	900e      	str	r0, [sp, #56]	; 0x38
 800b6e2:	2800      	cmp	r0, #0
 800b6e4:	f43f aea8 	beq.w	800b438 <_strtod_l+0x478>
 800b6e8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	f7fe fccd 	bl	800a08a <_Bfree>
 800b6f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b6f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6f4:	9212      	str	r2, [sp, #72]	; 0x48
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	f300 8093 	bgt.w	800b822 <_strtod_l+0x862>
 800b6fc:	9b07      	ldr	r3, [sp, #28]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	dd08      	ble.n	800b714 <_strtod_l+0x754>
 800b702:	4639      	mov	r1, r7
 800b704:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b706:	4620      	mov	r0, r4
 800b708:	f7fe fe68 	bl	800a3dc <__pow5mult>
 800b70c:	4607      	mov	r7, r0
 800b70e:	2800      	cmp	r0, #0
 800b710:	f43f ae92 	beq.w	800b438 <_strtod_l+0x478>
 800b714:	f1ba 0f00 	cmp.w	sl, #0
 800b718:	dd08      	ble.n	800b72c <_strtod_l+0x76c>
 800b71a:	4639      	mov	r1, r7
 800b71c:	4652      	mov	r2, sl
 800b71e:	4620      	mov	r0, r4
 800b720:	f7fe fe9c 	bl	800a45c <__lshift>
 800b724:	4607      	mov	r7, r0
 800b726:	2800      	cmp	r0, #0
 800b728:	f43f ae86 	beq.w	800b438 <_strtod_l+0x478>
 800b72c:	f1bb 0f00 	cmp.w	fp, #0
 800b730:	dd08      	ble.n	800b744 <_strtod_l+0x784>
 800b732:	4631      	mov	r1, r6
 800b734:	465a      	mov	r2, fp
 800b736:	4620      	mov	r0, r4
 800b738:	f7fe fe90 	bl	800a45c <__lshift>
 800b73c:	4606      	mov	r6, r0
 800b73e:	2800      	cmp	r0, #0
 800b740:	f43f ae7a 	beq.w	800b438 <_strtod_l+0x478>
 800b744:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b746:	463a      	mov	r2, r7
 800b748:	4620      	mov	r0, r4
 800b74a:	f7fe ff13 	bl	800a574 <__mdiff>
 800b74e:	4605      	mov	r5, r0
 800b750:	2800      	cmp	r0, #0
 800b752:	f43f ae71 	beq.w	800b438 <_strtod_l+0x478>
 800b756:	2300      	movs	r3, #0
 800b758:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800b75c:	60c3      	str	r3, [r0, #12]
 800b75e:	4631      	mov	r1, r6
 800b760:	f7fe feec 	bl	800a53c <__mcmp>
 800b764:	2800      	cmp	r0, #0
 800b766:	da7d      	bge.n	800b864 <_strtod_l+0x8a4>
 800b768:	ea5a 0308 	orrs.w	r3, sl, r8
 800b76c:	f040 80a3 	bne.w	800b8b6 <_strtod_l+0x8f6>
 800b770:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b774:	2b00      	cmp	r3, #0
 800b776:	f040 809e 	bne.w	800b8b6 <_strtod_l+0x8f6>
 800b77a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b77e:	0d1b      	lsrs	r3, r3, #20
 800b780:	051b      	lsls	r3, r3, #20
 800b782:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b786:	f240 8096 	bls.w	800b8b6 <_strtod_l+0x8f6>
 800b78a:	696b      	ldr	r3, [r5, #20]
 800b78c:	b91b      	cbnz	r3, 800b796 <_strtod_l+0x7d6>
 800b78e:	692b      	ldr	r3, [r5, #16]
 800b790:	2b01      	cmp	r3, #1
 800b792:	f340 8090 	ble.w	800b8b6 <_strtod_l+0x8f6>
 800b796:	4629      	mov	r1, r5
 800b798:	2201      	movs	r2, #1
 800b79a:	4620      	mov	r0, r4
 800b79c:	f7fe fe5e 	bl	800a45c <__lshift>
 800b7a0:	4631      	mov	r1, r6
 800b7a2:	4605      	mov	r5, r0
 800b7a4:	f7fe feca 	bl	800a53c <__mcmp>
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	f340 8084 	ble.w	800b8b6 <_strtod_l+0x8f6>
 800b7ae:	9904      	ldr	r1, [sp, #16]
 800b7b0:	4a2b      	ldr	r2, [pc, #172]	; (800b860 <_strtod_l+0x8a0>)
 800b7b2:	464b      	mov	r3, r9
 800b7b4:	2900      	cmp	r1, #0
 800b7b6:	f000 809d 	beq.w	800b8f4 <_strtod_l+0x934>
 800b7ba:	ea02 0109 	and.w	r1, r2, r9
 800b7be:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b7c2:	f300 8097 	bgt.w	800b8f4 <_strtod_l+0x934>
 800b7c6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b7ca:	f77f aea5 	ble.w	800b518 <_strtod_l+0x558>
 800b7ce:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800b850 <_strtod_l+0x890>
 800b7d2:	ec49 8b16 	vmov	d6, r8, r9
 800b7d6:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b7da:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b7de:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b7e2:	4313      	orrs	r3, r2
 800b7e4:	bf08      	it	eq
 800b7e6:	2322      	moveq	r3, #34	; 0x22
 800b7e8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b7ec:	bf08      	it	eq
 800b7ee:	6023      	streq	r3, [r4, #0]
 800b7f0:	e62c      	b.n	800b44c <_strtod_l+0x48c>
 800b7f2:	f04f 31ff 	mov.w	r1, #4294967295
 800b7f6:	fa01 f202 	lsl.w	r2, r1, r2
 800b7fa:	ea02 0808 	and.w	r8, r2, r8
 800b7fe:	e6d9      	b.n	800b5b4 <_strtod_l+0x5f4>
 800b800:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800b804:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800b808:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800b80c:	33e2      	adds	r3, #226	; 0xe2
 800b80e:	fa00 f303 	lsl.w	r3, r0, r3
 800b812:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800b816:	e73f      	b.n	800b698 <_strtod_l+0x6d8>
 800b818:	2200      	movs	r2, #0
 800b81a:	2301      	movs	r3, #1
 800b81c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b820:	e73a      	b.n	800b698 <_strtod_l+0x6d8>
 800b822:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b824:	461a      	mov	r2, r3
 800b826:	4620      	mov	r0, r4
 800b828:	f7fe fe18 	bl	800a45c <__lshift>
 800b82c:	9012      	str	r0, [sp, #72]	; 0x48
 800b82e:	2800      	cmp	r0, #0
 800b830:	f47f af64 	bne.w	800b6fc <_strtod_l+0x73c>
 800b834:	e600      	b.n	800b438 <_strtod_l+0x478>
 800b836:	bf00      	nop
 800b838:	94a03595 	.word	0x94a03595
 800b83c:	3fcfffff 	.word	0x3fcfffff
 800b840:	94a03595 	.word	0x94a03595
 800b844:	3fdfffff 	.word	0x3fdfffff
 800b848:	35afe535 	.word	0x35afe535
 800b84c:	3fe00000 	.word	0x3fe00000
 800b850:	00000000 	.word	0x00000000
 800b854:	39500000 	.word	0x39500000
 800b858:	08010328 	.word	0x08010328
 800b85c:	fffffc02 	.word	0xfffffc02
 800b860:	7ff00000 	.word	0x7ff00000
 800b864:	46cb      	mov	fp, r9
 800b866:	d15f      	bne.n	800b928 <_strtod_l+0x968>
 800b868:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b86c:	f1ba 0f00 	cmp.w	sl, #0
 800b870:	d02a      	beq.n	800b8c8 <_strtod_l+0x908>
 800b872:	4aa7      	ldr	r2, [pc, #668]	; (800bb10 <_strtod_l+0xb50>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d12b      	bne.n	800b8d0 <_strtod_l+0x910>
 800b878:	9b04      	ldr	r3, [sp, #16]
 800b87a:	4642      	mov	r2, r8
 800b87c:	b1fb      	cbz	r3, 800b8be <_strtod_l+0x8fe>
 800b87e:	4ba5      	ldr	r3, [pc, #660]	; (800bb14 <_strtod_l+0xb54>)
 800b880:	ea09 0303 	and.w	r3, r9, r3
 800b884:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b888:	f04f 31ff 	mov.w	r1, #4294967295
 800b88c:	d81a      	bhi.n	800b8c4 <_strtod_l+0x904>
 800b88e:	0d1b      	lsrs	r3, r3, #20
 800b890:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b894:	fa01 f303 	lsl.w	r3, r1, r3
 800b898:	429a      	cmp	r2, r3
 800b89a:	d119      	bne.n	800b8d0 <_strtod_l+0x910>
 800b89c:	4b9e      	ldr	r3, [pc, #632]	; (800bb18 <_strtod_l+0xb58>)
 800b89e:	459b      	cmp	fp, r3
 800b8a0:	d102      	bne.n	800b8a8 <_strtod_l+0x8e8>
 800b8a2:	3201      	adds	r2, #1
 800b8a4:	f43f adc8 	beq.w	800b438 <_strtod_l+0x478>
 800b8a8:	4b9a      	ldr	r3, [pc, #616]	; (800bb14 <_strtod_l+0xb54>)
 800b8aa:	ea0b 0303 	and.w	r3, fp, r3
 800b8ae:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b8b2:	f04f 0800 	mov.w	r8, #0
 800b8b6:	9b04      	ldr	r3, [sp, #16]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d188      	bne.n	800b7ce <_strtod_l+0x80e>
 800b8bc:	e5c6      	b.n	800b44c <_strtod_l+0x48c>
 800b8be:	f04f 33ff 	mov.w	r3, #4294967295
 800b8c2:	e7e9      	b.n	800b898 <_strtod_l+0x8d8>
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	e7e7      	b.n	800b898 <_strtod_l+0x8d8>
 800b8c8:	ea53 0308 	orrs.w	r3, r3, r8
 800b8cc:	f43f af6f 	beq.w	800b7ae <_strtod_l+0x7ee>
 800b8d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8d2:	b1cb      	cbz	r3, 800b908 <_strtod_l+0x948>
 800b8d4:	ea13 0f0b 	tst.w	r3, fp
 800b8d8:	d0ed      	beq.n	800b8b6 <_strtod_l+0x8f6>
 800b8da:	9a04      	ldr	r2, [sp, #16]
 800b8dc:	4640      	mov	r0, r8
 800b8de:	4649      	mov	r1, r9
 800b8e0:	f1ba 0f00 	cmp.w	sl, #0
 800b8e4:	d014      	beq.n	800b910 <_strtod_l+0x950>
 800b8e6:	f7ff fb4f 	bl	800af88 <sulp>
 800b8ea:	ee38 7b00 	vadd.f64	d7, d8, d0
 800b8ee:	ec59 8b17 	vmov	r8, r9, d7
 800b8f2:	e7e0      	b.n	800b8b6 <_strtod_l+0x8f6>
 800b8f4:	4013      	ands	r3, r2
 800b8f6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b8fa:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b8fe:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b902:	f04f 38ff 	mov.w	r8, #4294967295
 800b906:	e7d6      	b.n	800b8b6 <_strtod_l+0x8f6>
 800b908:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b90a:	ea13 0f08 	tst.w	r3, r8
 800b90e:	e7e3      	b.n	800b8d8 <_strtod_l+0x918>
 800b910:	f7ff fb3a 	bl	800af88 <sulp>
 800b914:	ee38 0b40 	vsub.f64	d0, d8, d0
 800b918:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800b91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b920:	ec59 8b10 	vmov	r8, r9, d0
 800b924:	d1c7      	bne.n	800b8b6 <_strtod_l+0x8f6>
 800b926:	e5f7      	b.n	800b518 <_strtod_l+0x558>
 800b928:	4631      	mov	r1, r6
 800b92a:	4628      	mov	r0, r5
 800b92c:	f7fe ff84 	bl	800a838 <__ratio>
 800b930:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800b934:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b93c:	d865      	bhi.n	800ba0a <_strtod_l+0xa4a>
 800b93e:	f1ba 0f00 	cmp.w	sl, #0
 800b942:	d042      	beq.n	800b9ca <_strtod_l+0xa0a>
 800b944:	4b75      	ldr	r3, [pc, #468]	; (800bb1c <_strtod_l+0xb5c>)
 800b946:	2200      	movs	r2, #0
 800b948:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800b94c:	4871      	ldr	r0, [pc, #452]	; (800bb14 <_strtod_l+0xb54>)
 800b94e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800bb28 <_strtod_l+0xb68>
 800b952:	ea0b 0100 	and.w	r1, fp, r0
 800b956:	4561      	cmp	r1, ip
 800b958:	f040 808e 	bne.w	800ba78 <_strtod_l+0xab8>
 800b95c:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800b960:	ec49 8b10 	vmov	d0, r8, r9
 800b964:	ec43 2b1c 	vmov	d12, r2, r3
 800b968:	910a      	str	r1, [sp, #40]	; 0x28
 800b96a:	f7fe fe8d 	bl	800a688 <__ulp>
 800b96e:	ec49 8b1e 	vmov	d14, r8, r9
 800b972:	4868      	ldr	r0, [pc, #416]	; (800bb14 <_strtod_l+0xb54>)
 800b974:	eeac eb00 	vfma.f64	d14, d12, d0
 800b978:	ee1e 3a90 	vmov	r3, s29
 800b97c:	4a68      	ldr	r2, [pc, #416]	; (800bb20 <_strtod_l+0xb60>)
 800b97e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b980:	4018      	ands	r0, r3
 800b982:	4290      	cmp	r0, r2
 800b984:	ec59 8b1e 	vmov	r8, r9, d14
 800b988:	d94e      	bls.n	800ba28 <_strtod_l+0xa68>
 800b98a:	ee18 3a90 	vmov	r3, s17
 800b98e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b992:	4293      	cmp	r3, r2
 800b994:	d104      	bne.n	800b9a0 <_strtod_l+0x9e0>
 800b996:	ee18 3a10 	vmov	r3, s16
 800b99a:	3301      	adds	r3, #1
 800b99c:	f43f ad4c 	beq.w	800b438 <_strtod_l+0x478>
 800b9a0:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800bb18 <_strtod_l+0xb58>
 800b9a4:	f04f 38ff 	mov.w	r8, #4294967295
 800b9a8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	f7fe fb6d 	bl	800a08a <_Bfree>
 800b9b0:	4639      	mov	r1, r7
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f7fe fb69 	bl	800a08a <_Bfree>
 800b9b8:	4631      	mov	r1, r6
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f7fe fb65 	bl	800a08a <_Bfree>
 800b9c0:	4629      	mov	r1, r5
 800b9c2:	4620      	mov	r0, r4
 800b9c4:	f7fe fb61 	bl	800a08a <_Bfree>
 800b9c8:	e619      	b.n	800b5fe <_strtod_l+0x63e>
 800b9ca:	f1b8 0f00 	cmp.w	r8, #0
 800b9ce:	d112      	bne.n	800b9f6 <_strtod_l+0xa36>
 800b9d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b9d4:	b9b3      	cbnz	r3, 800ba04 <_strtod_l+0xa44>
 800b9d6:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800b9da:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9e2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800b9e6:	bf58      	it	pl
 800b9e8:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800b9ec:	eeb1 7b4d 	vneg.f64	d7, d13
 800b9f0:	ec53 2b17 	vmov	r2, r3, d7
 800b9f4:	e7aa      	b.n	800b94c <_strtod_l+0x98c>
 800b9f6:	f1b8 0f01 	cmp.w	r8, #1
 800b9fa:	d103      	bne.n	800ba04 <_strtod_l+0xa44>
 800b9fc:	f1b9 0f00 	cmp.w	r9, #0
 800ba00:	f43f ad8a 	beq.w	800b518 <_strtod_l+0x558>
 800ba04:	4b47      	ldr	r3, [pc, #284]	; (800bb24 <_strtod_l+0xb64>)
 800ba06:	2200      	movs	r2, #0
 800ba08:	e79e      	b.n	800b948 <_strtod_l+0x988>
 800ba0a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800ba0e:	ee20 db0d 	vmul.f64	d13, d0, d13
 800ba12:	f1ba 0f00 	cmp.w	sl, #0
 800ba16:	d104      	bne.n	800ba22 <_strtod_l+0xa62>
 800ba18:	eeb1 7b4d 	vneg.f64	d7, d13
 800ba1c:	ec53 2b17 	vmov	r2, r3, d7
 800ba20:	e794      	b.n	800b94c <_strtod_l+0x98c>
 800ba22:	eeb0 7b4d 	vmov.f64	d7, d13
 800ba26:	e7f9      	b.n	800ba1c <_strtod_l+0xa5c>
 800ba28:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800ba2c:	9b04      	ldr	r3, [sp, #16]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d1ba      	bne.n	800b9a8 <_strtod_l+0x9e8>
 800ba32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ba36:	0d1b      	lsrs	r3, r3, #20
 800ba38:	051b      	lsls	r3, r3, #20
 800ba3a:	4299      	cmp	r1, r3
 800ba3c:	d1b4      	bne.n	800b9a8 <_strtod_l+0x9e8>
 800ba3e:	ec51 0b1d 	vmov	r0, r1, d13
 800ba42:	f7f4 fe29 	bl	8000698 <__aeabi_d2lz>
 800ba46:	f7f4 fde1 	bl	800060c <__aeabi_l2d>
 800ba4a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba4e:	ec41 0b17 	vmov	d7, r0, r1
 800ba52:	ea43 0308 	orr.w	r3, r3, r8
 800ba56:	ea53 030a 	orrs.w	r3, r3, sl
 800ba5a:	ee3d db47 	vsub.f64	d13, d13, d7
 800ba5e:	d03c      	beq.n	800bada <_strtod_l+0xb1a>
 800ba60:	eeb4 dbca 	vcmpe.f64	d13, d10
 800ba64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba68:	f53f acf0 	bmi.w	800b44c <_strtod_l+0x48c>
 800ba6c:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800ba70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba74:	dd98      	ble.n	800b9a8 <_strtod_l+0x9e8>
 800ba76:	e4e9      	b.n	800b44c <_strtod_l+0x48c>
 800ba78:	9804      	ldr	r0, [sp, #16]
 800ba7a:	b1f0      	cbz	r0, 800baba <_strtod_l+0xafa>
 800ba7c:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800ba80:	d81b      	bhi.n	800baba <_strtod_l+0xafa>
 800ba82:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800bb08 <_strtod_l+0xb48>
 800ba86:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800ba8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba8e:	d811      	bhi.n	800bab4 <_strtod_l+0xaf4>
 800ba90:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800ba94:	ee1d 3a10 	vmov	r3, s26
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	bf38      	it	cc
 800ba9c:	2301      	movcc	r3, #1
 800ba9e:	ee0d 3a10 	vmov	s26, r3
 800baa2:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800baa6:	f1ba 0f00 	cmp.w	sl, #0
 800baaa:	d113      	bne.n	800bad4 <_strtod_l+0xb14>
 800baac:	eeb1 7b4d 	vneg.f64	d7, d13
 800bab0:	ec53 2b17 	vmov	r2, r3, d7
 800bab4:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800bab8:	1a43      	subs	r3, r0, r1
 800baba:	eeb0 0b48 	vmov.f64	d0, d8
 800babe:	ec43 2b1c 	vmov	d12, r2, r3
 800bac2:	910a      	str	r1, [sp, #40]	; 0x28
 800bac4:	f7fe fde0 	bl	800a688 <__ulp>
 800bac8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800baca:	eeac 8b00 	vfma.f64	d8, d12, d0
 800bace:	ec59 8b18 	vmov	r8, r9, d8
 800bad2:	e7ab      	b.n	800ba2c <_strtod_l+0xa6c>
 800bad4:	eeb0 7b4d 	vmov.f64	d7, d13
 800bad8:	e7ea      	b.n	800bab0 <_strtod_l+0xaf0>
 800bada:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800bade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bae2:	f57f af61 	bpl.w	800b9a8 <_strtod_l+0x9e8>
 800bae6:	e4b1      	b.n	800b44c <_strtod_l+0x48c>
 800bae8:	2300      	movs	r3, #0
 800baea:	9308      	str	r3, [sp, #32]
 800baec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800baee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800baf0:	6013      	str	r3, [r2, #0]
 800baf2:	f7ff baad 	b.w	800b050 <_strtod_l+0x90>
 800baf6:	2a65      	cmp	r2, #101	; 0x65
 800baf8:	f43f ab9f 	beq.w	800b23a <_strtod_l+0x27a>
 800bafc:	2a45      	cmp	r2, #69	; 0x45
 800bafe:	f43f ab9c 	beq.w	800b23a <_strtod_l+0x27a>
 800bb02:	2101      	movs	r1, #1
 800bb04:	f7ff bbd4 	b.w	800b2b0 <_strtod_l+0x2f0>
 800bb08:	ffc00000 	.word	0xffc00000
 800bb0c:	41dfffff 	.word	0x41dfffff
 800bb10:	000fffff 	.word	0x000fffff
 800bb14:	7ff00000 	.word	0x7ff00000
 800bb18:	7fefffff 	.word	0x7fefffff
 800bb1c:	3ff00000 	.word	0x3ff00000
 800bb20:	7c9fffff 	.word	0x7c9fffff
 800bb24:	bff00000 	.word	0xbff00000
 800bb28:	7fe00000 	.word	0x7fe00000

0800bb2c <_strtod_r>:
 800bb2c:	4b01      	ldr	r3, [pc, #4]	; (800bb34 <_strtod_r+0x8>)
 800bb2e:	f7ff ba47 	b.w	800afc0 <_strtod_l>
 800bb32:	bf00      	nop
 800bb34:	2000043c 	.word	0x2000043c

0800bb38 <_strtoll_l.constprop.0>:
 800bb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb3c:	b085      	sub	sp, #20
 800bb3e:	4688      	mov	r8, r1
 800bb40:	9201      	str	r2, [sp, #4]
 800bb42:	4a47      	ldr	r2, [pc, #284]	; (800bc60 <_strtoll_l.constprop.0+0x128>)
 800bb44:	9003      	str	r0, [sp, #12]
 800bb46:	461e      	mov	r6, r3
 800bb48:	460d      	mov	r5, r1
 800bb4a:	462b      	mov	r3, r5
 800bb4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb50:	5ca7      	ldrb	r7, [r4, r2]
 800bb52:	f017 0708 	ands.w	r7, r7, #8
 800bb56:	d1f8      	bne.n	800bb4a <_strtoll_l.constprop.0+0x12>
 800bb58:	2c2d      	cmp	r4, #45	; 0x2d
 800bb5a:	d147      	bne.n	800bbec <_strtoll_l.constprop.0+0xb4>
 800bb5c:	782c      	ldrb	r4, [r5, #0]
 800bb5e:	2701      	movs	r7, #1
 800bb60:	1c9d      	adds	r5, r3, #2
 800bb62:	2e00      	cmp	r6, #0
 800bb64:	d077      	beq.n	800bc56 <_strtoll_l.constprop.0+0x11e>
 800bb66:	2e10      	cmp	r6, #16
 800bb68:	d109      	bne.n	800bb7e <_strtoll_l.constprop.0+0x46>
 800bb6a:	2c30      	cmp	r4, #48	; 0x30
 800bb6c:	d107      	bne.n	800bb7e <_strtoll_l.constprop.0+0x46>
 800bb6e:	782b      	ldrb	r3, [r5, #0]
 800bb70:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bb74:	2b58      	cmp	r3, #88	; 0x58
 800bb76:	d169      	bne.n	800bc4c <_strtoll_l.constprop.0+0x114>
 800bb78:	786c      	ldrb	r4, [r5, #1]
 800bb7a:	2610      	movs	r6, #16
 800bb7c:	3502      	adds	r5, #2
 800bb7e:	f107 4a00 	add.w	sl, r7, #2147483648	; 0x80000000
 800bb82:	f107 3bff 	add.w	fp, r7, #4294967295
 800bb86:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb8a:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800bb8e:	4632      	mov	r2, r6
 800bb90:	464b      	mov	r3, r9
 800bb92:	4658      	mov	r0, fp
 800bb94:	4651      	mov	r1, sl
 800bb96:	f7f4 fd67 	bl	8000668 <__aeabi_uldivmod>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	9202      	str	r2, [sp, #8]
 800bb9e:	468c      	mov	ip, r1
 800bba0:	4602      	mov	r2, r0
 800bba2:	4619      	mov	r1, r3
 800bba4:	4618      	mov	r0, r3
 800bba6:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800bbaa:	f1be 0f09 	cmp.w	lr, #9
 800bbae:	d822      	bhi.n	800bbf6 <_strtoll_l.constprop.0+0xbe>
 800bbb0:	4674      	mov	r4, lr
 800bbb2:	42a6      	cmp	r6, r4
 800bbb4:	dd30      	ble.n	800bc18 <_strtoll_l.constprop.0+0xe0>
 800bbb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbba:	d014      	beq.n	800bbe6 <_strtoll_l.constprop.0+0xae>
 800bbbc:	4282      	cmp	r2, r0
 800bbbe:	eb7c 0301 	sbcs.w	r3, ip, r1
 800bbc2:	d326      	bcc.n	800bc12 <_strtoll_l.constprop.0+0xda>
 800bbc4:	458c      	cmp	ip, r1
 800bbc6:	bf08      	it	eq
 800bbc8:	4282      	cmpeq	r2, r0
 800bbca:	d102      	bne.n	800bbd2 <_strtoll_l.constprop.0+0x9a>
 800bbcc:	9b02      	ldr	r3, [sp, #8]
 800bbce:	42a3      	cmp	r3, r4
 800bbd0:	db1f      	blt.n	800bc12 <_strtoll_l.constprop.0+0xda>
 800bbd2:	4371      	muls	r1, r6
 800bbd4:	fb00 1109 	mla	r1, r0, r9, r1
 800bbd8:	fba6 0300 	umull	r0, r3, r6, r0
 800bbdc:	4419      	add	r1, r3
 800bbde:	1820      	adds	r0, r4, r0
 800bbe0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bbea:	e7dc      	b.n	800bba6 <_strtoll_l.constprop.0+0x6e>
 800bbec:	2c2b      	cmp	r4, #43	; 0x2b
 800bbee:	bf04      	itt	eq
 800bbf0:	782c      	ldrbeq	r4, [r5, #0]
 800bbf2:	1c9d      	addeq	r5, r3, #2
 800bbf4:	e7b5      	b.n	800bb62 <_strtoll_l.constprop.0+0x2a>
 800bbf6:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800bbfa:	f1be 0f19 	cmp.w	lr, #25
 800bbfe:	d801      	bhi.n	800bc04 <_strtoll_l.constprop.0+0xcc>
 800bc00:	3c37      	subs	r4, #55	; 0x37
 800bc02:	e7d6      	b.n	800bbb2 <_strtoll_l.constprop.0+0x7a>
 800bc04:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800bc08:	f1be 0f19 	cmp.w	lr, #25
 800bc0c:	d804      	bhi.n	800bc18 <_strtoll_l.constprop.0+0xe0>
 800bc0e:	3c57      	subs	r4, #87	; 0x57
 800bc10:	e7cf      	b.n	800bbb2 <_strtoll_l.constprop.0+0x7a>
 800bc12:	f04f 33ff 	mov.w	r3, #4294967295
 800bc16:	e7e6      	b.n	800bbe6 <_strtoll_l.constprop.0+0xae>
 800bc18:	1c5a      	adds	r2, r3, #1
 800bc1a:	d109      	bne.n	800bc30 <_strtoll_l.constprop.0+0xf8>
 800bc1c:	9a03      	ldr	r2, [sp, #12]
 800bc1e:	2322      	movs	r3, #34	; 0x22
 800bc20:	6013      	str	r3, [r2, #0]
 800bc22:	9b01      	ldr	r3, [sp, #4]
 800bc24:	4658      	mov	r0, fp
 800bc26:	4651      	mov	r1, sl
 800bc28:	b953      	cbnz	r3, 800bc40 <_strtoll_l.constprop.0+0x108>
 800bc2a:	b005      	add	sp, #20
 800bc2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc30:	b117      	cbz	r7, 800bc38 <_strtoll_l.constprop.0+0x100>
 800bc32:	4240      	negs	r0, r0
 800bc34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800bc38:	9a01      	ldr	r2, [sp, #4]
 800bc3a:	2a00      	cmp	r2, #0
 800bc3c:	d0f5      	beq.n	800bc2a <_strtoll_l.constprop.0+0xf2>
 800bc3e:	b10b      	cbz	r3, 800bc44 <_strtoll_l.constprop.0+0x10c>
 800bc40:	f105 38ff 	add.w	r8, r5, #4294967295
 800bc44:	9b01      	ldr	r3, [sp, #4]
 800bc46:	f8c3 8000 	str.w	r8, [r3]
 800bc4a:	e7ee      	b.n	800bc2a <_strtoll_l.constprop.0+0xf2>
 800bc4c:	2430      	movs	r4, #48	; 0x30
 800bc4e:	2e00      	cmp	r6, #0
 800bc50:	d195      	bne.n	800bb7e <_strtoll_l.constprop.0+0x46>
 800bc52:	2608      	movs	r6, #8
 800bc54:	e793      	b.n	800bb7e <_strtoll_l.constprop.0+0x46>
 800bc56:	2c30      	cmp	r4, #48	; 0x30
 800bc58:	d089      	beq.n	800bb6e <_strtoll_l.constprop.0+0x36>
 800bc5a:	260a      	movs	r6, #10
 800bc5c:	e78f      	b.n	800bb7e <_strtoll_l.constprop.0+0x46>
 800bc5e:	bf00      	nop
 800bc60:	0801001d 	.word	0x0801001d

0800bc64 <_strtoll_r>:
 800bc64:	f7ff bf68 	b.w	800bb38 <_strtoll_l.constprop.0>

0800bc68 <_strtoul_l.constprop.0>:
 800bc68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc6c:	4f36      	ldr	r7, [pc, #216]	; (800bd48 <_strtoul_l.constprop.0+0xe0>)
 800bc6e:	4686      	mov	lr, r0
 800bc70:	460d      	mov	r5, r1
 800bc72:	4628      	mov	r0, r5
 800bc74:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc78:	5de6      	ldrb	r6, [r4, r7]
 800bc7a:	f016 0608 	ands.w	r6, r6, #8
 800bc7e:	d1f8      	bne.n	800bc72 <_strtoul_l.constprop.0+0xa>
 800bc80:	2c2d      	cmp	r4, #45	; 0x2d
 800bc82:	d12f      	bne.n	800bce4 <_strtoul_l.constprop.0+0x7c>
 800bc84:	782c      	ldrb	r4, [r5, #0]
 800bc86:	2601      	movs	r6, #1
 800bc88:	1c85      	adds	r5, r0, #2
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d057      	beq.n	800bd3e <_strtoul_l.constprop.0+0xd6>
 800bc8e:	2b10      	cmp	r3, #16
 800bc90:	d109      	bne.n	800bca6 <_strtoul_l.constprop.0+0x3e>
 800bc92:	2c30      	cmp	r4, #48	; 0x30
 800bc94:	d107      	bne.n	800bca6 <_strtoul_l.constprop.0+0x3e>
 800bc96:	7828      	ldrb	r0, [r5, #0]
 800bc98:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bc9c:	2858      	cmp	r0, #88	; 0x58
 800bc9e:	d149      	bne.n	800bd34 <_strtoul_l.constprop.0+0xcc>
 800bca0:	786c      	ldrb	r4, [r5, #1]
 800bca2:	2310      	movs	r3, #16
 800bca4:	3502      	adds	r5, #2
 800bca6:	f04f 38ff 	mov.w	r8, #4294967295
 800bcaa:	2700      	movs	r7, #0
 800bcac:	fbb8 f8f3 	udiv	r8, r8, r3
 800bcb0:	fb03 f908 	mul.w	r9, r3, r8
 800bcb4:	ea6f 0909 	mvn.w	r9, r9
 800bcb8:	4638      	mov	r0, r7
 800bcba:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800bcbe:	f1bc 0f09 	cmp.w	ip, #9
 800bcc2:	d814      	bhi.n	800bcee <_strtoul_l.constprop.0+0x86>
 800bcc4:	4664      	mov	r4, ip
 800bcc6:	42a3      	cmp	r3, r4
 800bcc8:	dd22      	ble.n	800bd10 <_strtoul_l.constprop.0+0xa8>
 800bcca:	2f00      	cmp	r7, #0
 800bccc:	db1d      	blt.n	800bd0a <_strtoul_l.constprop.0+0xa2>
 800bcce:	4580      	cmp	r8, r0
 800bcd0:	d31b      	bcc.n	800bd0a <_strtoul_l.constprop.0+0xa2>
 800bcd2:	d101      	bne.n	800bcd8 <_strtoul_l.constprop.0+0x70>
 800bcd4:	45a1      	cmp	r9, r4
 800bcd6:	db18      	blt.n	800bd0a <_strtoul_l.constprop.0+0xa2>
 800bcd8:	fb00 4003 	mla	r0, r0, r3, r4
 800bcdc:	2701      	movs	r7, #1
 800bcde:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bce2:	e7ea      	b.n	800bcba <_strtoul_l.constprop.0+0x52>
 800bce4:	2c2b      	cmp	r4, #43	; 0x2b
 800bce6:	bf04      	itt	eq
 800bce8:	782c      	ldrbeq	r4, [r5, #0]
 800bcea:	1c85      	addeq	r5, r0, #2
 800bcec:	e7cd      	b.n	800bc8a <_strtoul_l.constprop.0+0x22>
 800bcee:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800bcf2:	f1bc 0f19 	cmp.w	ip, #25
 800bcf6:	d801      	bhi.n	800bcfc <_strtoul_l.constprop.0+0x94>
 800bcf8:	3c37      	subs	r4, #55	; 0x37
 800bcfa:	e7e4      	b.n	800bcc6 <_strtoul_l.constprop.0+0x5e>
 800bcfc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800bd00:	f1bc 0f19 	cmp.w	ip, #25
 800bd04:	d804      	bhi.n	800bd10 <_strtoul_l.constprop.0+0xa8>
 800bd06:	3c57      	subs	r4, #87	; 0x57
 800bd08:	e7dd      	b.n	800bcc6 <_strtoul_l.constprop.0+0x5e>
 800bd0a:	f04f 37ff 	mov.w	r7, #4294967295
 800bd0e:	e7e6      	b.n	800bcde <_strtoul_l.constprop.0+0x76>
 800bd10:	2f00      	cmp	r7, #0
 800bd12:	da07      	bge.n	800bd24 <_strtoul_l.constprop.0+0xbc>
 800bd14:	2322      	movs	r3, #34	; 0x22
 800bd16:	f8ce 3000 	str.w	r3, [lr]
 800bd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1e:	b932      	cbnz	r2, 800bd2e <_strtoul_l.constprop.0+0xc6>
 800bd20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd24:	b106      	cbz	r6, 800bd28 <_strtoul_l.constprop.0+0xc0>
 800bd26:	4240      	negs	r0, r0
 800bd28:	2a00      	cmp	r2, #0
 800bd2a:	d0f9      	beq.n	800bd20 <_strtoul_l.constprop.0+0xb8>
 800bd2c:	b107      	cbz	r7, 800bd30 <_strtoul_l.constprop.0+0xc8>
 800bd2e:	1e69      	subs	r1, r5, #1
 800bd30:	6011      	str	r1, [r2, #0]
 800bd32:	e7f5      	b.n	800bd20 <_strtoul_l.constprop.0+0xb8>
 800bd34:	2430      	movs	r4, #48	; 0x30
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1b5      	bne.n	800bca6 <_strtoul_l.constprop.0+0x3e>
 800bd3a:	2308      	movs	r3, #8
 800bd3c:	e7b3      	b.n	800bca6 <_strtoul_l.constprop.0+0x3e>
 800bd3e:	2c30      	cmp	r4, #48	; 0x30
 800bd40:	d0a9      	beq.n	800bc96 <_strtoul_l.constprop.0+0x2e>
 800bd42:	230a      	movs	r3, #10
 800bd44:	e7af      	b.n	800bca6 <_strtoul_l.constprop.0+0x3e>
 800bd46:	bf00      	nop
 800bd48:	0801001d 	.word	0x0801001d

0800bd4c <_strtoul_r>:
 800bd4c:	f7ff bf8c 	b.w	800bc68 <_strtoul_l.constprop.0>

0800bd50 <_strtoull_l.constprop.0>:
 800bd50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd54:	4692      	mov	sl, r2
 800bd56:	4a49      	ldr	r2, [pc, #292]	; (800be7c <_strtoull_l.constprop.0+0x12c>)
 800bd58:	9001      	str	r0, [sp, #4]
 800bd5a:	4689      	mov	r9, r1
 800bd5c:	461d      	mov	r5, r3
 800bd5e:	460e      	mov	r6, r1
 800bd60:	4633      	mov	r3, r6
 800bd62:	f816 4b01 	ldrb.w	r4, [r6], #1
 800bd66:	5ca7      	ldrb	r7, [r4, r2]
 800bd68:	f017 0708 	ands.w	r7, r7, #8
 800bd6c:	d1f8      	bne.n	800bd60 <_strtoull_l.constprop.0+0x10>
 800bd6e:	2c2d      	cmp	r4, #45	; 0x2d
 800bd70:	d14a      	bne.n	800be08 <_strtoull_l.constprop.0+0xb8>
 800bd72:	7834      	ldrb	r4, [r6, #0]
 800bd74:	2701      	movs	r7, #1
 800bd76:	1c9e      	adds	r6, r3, #2
 800bd78:	2d00      	cmp	r5, #0
 800bd7a:	d07b      	beq.n	800be74 <_strtoull_l.constprop.0+0x124>
 800bd7c:	2d10      	cmp	r5, #16
 800bd7e:	d109      	bne.n	800bd94 <_strtoull_l.constprop.0+0x44>
 800bd80:	2c30      	cmp	r4, #48	; 0x30
 800bd82:	d107      	bne.n	800bd94 <_strtoull_l.constprop.0+0x44>
 800bd84:	7833      	ldrb	r3, [r6, #0]
 800bd86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bd8a:	2b58      	cmp	r3, #88	; 0x58
 800bd8c:	d16d      	bne.n	800be6a <_strtoull_l.constprop.0+0x11a>
 800bd8e:	7874      	ldrb	r4, [r6, #1]
 800bd90:	2510      	movs	r5, #16
 800bd92:	3602      	adds	r6, #2
 800bd94:	ea4f 7be5 	mov.w	fp, r5, asr #31
 800bd98:	462a      	mov	r2, r5
 800bd9a:	465b      	mov	r3, fp
 800bd9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bda0:	f04f 31ff 	mov.w	r1, #4294967295
 800bda4:	f7f4 fc60 	bl	8000668 <__aeabi_uldivmod>
 800bda8:	462a      	mov	r2, r5
 800bdaa:	9000      	str	r0, [sp, #0]
 800bdac:	4688      	mov	r8, r1
 800bdae:	465b      	mov	r3, fp
 800bdb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdb4:	f04f 31ff 	mov.w	r1, #4294967295
 800bdb8:	f7f4 fc56 	bl	8000668 <__aeabi_uldivmod>
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800bdc6:	f1bc 0f09 	cmp.w	ip, #9
 800bdca:	d822      	bhi.n	800be12 <_strtoull_l.constprop.0+0xc2>
 800bdcc:	4664      	mov	r4, ip
 800bdce:	42a5      	cmp	r5, r4
 800bdd0:	dd30      	ble.n	800be34 <_strtoull_l.constprop.0+0xe4>
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	db2b      	blt.n	800be2e <_strtoull_l.constprop.0+0xde>
 800bdd6:	9b00      	ldr	r3, [sp, #0]
 800bdd8:	4283      	cmp	r3, r0
 800bdda:	eb78 0301 	sbcs.w	r3, r8, r1
 800bdde:	d326      	bcc.n	800be2e <_strtoull_l.constprop.0+0xde>
 800bde0:	9b00      	ldr	r3, [sp, #0]
 800bde2:	4588      	cmp	r8, r1
 800bde4:	bf08      	it	eq
 800bde6:	4283      	cmpeq	r3, r0
 800bde8:	d101      	bne.n	800bdee <_strtoull_l.constprop.0+0x9e>
 800bdea:	42a2      	cmp	r2, r4
 800bdec:	db1f      	blt.n	800be2e <_strtoull_l.constprop.0+0xde>
 800bdee:	4369      	muls	r1, r5
 800bdf0:	fb00 110b 	mla	r1, r0, fp, r1
 800bdf4:	fba5 0300 	umull	r0, r3, r5, r0
 800bdf8:	4419      	add	r1, r3
 800bdfa:	1820      	adds	r0, r4, r0
 800bdfc:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800be00:	2301      	movs	r3, #1
 800be02:	f816 4b01 	ldrb.w	r4, [r6], #1
 800be06:	e7dc      	b.n	800bdc2 <_strtoull_l.constprop.0+0x72>
 800be08:	2c2b      	cmp	r4, #43	; 0x2b
 800be0a:	bf04      	itt	eq
 800be0c:	7834      	ldrbeq	r4, [r6, #0]
 800be0e:	1c9e      	addeq	r6, r3, #2
 800be10:	e7b2      	b.n	800bd78 <_strtoull_l.constprop.0+0x28>
 800be12:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800be16:	f1bc 0f19 	cmp.w	ip, #25
 800be1a:	d801      	bhi.n	800be20 <_strtoull_l.constprop.0+0xd0>
 800be1c:	3c37      	subs	r4, #55	; 0x37
 800be1e:	e7d6      	b.n	800bdce <_strtoull_l.constprop.0+0x7e>
 800be20:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800be24:	f1bc 0f19 	cmp.w	ip, #25
 800be28:	d804      	bhi.n	800be34 <_strtoull_l.constprop.0+0xe4>
 800be2a:	3c57      	subs	r4, #87	; 0x57
 800be2c:	e7cf      	b.n	800bdce <_strtoull_l.constprop.0+0x7e>
 800be2e:	f04f 33ff 	mov.w	r3, #4294967295
 800be32:	e7e6      	b.n	800be02 <_strtoull_l.constprop.0+0xb2>
 800be34:	2b00      	cmp	r3, #0
 800be36:	da0b      	bge.n	800be50 <_strtoull_l.constprop.0+0x100>
 800be38:	9a01      	ldr	r2, [sp, #4]
 800be3a:	2322      	movs	r3, #34	; 0x22
 800be3c:	f04f 30ff 	mov.w	r0, #4294967295
 800be40:	6013      	str	r3, [r2, #0]
 800be42:	4601      	mov	r1, r0
 800be44:	f1ba 0f00 	cmp.w	sl, #0
 800be48:	d10a      	bne.n	800be60 <_strtoull_l.constprop.0+0x110>
 800be4a:	b003      	add	sp, #12
 800be4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be50:	b117      	cbz	r7, 800be58 <_strtoull_l.constprop.0+0x108>
 800be52:	4240      	negs	r0, r0
 800be54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800be58:	f1ba 0f00 	cmp.w	sl, #0
 800be5c:	d0f5      	beq.n	800be4a <_strtoull_l.constprop.0+0xfa>
 800be5e:	b10b      	cbz	r3, 800be64 <_strtoull_l.constprop.0+0x114>
 800be60:	f106 39ff 	add.w	r9, r6, #4294967295
 800be64:	f8ca 9000 	str.w	r9, [sl]
 800be68:	e7ef      	b.n	800be4a <_strtoull_l.constprop.0+0xfa>
 800be6a:	2430      	movs	r4, #48	; 0x30
 800be6c:	2d00      	cmp	r5, #0
 800be6e:	d191      	bne.n	800bd94 <_strtoull_l.constprop.0+0x44>
 800be70:	2508      	movs	r5, #8
 800be72:	e78f      	b.n	800bd94 <_strtoull_l.constprop.0+0x44>
 800be74:	2c30      	cmp	r4, #48	; 0x30
 800be76:	d085      	beq.n	800bd84 <_strtoull_l.constprop.0+0x34>
 800be78:	250a      	movs	r5, #10
 800be7a:	e78b      	b.n	800bd94 <_strtoull_l.constprop.0+0x44>
 800be7c:	0801001d 	.word	0x0801001d

0800be80 <_strtoull_r>:
 800be80:	f7ff bf66 	b.w	800bd50 <_strtoull_l.constprop.0>
 800be84:	0000      	movs	r0, r0
	...

0800be88 <_svfprintf_r>:
 800be88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be8c:	ed2d 8b04 	vpush	{d8-d9}
 800be90:	b0cb      	sub	sp, #300	; 0x12c
 800be92:	468b      	mov	fp, r1
 800be94:	4692      	mov	sl, r2
 800be96:	4698      	mov	r8, r3
 800be98:	4607      	mov	r7, r0
 800be9a:	f7fd fdb1 	bl	8009a00 <_localeconv_r>
 800be9e:	6803      	ldr	r3, [r0, #0]
 800bea0:	930f      	str	r3, [sp, #60]	; 0x3c
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7f4 f9cc 	bl	8000240 <strlen>
 800bea8:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800beac:	900b      	str	r0, [sp, #44]	; 0x2c
 800beae:	061a      	lsls	r2, r3, #24
 800beb0:	d519      	bpl.n	800bee6 <_svfprintf_r+0x5e>
 800beb2:	f8db 3010 	ldr.w	r3, [fp, #16]
 800beb6:	b9b3      	cbnz	r3, 800bee6 <_svfprintf_r+0x5e>
 800beb8:	2140      	movs	r1, #64	; 0x40
 800beba:	4638      	mov	r0, r7
 800bebc:	f7fd fe24 	bl	8009b08 <_malloc_r>
 800bec0:	f8cb 0000 	str.w	r0, [fp]
 800bec4:	f8cb 0010 	str.w	r0, [fp, #16]
 800bec8:	b950      	cbnz	r0, 800bee0 <_svfprintf_r+0x58>
 800beca:	230c      	movs	r3, #12
 800becc:	603b      	str	r3, [r7, #0]
 800bece:	f04f 33ff 	mov.w	r3, #4294967295
 800bed2:	930a      	str	r3, [sp, #40]	; 0x28
 800bed4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bed6:	b04b      	add	sp, #300	; 0x12c
 800bed8:	ecbd 8b04 	vpop	{d8-d9}
 800bedc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee0:	2340      	movs	r3, #64	; 0x40
 800bee2:	f8cb 3014 	str.w	r3, [fp, #20]
 800bee6:	2300      	movs	r3, #0
 800bee8:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
 800beec:	ed9f 8b96 	vldr	d8, [pc, #600]	; 800c148 <_svfprintf_r+0x2c0>
 800bef0:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 800bef4:	ac21      	add	r4, sp, #132	; 0x84
 800bef6:	941e      	str	r4, [sp, #120]	; 0x78
 800bef8:	9303      	str	r3, [sp, #12]
 800befa:	9308      	str	r3, [sp, #32]
 800befc:	930e      	str	r3, [sp, #56]	; 0x38
 800befe:	9310      	str	r3, [sp, #64]	; 0x40
 800bf00:	930a      	str	r3, [sp, #40]	; 0x28
 800bf02:	4653      	mov	r3, sl
 800bf04:	461d      	mov	r5, r3
 800bf06:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf0a:	b10a      	cbz	r2, 800bf10 <_svfprintf_r+0x88>
 800bf0c:	2a25      	cmp	r2, #37	; 0x25
 800bf0e:	d1f9      	bne.n	800bf04 <_svfprintf_r+0x7c>
 800bf10:	ebb5 060a 	subs.w	r6, r5, sl
 800bf14:	d00d      	beq.n	800bf32 <_svfprintf_r+0xaa>
 800bf16:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bf18:	4433      	add	r3, r6
 800bf1a:	9320      	str	r3, [sp, #128]	; 0x80
 800bf1c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bf1e:	3301      	adds	r3, #1
 800bf20:	2b07      	cmp	r3, #7
 800bf22:	e9c4 a600 	strd	sl, r6, [r4]
 800bf26:	931f      	str	r3, [sp, #124]	; 0x7c
 800bf28:	dc77      	bgt.n	800c01a <_svfprintf_r+0x192>
 800bf2a:	3408      	adds	r4, #8
 800bf2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf2e:	4433      	add	r3, r6
 800bf30:	930a      	str	r3, [sp, #40]	; 0x28
 800bf32:	782b      	ldrb	r3, [r5, #0]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	f001 8135 	beq.w	800d1a4 <_svfprintf_r+0x131c>
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	1c6b      	adds	r3, r5, #1
 800bf3e:	f88d 205b 	strb.w	r2, [sp, #91]	; 0x5b
 800bf42:	f04f 36ff 	mov.w	r6, #4294967295
 800bf46:	920c      	str	r2, [sp, #48]	; 0x30
 800bf48:	4615      	mov	r5, r2
 800bf4a:	f04f 092b 	mov.w	r9, #43	; 0x2b
 800bf4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf52:	9204      	str	r2, [sp, #16]
 800bf54:	9309      	str	r3, [sp, #36]	; 0x24
 800bf56:	9b04      	ldr	r3, [sp, #16]
 800bf58:	3b20      	subs	r3, #32
 800bf5a:	2b5a      	cmp	r3, #90	; 0x5a
 800bf5c:	f200 8590 	bhi.w	800ca80 <_svfprintf_r+0xbf8>
 800bf60:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bf64:	058e007d 	.word	0x058e007d
 800bf68:	0085058e 	.word	0x0085058e
 800bf6c:	058e058e 	.word	0x058e058e
 800bf70:	0065058e 	.word	0x0065058e
 800bf74:	058e058e 	.word	0x058e058e
 800bf78:	00920088 	.word	0x00920088
 800bf7c:	008f058e 	.word	0x008f058e
 800bf80:	058e0095 	.word	0x058e0095
 800bf84:	00b200af 	.word	0x00b200af
 800bf88:	00b200b2 	.word	0x00b200b2
 800bf8c:	00b200b2 	.word	0x00b200b2
 800bf90:	00b200b2 	.word	0x00b200b2
 800bf94:	00b200b2 	.word	0x00b200b2
 800bf98:	058e058e 	.word	0x058e058e
 800bf9c:	058e058e 	.word	0x058e058e
 800bfa0:	058e058e 	.word	0x058e058e
 800bfa4:	012d058e 	.word	0x012d058e
 800bfa8:	00e0058e 	.word	0x00e0058e
 800bfac:	012d00fa 	.word	0x012d00fa
 800bfb0:	012d012d 	.word	0x012d012d
 800bfb4:	058e058e 	.word	0x058e058e
 800bfb8:	058e058e 	.word	0x058e058e
 800bfbc:	058e00c3 	.word	0x058e00c3
 800bfc0:	0455058e 	.word	0x0455058e
 800bfc4:	058e058e 	.word	0x058e058e
 800bfc8:	04a3058e 	.word	0x04a3058e
 800bfcc:	04c7058e 	.word	0x04c7058e
 800bfd0:	058e058e 	.word	0x058e058e
 800bfd4:	058e04ed 	.word	0x058e04ed
 800bfd8:	058e058e 	.word	0x058e058e
 800bfdc:	058e058e 	.word	0x058e058e
 800bfe0:	058e058e 	.word	0x058e058e
 800bfe4:	012d058e 	.word	0x012d058e
 800bfe8:	00e0058e 	.word	0x00e0058e
 800bfec:	012d00fc 	.word	0x012d00fc
 800bff0:	012d012d 	.word	0x012d012d
 800bff4:	00fc00c6 	.word	0x00fc00c6
 800bff8:	058e00da 	.word	0x058e00da
 800bffc:	058e00d3 	.word	0x058e00d3
 800c000:	0457042e 	.word	0x0457042e
 800c004:	00da0490 	.word	0x00da0490
 800c008:	04a3058e 	.word	0x04a3058e
 800c00c:	04c9007b 	.word	0x04c9007b
 800c010:	058e058e 	.word	0x058e058e
 800c014:	058e050d 	.word	0x058e050d
 800c018:	007b      	.short	0x007b
 800c01a:	aa1e      	add	r2, sp, #120	; 0x78
 800c01c:	4659      	mov	r1, fp
 800c01e:	4638      	mov	r0, r7
 800c020:	f002 fc4e 	bl	800e8c0 <__ssprint_r>
 800c024:	2800      	cmp	r0, #0
 800c026:	f040 8126 	bne.w	800c276 <_svfprintf_r+0x3ee>
 800c02a:	ac21      	add	r4, sp, #132	; 0x84
 800c02c:	e77e      	b.n	800bf2c <_svfprintf_r+0xa4>
 800c02e:	4638      	mov	r0, r7
 800c030:	f7fd fce6 	bl	8009a00 <_localeconv_r>
 800c034:	6843      	ldr	r3, [r0, #4]
 800c036:	9310      	str	r3, [sp, #64]	; 0x40
 800c038:	4618      	mov	r0, r3
 800c03a:	f7f4 f901 	bl	8000240 <strlen>
 800c03e:	900e      	str	r0, [sp, #56]	; 0x38
 800c040:	4638      	mov	r0, r7
 800c042:	f7fd fcdd 	bl	8009a00 <_localeconv_r>
 800c046:	6883      	ldr	r3, [r0, #8]
 800c048:	9308      	str	r3, [sp, #32]
 800c04a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c04c:	b12b      	cbz	r3, 800c05a <_svfprintf_r+0x1d2>
 800c04e:	9b08      	ldr	r3, [sp, #32]
 800c050:	b11b      	cbz	r3, 800c05a <_svfprintf_r+0x1d2>
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	b10b      	cbz	r3, 800c05a <_svfprintf_r+0x1d2>
 800c056:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
 800c05a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c05c:	e777      	b.n	800bf4e <_svfprintf_r+0xc6>
 800c05e:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 800c062:	2b00      	cmp	r3, #0
 800c064:	d1f9      	bne.n	800c05a <_svfprintf_r+0x1d2>
 800c066:	2320      	movs	r3, #32
 800c068:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 800c06c:	e7f5      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c06e:	f045 0501 	orr.w	r5, r5, #1
 800c072:	e7f2      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c074:	f858 3b04 	ldr.w	r3, [r8], #4
 800c078:	930c      	str	r3, [sp, #48]	; 0x30
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	daed      	bge.n	800c05a <_svfprintf_r+0x1d2>
 800c07e:	425b      	negs	r3, r3
 800c080:	930c      	str	r3, [sp, #48]	; 0x30
 800c082:	f045 0504 	orr.w	r5, r5, #4
 800c086:	e7e8      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c088:	f88d 905b 	strb.w	r9, [sp, #91]	; 0x5b
 800c08c:	e7e5      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c08e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c090:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c094:	9304      	str	r3, [sp, #16]
 800c096:	2b2a      	cmp	r3, #42	; 0x2a
 800c098:	d111      	bne.n	800c0be <_svfprintf_r+0x236>
 800c09a:	f858 6b04 	ldr.w	r6, [r8], #4
 800c09e:	9209      	str	r2, [sp, #36]	; 0x24
 800c0a0:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800c0a4:	e7d9      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c0a6:	210a      	movs	r1, #10
 800c0a8:	fb01 3606 	mla	r6, r1, r6, r3
 800c0ac:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c0b0:	9304      	str	r3, [sp, #16]
 800c0b2:	9b04      	ldr	r3, [sp, #16]
 800c0b4:	3b30      	subs	r3, #48	; 0x30
 800c0b6:	2b09      	cmp	r3, #9
 800c0b8:	d9f5      	bls.n	800c0a6 <_svfprintf_r+0x21e>
 800c0ba:	9209      	str	r2, [sp, #36]	; 0x24
 800c0bc:	e74b      	b.n	800bf56 <_svfprintf_r+0xce>
 800c0be:	2600      	movs	r6, #0
 800c0c0:	e7f7      	b.n	800c0b2 <_svfprintf_r+0x22a>
 800c0c2:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800c0c6:	e7c8      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0cc:	930c      	str	r3, [sp, #48]	; 0x30
 800c0ce:	9b04      	ldr	r3, [sp, #16]
 800c0d0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c0d2:	3b30      	subs	r3, #48	; 0x30
 800c0d4:	200a      	movs	r0, #10
 800c0d6:	fb00 3301 	mla	r3, r0, r1, r3
 800c0da:	930c      	str	r3, [sp, #48]	; 0x30
 800c0dc:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c0e0:	9304      	str	r3, [sp, #16]
 800c0e2:	3b30      	subs	r3, #48	; 0x30
 800c0e4:	2b09      	cmp	r3, #9
 800c0e6:	d9f2      	bls.n	800c0ce <_svfprintf_r+0x246>
 800c0e8:	e7e7      	b.n	800c0ba <_svfprintf_r+0x232>
 800c0ea:	f045 0508 	orr.w	r5, r5, #8
 800c0ee:	e7b4      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c0f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	2b68      	cmp	r3, #104	; 0x68
 800c0f6:	bf01      	itttt	eq
 800c0f8:	9b09      	ldreq	r3, [sp, #36]	; 0x24
 800c0fa:	3301      	addeq	r3, #1
 800c0fc:	9309      	streq	r3, [sp, #36]	; 0x24
 800c0fe:	f445 7500 	orreq.w	r5, r5, #512	; 0x200
 800c102:	bf18      	it	ne
 800c104:	f045 0540 	orrne.w	r5, r5, #64	; 0x40
 800c108:	e7a7      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c10a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c10c:	781b      	ldrb	r3, [r3, #0]
 800c10e:	2b6c      	cmp	r3, #108	; 0x6c
 800c110:	d105      	bne.n	800c11e <_svfprintf_r+0x296>
 800c112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c114:	3301      	adds	r3, #1
 800c116:	9309      	str	r3, [sp, #36]	; 0x24
 800c118:	f045 0520 	orr.w	r5, r5, #32
 800c11c:	e79d      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c11e:	f045 0510 	orr.w	r5, r5, #16
 800c122:	e79a      	b.n	800c05a <_svfprintf_r+0x1d2>
 800c124:	4642      	mov	r2, r8
 800c126:	2000      	movs	r0, #0
 800c128:	f852 3b04 	ldr.w	r3, [r2], #4
 800c12c:	9205      	str	r2, [sp, #20]
 800c12e:	f88d 30c4 	strb.w	r3, [sp, #196]	; 0xc4
 800c132:	f88d 005b 	strb.w	r0, [sp, #91]	; 0x5b
 800c136:	e9cd 0006 	strd	r0, r0, [sp, #24]
 800c13a:	9002      	str	r0, [sp, #8]
 800c13c:	2601      	movs	r6, #1
 800c13e:	4681      	mov	r9, r0
 800c140:	4680      	mov	r8, r0
 800c142:	f10d 0ac4 	add.w	sl, sp, #196	; 0xc4
 800c146:	e18e      	b.n	800c466 <_svfprintf_r+0x5de>
	...
 800c150:	ffffffff 	.word	0xffffffff
 800c154:	7fefffff 	.word	0x7fefffff
 800c158:	f045 0510 	orr.w	r5, r5, #16
 800c15c:	06ab      	lsls	r3, r5, #26
 800c15e:	d516      	bpl.n	800c18e <_svfprintf_r+0x306>
 800c160:	f108 0307 	add.w	r3, r8, #7
 800c164:	f023 0307 	bic.w	r3, r3, #7
 800c168:	461a      	mov	r2, r3
 800c16a:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800c16e:	f852 8b08 	ldr.w	r8, [r2], #8
 800c172:	9205      	str	r2, [sp, #20]
 800c174:	f1b9 0f00 	cmp.w	r9, #0
 800c178:	da07      	bge.n	800c18a <_svfprintf_r+0x302>
 800c17a:	f1d8 0800 	rsbs	r8, r8, #0
 800c17e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800c182:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
 800c186:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 800c18a:	2301      	movs	r3, #1
 800c18c:	e354      	b.n	800c838 <_svfprintf_r+0x9b0>
 800c18e:	4642      	mov	r2, r8
 800c190:	06e8      	lsls	r0, r5, #27
 800c192:	f852 3b04 	ldr.w	r3, [r2], #4
 800c196:	9205      	str	r2, [sp, #20]
 800c198:	d503      	bpl.n	800c1a2 <_svfprintf_r+0x31a>
 800c19a:	4698      	mov	r8, r3
 800c19c:	ea4f 79e3 	mov.w	r9, r3, asr #31
 800c1a0:	e7e8      	b.n	800c174 <_svfprintf_r+0x2ec>
 800c1a2:	0669      	lsls	r1, r5, #25
 800c1a4:	d504      	bpl.n	800c1b0 <_svfprintf_r+0x328>
 800c1a6:	fa0f f883 	sxth.w	r8, r3
 800c1aa:	f343 39c0 	sbfx	r9, r3, #15, #1
 800c1ae:	e7e1      	b.n	800c174 <_svfprintf_r+0x2ec>
 800c1b0:	05aa      	lsls	r2, r5, #22
 800c1b2:	d5f2      	bpl.n	800c19a <_svfprintf_r+0x312>
 800c1b4:	fa4f f883 	sxtb.w	r8, r3
 800c1b8:	f343 19c0 	sbfx	r9, r3, #7, #1
 800c1bc:	e7da      	b.n	800c174 <_svfprintf_r+0x2ec>
 800c1be:	f108 0807 	add.w	r8, r8, #7
 800c1c2:	f028 0307 	bic.w	r3, r8, #7
 800c1c6:	ecb3 8b02 	vldmia	r3!, {d8}
 800c1ca:	ed1f 7b1f 	vldr	d7, [pc, #-124]	; 800c150 <_svfprintf_r+0x2c8>
 800c1ce:	eeb0 6bc8 	vabs.f64	d6, d8
 800c1d2:	eeb4 6b47 	vcmp.f64	d6, d7
 800c1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1da:	9305      	str	r3, [sp, #20]
 800c1dc:	dd18      	ble.n	800c210 <_svfprintf_r+0x388>
 800c1de:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800c1e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1e6:	d502      	bpl.n	800c1ee <_svfprintf_r+0x366>
 800c1e8:	232d      	movs	r3, #45	; 0x2d
 800c1ea:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 800c1ee:	4a26      	ldr	r2, [pc, #152]	; (800c288 <_svfprintf_r+0x400>)
 800c1f0:	4826      	ldr	r0, [pc, #152]	; (800c28c <_svfprintf_r+0x404>)
 800c1f2:	9b04      	ldr	r3, [sp, #16]
 800c1f4:	2b47      	cmp	r3, #71	; 0x47
 800c1f6:	bfd4      	ite	le
 800c1f8:	4692      	movle	sl, r2
 800c1fa:	4682      	movgt	sl, r0
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800c202:	9302      	str	r3, [sp, #8]
 800c204:	2603      	movs	r6, #3
 800c206:	4699      	mov	r9, r3
 800c208:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c20c:	4698      	mov	r8, r3
 800c20e:	e12a      	b.n	800c466 <_svfprintf_r+0x5de>
 800c210:	eeb4 8b48 	vcmp.f64	d8, d8
 800c214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c218:	d70a      	bvc.n	800c230 <_svfprintf_r+0x3a8>
 800c21a:	ee18 3a90 	vmov	r3, s17
 800c21e:	2b00      	cmp	r3, #0
 800c220:	bfb8      	it	lt
 800c222:	232d      	movlt	r3, #45	; 0x2d
 800c224:	4a1a      	ldr	r2, [pc, #104]	; (800c290 <_svfprintf_r+0x408>)
 800c226:	481b      	ldr	r0, [pc, #108]	; (800c294 <_svfprintf_r+0x40c>)
 800c228:	bfb8      	it	lt
 800c22a:	f88d 305b 	strblt.w	r3, [sp, #91]	; 0x5b
 800c22e:	e7e0      	b.n	800c1f2 <_svfprintf_r+0x36a>
 800c230:	9b04      	ldr	r3, [sp, #16]
 800c232:	f023 0920 	bic.w	r9, r3, #32
 800c236:	f1b9 0f41 	cmp.w	r9, #65	; 0x41
 800c23a:	d12d      	bne.n	800c298 <_svfprintf_r+0x410>
 800c23c:	2330      	movs	r3, #48	; 0x30
 800c23e:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 800c242:	9b04      	ldr	r3, [sp, #16]
 800c244:	2b61      	cmp	r3, #97	; 0x61
 800c246:	bf0c      	ite	eq
 800c248:	2378      	moveq	r3, #120	; 0x78
 800c24a:	2358      	movne	r3, #88	; 0x58
 800c24c:	2e63      	cmp	r6, #99	; 0x63
 800c24e:	f88d 305d 	strb.w	r3, [sp, #93]	; 0x5d
 800c252:	f045 0502 	orr.w	r5, r5, #2
 800c256:	f340 81db 	ble.w	800c610 <_svfprintf_r+0x788>
 800c25a:	1c71      	adds	r1, r6, #1
 800c25c:	4638      	mov	r0, r7
 800c25e:	f7fd fc53 	bl	8009b08 <_malloc_r>
 800c262:	4682      	mov	sl, r0
 800c264:	2800      	cmp	r0, #0
 800c266:	f040 81d8 	bne.w	800c61a <_svfprintf_r+0x792>
 800c26a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c26e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c272:	f8ab 300c 	strh.w	r3, [fp, #12]
 800c276:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c27a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c27e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c280:	bf18      	it	ne
 800c282:	f04f 33ff 	movne.w	r3, #4294967295
 800c286:	e624      	b.n	800bed2 <_svfprintf_r+0x4a>
 800c288:	0800ffa1 	.word	0x0800ffa1
 800c28c:	0800ffa5 	.word	0x0800ffa5
 800c290:	0800ffa9 	.word	0x0800ffa9
 800c294:	0800ffad 	.word	0x0800ffad
 800c298:	1c73      	adds	r3, r6, #1
 800c29a:	f000 81c0 	beq.w	800c61e <_svfprintf_r+0x796>
 800c29e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c2a2:	f040 81c0 	bne.w	800c626 <_svfprintf_r+0x79e>
 800c2a6:	2e00      	cmp	r6, #0
 800c2a8:	f040 81bd 	bne.w	800c626 <_svfprintf_r+0x79e>
 800c2ac:	9602      	str	r6, [sp, #8]
 800c2ae:	2601      	movs	r6, #1
 800c2b0:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800c2b4:	930d      	str	r3, [sp, #52]	; 0x34
 800c2b6:	ee18 3a90 	vmov	r3, s17
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	f280 81b6 	bge.w	800c62c <_svfprintf_r+0x7a4>
 800c2c0:	eeb1 9b48 	vneg.f64	d9, d8
 800c2c4:	232d      	movs	r3, #45	; 0x2d
 800c2c6:	f1b9 0f41 	cmp.w	r9, #65	; 0x41
 800c2ca:	9313      	str	r3, [sp, #76]	; 0x4c
 800c2cc:	f040 81c7 	bne.w	800c65e <_svfprintf_r+0x7d6>
 800c2d0:	eeb0 0b49 	vmov.f64	d0, d9
 800c2d4:	a818      	add	r0, sp, #96	; 0x60
 800c2d6:	f7fe fd5b 	bl	800ad90 <frexp>
 800c2da:	eeb4 7b00 	vmov.f64	d7, #64	; 0x3e000000  0.125
 800c2de:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c2e2:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800c2e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ea:	bf08      	it	eq
 800c2ec:	2301      	moveq	r3, #1
 800c2ee:	9a04      	ldr	r2, [sp, #16]
 800c2f0:	bf08      	it	eq
 800c2f2:	9318      	streq	r3, [sp, #96]	; 0x60
 800c2f4:	49b5      	ldr	r1, [pc, #724]	; (800c5cc <_svfprintf_r+0x744>)
 800c2f6:	4bb6      	ldr	r3, [pc, #728]	; (800c5d0 <_svfprintf_r+0x748>)
 800c2f8:	eeb3 7b00 	vmov.f64	d7, #48	; 0x41800000  16.0
 800c2fc:	2a61      	cmp	r2, #97	; 0x61
 800c2fe:	bf18      	it	ne
 800c300:	4619      	movne	r1, r3
 800c302:	1e72      	subs	r2, r6, #1
 800c304:	4653      	mov	r3, sl
 800c306:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c30a:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800c30e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c312:	ee16 ca90 	vmov	ip, s13
 800c316:	f811 000c 	ldrb.w	r0, [r1, ip]
 800c31a:	f803 0b01 	strb.w	r0, [r3], #1
 800c31e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c322:	4610      	mov	r0, r2
 800c324:	ee30 0b46 	vsub.f64	d0, d0, d6
 800c328:	d006      	beq.n	800c338 <_svfprintf_r+0x4b0>
 800c32a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800c32e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c332:	f102 32ff 	add.w	r2, r2, #4294967295
 800c336:	d1e6      	bne.n	800c306 <_svfprintf_r+0x47e>
 800c338:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800c33c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c344:	dc09      	bgt.n	800c35a <_svfprintf_r+0x4d2>
 800c346:	eeb4 0b47 	vcmp.f64	d0, d7
 800c34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c34e:	f040 8180 	bne.w	800c652 <_svfprintf_r+0x7ca>
 800c352:	f01c 0f01 	tst.w	ip, #1
 800c356:	f000 817c 	beq.w	800c652 <_svfprintf_r+0x7ca>
 800c35a:	f891 c00f 	ldrb.w	ip, [r1, #15]
 800c35e:	931c      	str	r3, [sp, #112]	; 0x70
 800c360:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800c364:	981c      	ldr	r0, [sp, #112]	; 0x70
 800c366:	1e42      	subs	r2, r0, #1
 800c368:	921c      	str	r2, [sp, #112]	; 0x70
 800c36a:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 800c36e:	4562      	cmp	r2, ip
 800c370:	f000 8160 	beq.w	800c634 <_svfprintf_r+0x7ac>
 800c374:	2a39      	cmp	r2, #57	; 0x39
 800c376:	bf16      	itet	ne
 800c378:	3201      	addne	r2, #1
 800c37a:	7a8a      	ldrbeq	r2, [r1, #10]
 800c37c:	b2d2      	uxtbne	r2, r2
 800c37e:	f800 2c01 	strb.w	r2, [r0, #-1]
 800c382:	eba3 030a 	sub.w	r3, r3, sl
 800c386:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c38a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c38e:	9303      	str	r3, [sp, #12]
 800c390:	f040 81a7 	bne.w	800c6e2 <_svfprintf_r+0x85a>
 800c394:	f118 0f03 	cmn.w	r8, #3
 800c398:	db02      	blt.n	800c3a0 <_svfprintf_r+0x518>
 800c39a:	4546      	cmp	r6, r8
 800c39c:	f280 81c9 	bge.w	800c732 <_svfprintf_r+0x8aa>
 800c3a0:	9b04      	ldr	r3, [sp, #16]
 800c3a2:	3b02      	subs	r3, #2
 800c3a4:	9304      	str	r3, [sp, #16]
 800c3a6:	9904      	ldr	r1, [sp, #16]
 800c3a8:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800c3ac:	f021 0120 	bic.w	r1, r1, #32
 800c3b0:	2941      	cmp	r1, #65	; 0x41
 800c3b2:	bf08      	it	eq
 800c3b4:	320f      	addeq	r2, #15
 800c3b6:	f108 33ff 	add.w	r3, r8, #4294967295
 800c3ba:	bf06      	itte	eq
 800c3bc:	b2d2      	uxtbeq	r2, r2
 800c3be:	2101      	moveq	r1, #1
 800c3c0:	2100      	movne	r1, #0
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	9318      	str	r3, [sp, #96]	; 0x60
 800c3c6:	bfb8      	it	lt
 800c3c8:	f1c8 0301 	rsblt	r3, r8, #1
 800c3cc:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
 800c3d0:	bfb4      	ite	lt
 800c3d2:	222d      	movlt	r2, #45	; 0x2d
 800c3d4:	222b      	movge	r2, #43	; 0x2b
 800c3d6:	2b09      	cmp	r3, #9
 800c3d8:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800c3dc:	f340 8198 	ble.w	800c710 <_svfprintf_r+0x888>
 800c3e0:	f10d 0277 	add.w	r2, sp, #119	; 0x77
 800c3e4:	200a      	movs	r0, #10
 800c3e6:	4611      	mov	r1, r2
 800c3e8:	fb93 f6f0 	sdiv	r6, r3, r0
 800c3ec:	fb00 3016 	mls	r0, r0, r6, r3
 800c3f0:	3030      	adds	r0, #48	; 0x30
 800c3f2:	f801 0c01 	strb.w	r0, [r1, #-1]
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	2863      	cmp	r0, #99	; 0x63
 800c3fa:	f102 32ff 	add.w	r2, r2, #4294967295
 800c3fe:	4633      	mov	r3, r6
 800c400:	dcf0      	bgt.n	800c3e4 <_svfprintf_r+0x55c>
 800c402:	3330      	adds	r3, #48	; 0x30
 800c404:	1e88      	subs	r0, r1, #2
 800c406:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c40a:	f10d 0677 	add.w	r6, sp, #119	; 0x77
 800c40e:	f10d 026a 	add.w	r2, sp, #106	; 0x6a
 800c412:	4603      	mov	r3, r0
 800c414:	42b3      	cmp	r3, r6
 800c416:	f0c0 8176 	bcc.w	800c706 <_svfprintf_r+0x87e>
 800c41a:	f10d 0279 	add.w	r2, sp, #121	; 0x79
 800c41e:	1a52      	subs	r2, r2, r1
 800c420:	42b0      	cmp	r0, r6
 800c422:	bf88      	it	hi
 800c424:	2200      	movhi	r2, #0
 800c426:	f10d 036a 	add.w	r3, sp, #106	; 0x6a
 800c42a:	441a      	add	r2, r3
 800c42c:	ab1a      	add	r3, sp, #104	; 0x68
 800c42e:	1ad3      	subs	r3, r2, r3
 800c430:	9a03      	ldr	r2, [sp, #12]
 800c432:	9311      	str	r3, [sp, #68]	; 0x44
 800c434:	2a01      	cmp	r2, #1
 800c436:	eb03 0602 	add.w	r6, r3, r2
 800c43a:	dc01      	bgt.n	800c440 <_svfprintf_r+0x5b8>
 800c43c:	07e8      	lsls	r0, r5, #31
 800c43e:	d501      	bpl.n	800c444 <_svfprintf_r+0x5bc>
 800c440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c442:	441e      	add	r6, r3
 800c444:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 800c448:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800c44c:	930d      	str	r3, [sp, #52]	; 0x34
 800c44e:	2300      	movs	r3, #0
 800c450:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c454:	4698      	mov	r8, r3
 800c456:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c458:	b113      	cbz	r3, 800c460 <_svfprintf_r+0x5d8>
 800c45a:	232d      	movs	r3, #45	; 0x2d
 800c45c:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 800c460:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c462:	f04f 0900 	mov.w	r9, #0
 800c466:	45b1      	cmp	r9, r6
 800c468:	464b      	mov	r3, r9
 800c46a:	bfb8      	it	lt
 800c46c:	4633      	movlt	r3, r6
 800c46e:	930d      	str	r3, [sp, #52]	; 0x34
 800c470:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 800c474:	b113      	cbz	r3, 800c47c <_svfprintf_r+0x5f4>
 800c476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c478:	3301      	adds	r3, #1
 800c47a:	930d      	str	r3, [sp, #52]	; 0x34
 800c47c:	f015 0302 	ands.w	r3, r5, #2
 800c480:	9313      	str	r3, [sp, #76]	; 0x4c
 800c482:	bf1e      	ittt	ne
 800c484:	9b0d      	ldrne	r3, [sp, #52]	; 0x34
 800c486:	3302      	addne	r3, #2
 800c488:	930d      	strne	r3, [sp, #52]	; 0x34
 800c48a:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800c48e:	9314      	str	r3, [sp, #80]	; 0x50
 800c490:	d120      	bne.n	800c4d4 <_svfprintf_r+0x64c>
 800c492:	e9dd 320c 	ldrd	r3, r2, [sp, #48]	; 0x30
 800c496:	1a9b      	subs	r3, r3, r2
 800c498:	2b00      	cmp	r3, #0
 800c49a:	dd1b      	ble.n	800c4d4 <_svfprintf_r+0x64c>
 800c49c:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	; 0x7c
 800c4a0:	494c      	ldr	r1, [pc, #304]	; (800c5d4 <_svfprintf_r+0x74c>)
 800c4a2:	6021      	str	r1, [r4, #0]
 800c4a4:	2b10      	cmp	r3, #16
 800c4a6:	f102 0201 	add.w	r2, r2, #1
 800c4aa:	f104 0008 	add.w	r0, r4, #8
 800c4ae:	f300 82f7 	bgt.w	800caa0 <_svfprintf_r+0xc18>
 800c4b2:	eb0c 0103 	add.w	r1, ip, r3
 800c4b6:	2a07      	cmp	r2, #7
 800c4b8:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 800c4bc:	6063      	str	r3, [r4, #4]
 800c4be:	f340 8304 	ble.w	800caca <_svfprintf_r+0xc42>
 800c4c2:	aa1e      	add	r2, sp, #120	; 0x78
 800c4c4:	4659      	mov	r1, fp
 800c4c6:	4638      	mov	r0, r7
 800c4c8:	f002 f9fa 	bl	800e8c0 <__ssprint_r>
 800c4cc:	2800      	cmp	r0, #0
 800c4ce:	f040 8646 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800c4d2:	ac21      	add	r4, sp, #132	; 0x84
 800c4d4:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 800c4d8:	b173      	cbz	r3, 800c4f8 <_svfprintf_r+0x670>
 800c4da:	f10d 035b 	add.w	r3, sp, #91	; 0x5b
 800c4de:	6023      	str	r3, [r4, #0]
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	6063      	str	r3, [r4, #4]
 800c4e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	9320      	str	r3, [sp, #128]	; 0x80
 800c4ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c4ec:	3301      	adds	r3, #1
 800c4ee:	2b07      	cmp	r3, #7
 800c4f0:	931f      	str	r3, [sp, #124]	; 0x7c
 800c4f2:	f300 82ec 	bgt.w	800cace <_svfprintf_r+0xc46>
 800c4f6:	3408      	adds	r4, #8
 800c4f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c4fa:	b16b      	cbz	r3, 800c518 <_svfprintf_r+0x690>
 800c4fc:	ab17      	add	r3, sp, #92	; 0x5c
 800c4fe:	6023      	str	r3, [r4, #0]
 800c500:	2302      	movs	r3, #2
 800c502:	6063      	str	r3, [r4, #4]
 800c504:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c506:	3302      	adds	r3, #2
 800c508:	9320      	str	r3, [sp, #128]	; 0x80
 800c50a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c50c:	3301      	adds	r3, #1
 800c50e:	2b07      	cmp	r3, #7
 800c510:	931f      	str	r3, [sp, #124]	; 0x7c
 800c512:	f300 82e6 	bgt.w	800cae2 <_svfprintf_r+0xc5a>
 800c516:	3408      	adds	r4, #8
 800c518:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c51a:	2b80      	cmp	r3, #128	; 0x80
 800c51c:	d120      	bne.n	800c560 <_svfprintf_r+0x6d8>
 800c51e:	e9dd 320c 	ldrd	r3, r2, [sp, #48]	; 0x30
 800c522:	1a9b      	subs	r3, r3, r2
 800c524:	2b00      	cmp	r3, #0
 800c526:	dd1b      	ble.n	800c560 <_svfprintf_r+0x6d8>
 800c528:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	; 0x7c
 800c52c:	492a      	ldr	r1, [pc, #168]	; (800c5d8 <_svfprintf_r+0x750>)
 800c52e:	6021      	str	r1, [r4, #0]
 800c530:	2b10      	cmp	r3, #16
 800c532:	f102 0201 	add.w	r2, r2, #1
 800c536:	f104 0008 	add.w	r0, r4, #8
 800c53a:	f300 82dc 	bgt.w	800caf6 <_svfprintf_r+0xc6e>
 800c53e:	eb0c 0103 	add.w	r1, ip, r3
 800c542:	2a07      	cmp	r2, #7
 800c544:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 800c548:	6063      	str	r3, [r4, #4]
 800c54a:	f340 82e9 	ble.w	800cb20 <_svfprintf_r+0xc98>
 800c54e:	aa1e      	add	r2, sp, #120	; 0x78
 800c550:	4659      	mov	r1, fp
 800c552:	4638      	mov	r0, r7
 800c554:	f002 f9b4 	bl	800e8c0 <__ssprint_r>
 800c558:	2800      	cmp	r0, #0
 800c55a:	f040 8600 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800c55e:	ac21      	add	r4, sp, #132	; 0x84
 800c560:	eba9 0906 	sub.w	r9, r9, r6
 800c564:	f1b9 0f00 	cmp.w	r9, #0
 800c568:	dd1c      	ble.n	800c5a4 <_svfprintf_r+0x71c>
 800c56a:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	; 0x7c
 800c56e:	481a      	ldr	r0, [pc, #104]	; (800c5d8 <_svfprintf_r+0x750>)
 800c570:	6020      	str	r0, [r4, #0]
 800c572:	f1b9 0f10 	cmp.w	r9, #16
 800c576:	f102 0201 	add.w	r2, r2, #1
 800c57a:	f104 0108 	add.w	r1, r4, #8
 800c57e:	f300 82d1 	bgt.w	800cb24 <_svfprintf_r+0xc9c>
 800c582:	444b      	add	r3, r9
 800c584:	2a07      	cmp	r2, #7
 800c586:	e9cd 231f 	strd	r2, r3, [sp, #124]	; 0x7c
 800c58a:	f8c4 9004 	str.w	r9, [r4, #4]
 800c58e:	f340 82dd 	ble.w	800cb4c <_svfprintf_r+0xcc4>
 800c592:	aa1e      	add	r2, sp, #120	; 0x78
 800c594:	4659      	mov	r1, fp
 800c596:	4638      	mov	r0, r7
 800c598:	f002 f992 	bl	800e8c0 <__ssprint_r>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	f040 85de 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800c5a2:	ac21      	add	r4, sp, #132	; 0x84
 800c5a4:	05e9      	lsls	r1, r5, #23
 800c5a6:	9820      	ldr	r0, [sp, #128]	; 0x80
 800c5a8:	f100 82d6 	bmi.w	800cb58 <_svfprintf_r+0xcd0>
 800c5ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	4430      	add	r0, r6
 800c5b2:	2b07      	cmp	r3, #7
 800c5b4:	e9c4 a600 	strd	sl, r6, [r4]
 800c5b8:	9020      	str	r0, [sp, #128]	; 0x80
 800c5ba:	931f      	str	r3, [sp, #124]	; 0x7c
 800c5bc:	f300 8310 	bgt.w	800cbe0 <_svfprintf_r+0xd58>
 800c5c0:	3408      	adds	r4, #8
 800c5c2:	076b      	lsls	r3, r5, #29
 800c5c4:	f100 85ac 	bmi.w	800d120 <_svfprintf_r+0x1298>
 800c5c8:	e008      	b.n	800c5dc <_svfprintf_r+0x754>
 800c5ca:	bf00      	nop
 800c5cc:	0800ffb1 	.word	0x0800ffb1
 800c5d0:	0800ffc2 	.word	0x0800ffc2
 800c5d4:	08010350 	.word	0x08010350
 800c5d8:	08010360 	.word	0x08010360
 800c5dc:	e9dd 210c 	ldrd	r2, r1, [sp, #48]	; 0x30
 800c5e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5e2:	428a      	cmp	r2, r1
 800c5e4:	bfac      	ite	ge
 800c5e6:	189b      	addge	r3, r3, r2
 800c5e8:	185b      	addlt	r3, r3, r1
 800c5ea:	930a      	str	r3, [sp, #40]	; 0x28
 800c5ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c5ee:	b13b      	cbz	r3, 800c600 <_svfprintf_r+0x778>
 800c5f0:	aa1e      	add	r2, sp, #120	; 0x78
 800c5f2:	4659      	mov	r1, fp
 800c5f4:	4638      	mov	r0, r7
 800c5f6:	f002 f963 	bl	800e8c0 <__ssprint_r>
 800c5fa:	2800      	cmp	r0, #0
 800c5fc:	f040 85af 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800c600:	2300      	movs	r3, #0
 800c602:	931f      	str	r3, [sp, #124]	; 0x7c
 800c604:	9b02      	ldr	r3, [sp, #8]
 800c606:	2b00      	cmp	r3, #0
 800c608:	f040 85c6 	bne.w	800d198 <_svfprintf_r+0x1310>
 800c60c:	ac21      	add	r4, sp, #132	; 0x84
 800c60e:	e0e3      	b.n	800c7d8 <_svfprintf_r+0x950>
 800c610:	2300      	movs	r3, #0
 800c612:	9302      	str	r3, [sp, #8]
 800c614:	f10d 0ac4 	add.w	sl, sp, #196	; 0xc4
 800c618:	e64a      	b.n	800c2b0 <_svfprintf_r+0x428>
 800c61a:	9002      	str	r0, [sp, #8]
 800c61c:	e648      	b.n	800c2b0 <_svfprintf_r+0x428>
 800c61e:	2300      	movs	r3, #0
 800c620:	9302      	str	r3, [sp, #8]
 800c622:	2606      	movs	r6, #6
 800c624:	e644      	b.n	800c2b0 <_svfprintf_r+0x428>
 800c626:	2300      	movs	r3, #0
 800c628:	9302      	str	r3, [sp, #8]
 800c62a:	e641      	b.n	800c2b0 <_svfprintf_r+0x428>
 800c62c:	2300      	movs	r3, #0
 800c62e:	eeb0 9b48 	vmov.f64	d9, d8
 800c632:	e648      	b.n	800c2c6 <_svfprintf_r+0x43e>
 800c634:	f800 ec01 	strb.w	lr, [r0, #-1]
 800c638:	e694      	b.n	800c364 <_svfprintf_r+0x4dc>
 800c63a:	f802 eb01 	strb.w	lr, [r2], #1
 800c63e:	ebac 0102 	sub.w	r1, ip, r2
 800c642:	2900      	cmp	r1, #0
 800c644:	daf9      	bge.n	800c63a <_svfprintf_r+0x7b2>
 800c646:	1c42      	adds	r2, r0, #1
 800c648:	3001      	adds	r0, #1
 800c64a:	bfb8      	it	lt
 800c64c:	2200      	movlt	r2, #0
 800c64e:	4413      	add	r3, r2
 800c650:	e697      	b.n	800c382 <_svfprintf_r+0x4fa>
 800c652:	461a      	mov	r2, r3
 800c654:	eb03 0c00 	add.w	ip, r3, r0
 800c658:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800c65c:	e7ef      	b.n	800c63e <_svfprintf_r+0x7b6>
 800c65e:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 800c662:	d006      	beq.n	800c672 <_svfprintf_r+0x7ea>
 800c664:	f1b9 0f45 	cmp.w	r9, #69	; 0x45
 800c668:	d118      	bne.n	800c69c <_svfprintf_r+0x814>
 800c66a:	f106 0801 	add.w	r8, r6, #1
 800c66e:	2102      	movs	r1, #2
 800c670:	e001      	b.n	800c676 <_svfprintf_r+0x7ee>
 800c672:	46b0      	mov	r8, r6
 800c674:	2103      	movs	r1, #3
 800c676:	ab1c      	add	r3, sp, #112	; 0x70
 800c678:	9301      	str	r3, [sp, #4]
 800c67a:	ab19      	add	r3, sp, #100	; 0x64
 800c67c:	9300      	str	r3, [sp, #0]
 800c67e:	4642      	mov	r2, r8
 800c680:	ab18      	add	r3, sp, #96	; 0x60
 800c682:	4638      	mov	r0, r7
 800c684:	eeb0 0b49 	vmov.f64	d0, d9
 800c688:	f7fc f806 	bl	8008698 <_dtoa_r>
 800c68c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c690:	4682      	mov	sl, r0
 800c692:	d105      	bne.n	800c6a0 <_svfprintf_r+0x818>
 800c694:	07eb      	lsls	r3, r5, #31
 800c696:	d403      	bmi.n	800c6a0 <_svfprintf_r+0x818>
 800c698:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c69a:	e672      	b.n	800c382 <_svfprintf_r+0x4fa>
 800c69c:	46b0      	mov	r8, r6
 800c69e:	e7e6      	b.n	800c66e <_svfprintf_r+0x7e6>
 800c6a0:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 800c6a4:	eb0a 0308 	add.w	r3, sl, r8
 800c6a8:	d10d      	bne.n	800c6c6 <_svfprintf_r+0x83e>
 800c6aa:	f89a 2000 	ldrb.w	r2, [sl]
 800c6ae:	2a30      	cmp	r2, #48	; 0x30
 800c6b0:	d107      	bne.n	800c6c2 <_svfprintf_r+0x83a>
 800c6b2:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800c6b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ba:	bf1c      	itt	ne
 800c6bc:	f1c8 0201 	rsbne	r2, r8, #1
 800c6c0:	9218      	strne	r2, [sp, #96]	; 0x60
 800c6c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c6c4:	4413      	add	r3, r2
 800c6c6:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800c6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ce:	bf08      	it	eq
 800c6d0:	931c      	streq	r3, [sp, #112]	; 0x70
 800c6d2:	2130      	movs	r1, #48	; 0x30
 800c6d4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c6d6:	4293      	cmp	r3, r2
 800c6d8:	d9de      	bls.n	800c698 <_svfprintf_r+0x810>
 800c6da:	1c50      	adds	r0, r2, #1
 800c6dc:	901c      	str	r0, [sp, #112]	; 0x70
 800c6de:	7011      	strb	r1, [r2, #0]
 800c6e0:	e7f8      	b.n	800c6d4 <_svfprintf_r+0x84c>
 800c6e2:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 800c6e6:	f47f ae5e 	bne.w	800c3a6 <_svfprintf_r+0x51e>
 800c6ea:	f005 0301 	and.w	r3, r5, #1
 800c6ee:	f1b8 0f00 	cmp.w	r8, #0
 800c6f2:	ea43 0306 	orr.w	r3, r3, r6
 800c6f6:	dd18      	ble.n	800c72a <_svfprintf_r+0x8a2>
 800c6f8:	b383      	cbz	r3, 800c75c <_svfprintf_r+0x8d4>
 800c6fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6fc:	4443      	add	r3, r8
 800c6fe:	441e      	add	r6, r3
 800c700:	2366      	movs	r3, #102	; 0x66
 800c702:	9304      	str	r3, [sp, #16]
 800c704:	e02f      	b.n	800c766 <_svfprintf_r+0x8de>
 800c706:	f813 cb01 	ldrb.w	ip, [r3], #1
 800c70a:	f802 cb01 	strb.w	ip, [r2], #1
 800c70e:	e681      	b.n	800c414 <_svfprintf_r+0x58c>
 800c710:	b941      	cbnz	r1, 800c724 <_svfprintf_r+0x89c>
 800c712:	2230      	movs	r2, #48	; 0x30
 800c714:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
 800c718:	f10d 026b 	add.w	r2, sp, #107	; 0x6b
 800c71c:	3330      	adds	r3, #48	; 0x30
 800c71e:	f802 3b01 	strb.w	r3, [r2], #1
 800c722:	e683      	b.n	800c42c <_svfprintf_r+0x5a4>
 800c724:	f10d 026a 	add.w	r2, sp, #106	; 0x6a
 800c728:	e7f8      	b.n	800c71c <_svfprintf_r+0x894>
 800c72a:	b1cb      	cbz	r3, 800c760 <_svfprintf_r+0x8d8>
 800c72c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c72e:	3301      	adds	r3, #1
 800c730:	e7e5      	b.n	800c6fe <_svfprintf_r+0x876>
 800c732:	9b03      	ldr	r3, [sp, #12]
 800c734:	4598      	cmp	r8, r3
 800c736:	db06      	blt.n	800c746 <_svfprintf_r+0x8be>
 800c738:	07e9      	lsls	r1, r5, #31
 800c73a:	d52a      	bpl.n	800c792 <_svfprintf_r+0x90a>
 800c73c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c73e:	eb08 0603 	add.w	r6, r8, r3
 800c742:	2367      	movs	r3, #103	; 0x67
 800c744:	e7dd      	b.n	800c702 <_svfprintf_r+0x87a>
 800c746:	9b03      	ldr	r3, [sp, #12]
 800c748:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c74a:	f1b8 0f00 	cmp.w	r8, #0
 800c74e:	eb03 0602 	add.w	r6, r3, r2
 800c752:	dcf6      	bgt.n	800c742 <_svfprintf_r+0x8ba>
 800c754:	f1c8 0301 	rsb	r3, r8, #1
 800c758:	441e      	add	r6, r3
 800c75a:	e7f2      	b.n	800c742 <_svfprintf_r+0x8ba>
 800c75c:	4646      	mov	r6, r8
 800c75e:	e7cf      	b.n	800c700 <_svfprintf_r+0x878>
 800c760:	2366      	movs	r3, #102	; 0x66
 800c762:	9304      	str	r3, [sp, #16]
 800c764:	2601      	movs	r6, #1
 800c766:	f415 6380 	ands.w	r3, r5, #1024	; 0x400
 800c76a:	9307      	str	r3, [sp, #28]
 800c76c:	d025      	beq.n	800c7ba <_svfprintf_r+0x932>
 800c76e:	2300      	movs	r3, #0
 800c770:	f1b8 0f00 	cmp.w	r8, #0
 800c774:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c778:	f77f ae6d 	ble.w	800c456 <_svfprintf_r+0x5ce>
 800c77c:	9b08      	ldr	r3, [sp, #32]
 800c77e:	781b      	ldrb	r3, [r3, #0]
 800c780:	2bff      	cmp	r3, #255	; 0xff
 800c782:	d108      	bne.n	800c796 <_svfprintf_r+0x90e>
 800c784:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c788:	4413      	add	r3, r2
 800c78a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c78c:	fb02 6603 	mla	r6, r2, r3, r6
 800c790:	e661      	b.n	800c456 <_svfprintf_r+0x5ce>
 800c792:	4646      	mov	r6, r8
 800c794:	e7d5      	b.n	800c742 <_svfprintf_r+0x8ba>
 800c796:	4543      	cmp	r3, r8
 800c798:	daf4      	bge.n	800c784 <_svfprintf_r+0x8fc>
 800c79a:	eba8 0803 	sub.w	r8, r8, r3
 800c79e:	9b08      	ldr	r3, [sp, #32]
 800c7a0:	785b      	ldrb	r3, [r3, #1]
 800c7a2:	b133      	cbz	r3, 800c7b2 <_svfprintf_r+0x92a>
 800c7a4:	9b07      	ldr	r3, [sp, #28]
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	9307      	str	r3, [sp, #28]
 800c7aa:	9b08      	ldr	r3, [sp, #32]
 800c7ac:	3301      	adds	r3, #1
 800c7ae:	9308      	str	r3, [sp, #32]
 800c7b0:	e7e4      	b.n	800c77c <_svfprintf_r+0x8f4>
 800c7b2:	9b06      	ldr	r3, [sp, #24]
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	9306      	str	r3, [sp, #24]
 800c7b8:	e7e0      	b.n	800c77c <_svfprintf_r+0x8f4>
 800c7ba:	9b07      	ldr	r3, [sp, #28]
 800c7bc:	9306      	str	r3, [sp, #24]
 800c7be:	e64a      	b.n	800c456 <_svfprintf_r+0x5ce>
 800c7c0:	f108 0304 	add.w	r3, r8, #4
 800c7c4:	06aa      	lsls	r2, r5, #26
 800c7c6:	9305      	str	r3, [sp, #20]
 800c7c8:	d50c      	bpl.n	800c7e4 <_svfprintf_r+0x95c>
 800c7ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7cc:	f8d8 3000 	ldr.w	r3, [r8]
 800c7d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c7d2:	17d2      	asrs	r2, r2, #31
 800c7d4:	e9c3 1200 	strd	r1, r2, [r3]
 800c7d8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c7dc:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800c7e0:	f7ff bb8f 	b.w	800bf02 <_svfprintf_r+0x7a>
 800c7e4:	06eb      	lsls	r3, r5, #27
 800c7e6:	d504      	bpl.n	800c7f2 <_svfprintf_r+0x96a>
 800c7e8:	f8d8 3000 	ldr.w	r3, [r8]
 800c7ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7ee:	601a      	str	r2, [r3, #0]
 800c7f0:	e7f2      	b.n	800c7d8 <_svfprintf_r+0x950>
 800c7f2:	066e      	lsls	r6, r5, #25
 800c7f4:	d504      	bpl.n	800c800 <_svfprintf_r+0x978>
 800c7f6:	f8d8 3000 	ldr.w	r3, [r8]
 800c7fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7fc:	801a      	strh	r2, [r3, #0]
 800c7fe:	e7eb      	b.n	800c7d8 <_svfprintf_r+0x950>
 800c800:	05ad      	lsls	r5, r5, #22
 800c802:	d5f1      	bpl.n	800c7e8 <_svfprintf_r+0x960>
 800c804:	f8d8 3000 	ldr.w	r3, [r8]
 800c808:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c80a:	701a      	strb	r2, [r3, #0]
 800c80c:	e7e4      	b.n	800c7d8 <_svfprintf_r+0x950>
 800c80e:	f045 0510 	orr.w	r5, r5, #16
 800c812:	f015 0320 	ands.w	r3, r5, #32
 800c816:	d020      	beq.n	800c85a <_svfprintf_r+0x9d2>
 800c818:	f108 0307 	add.w	r3, r8, #7
 800c81c:	f023 0307 	bic.w	r3, r3, #7
 800c820:	461a      	mov	r2, r3
 800c822:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800c826:	f852 8b08 	ldr.w	r8, [r2], #8
 800c82a:	9205      	str	r2, [sp, #20]
 800c82c:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 800c830:	2300      	movs	r3, #0
 800c832:	2200      	movs	r2, #0
 800c834:	f88d 205b 	strb.w	r2, [sp, #91]	; 0x5b
 800c838:	1c72      	adds	r2, r6, #1
 800c83a:	f000 84c3 	beq.w	800d1c4 <_svfprintf_r+0x133c>
 800c83e:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800c842:	9202      	str	r2, [sp, #8]
 800c844:	ea58 0209 	orrs.w	r2, r8, r9
 800c848:	f040 84c1 	bne.w	800d1ce <_svfprintf_r+0x1346>
 800c84c:	2e00      	cmp	r6, #0
 800c84e:	f000 810d 	beq.w	800ca6c <_svfprintf_r+0xbe4>
 800c852:	2b01      	cmp	r3, #1
 800c854:	f040 84be 	bne.w	800d1d4 <_svfprintf_r+0x134c>
 800c858:	e0ad      	b.n	800c9b6 <_svfprintf_r+0xb2e>
 800c85a:	4642      	mov	r2, r8
 800c85c:	f015 0910 	ands.w	r9, r5, #16
 800c860:	f852 8b04 	ldr.w	r8, [r2], #4
 800c864:	9205      	str	r2, [sp, #20]
 800c866:	d001      	beq.n	800c86c <_svfprintf_r+0x9e4>
 800c868:	4699      	mov	r9, r3
 800c86a:	e7df      	b.n	800c82c <_svfprintf_r+0x9a4>
 800c86c:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800c870:	d002      	beq.n	800c878 <_svfprintf_r+0x9f0>
 800c872:	fa1f f888 	uxth.w	r8, r8
 800c876:	e7d9      	b.n	800c82c <_svfprintf_r+0x9a4>
 800c878:	f415 7900 	ands.w	r9, r5, #512	; 0x200
 800c87c:	d0d6      	beq.n	800c82c <_svfprintf_r+0x9a4>
 800c87e:	fa5f f888 	uxtb.w	r8, r8
 800c882:	e7f1      	b.n	800c868 <_svfprintf_r+0x9e0>
 800c884:	4643      	mov	r3, r8
 800c886:	2278      	movs	r2, #120	; 0x78
 800c888:	f853 8b04 	ldr.w	r8, [r3], #4
 800c88c:	9305      	str	r3, [sp, #20]
 800c88e:	2330      	movs	r3, #48	; 0x30
 800c890:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 800c894:	4bae      	ldr	r3, [pc, #696]	; (800cb50 <_svfprintf_r+0xcc8>)
 800c896:	9312      	str	r3, [sp, #72]	; 0x48
 800c898:	f04f 0900 	mov.w	r9, #0
 800c89c:	f045 0502 	orr.w	r5, r5, #2
 800c8a0:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
 800c8a4:	2302      	movs	r3, #2
 800c8a6:	9204      	str	r2, [sp, #16]
 800c8a8:	e7c3      	b.n	800c832 <_svfprintf_r+0x9aa>
 800c8aa:	4643      	mov	r3, r8
 800c8ac:	1c70      	adds	r0, r6, #1
 800c8ae:	f853 ab04 	ldr.w	sl, [r3], #4
 800c8b2:	9305      	str	r3, [sp, #20]
 800c8b4:	f04f 0800 	mov.w	r8, #0
 800c8b8:	f88d 805b 	strb.w	r8, [sp, #91]	; 0x5b
 800c8bc:	d010      	beq.n	800c8e0 <_svfprintf_r+0xa58>
 800c8be:	4632      	mov	r2, r6
 800c8c0:	4641      	mov	r1, r8
 800c8c2:	4650      	mov	r0, sl
 800c8c4:	f7f3 fcc4 	bl	8000250 <memchr>
 800c8c8:	9002      	str	r0, [sp, #8]
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	f000 80e5 	beq.w	800ca9a <_svfprintf_r+0xc12>
 800c8d0:	e9cd 8806 	strd	r8, r8, [sp, #24]
 800c8d4:	eba0 060a 	sub.w	r6, r0, sl
 800c8d8:	f8cd 8008 	str.w	r8, [sp, #8]
 800c8dc:	46c1      	mov	r9, r8
 800c8de:	e5c2      	b.n	800c466 <_svfprintf_r+0x5de>
 800c8e0:	4650      	mov	r0, sl
 800c8e2:	f7f3 fcad 	bl	8000240 <strlen>
 800c8e6:	46c1      	mov	r9, r8
 800c8e8:	4606      	mov	r6, r0
 800c8ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800c8ee:	464b      	mov	r3, r9
 800c8f0:	e48a      	b.n	800c208 <_svfprintf_r+0x380>
 800c8f2:	f045 0510 	orr.w	r5, r5, #16
 800c8f6:	f015 0320 	ands.w	r3, r5, #32
 800c8fa:	d00b      	beq.n	800c914 <_svfprintf_r+0xa8c>
 800c8fc:	f108 0307 	add.w	r3, r8, #7
 800c900:	f023 0307 	bic.w	r3, r3, #7
 800c904:	461a      	mov	r2, r3
 800c906:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800c90a:	f852 8b08 	ldr.w	r8, [r2], #8
 800c90e:	9205      	str	r2, [sp, #20]
 800c910:	2301      	movs	r3, #1
 800c912:	e78e      	b.n	800c832 <_svfprintf_r+0x9aa>
 800c914:	4642      	mov	r2, r8
 800c916:	f015 0910 	ands.w	r9, r5, #16
 800c91a:	f852 8b04 	ldr.w	r8, [r2], #4
 800c91e:	9205      	str	r2, [sp, #20]
 800c920:	d001      	beq.n	800c926 <_svfprintf_r+0xa9e>
 800c922:	4699      	mov	r9, r3
 800c924:	e7f4      	b.n	800c910 <_svfprintf_r+0xa88>
 800c926:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800c92a:	d002      	beq.n	800c932 <_svfprintf_r+0xaaa>
 800c92c:	fa1f f888 	uxth.w	r8, r8
 800c930:	e7ee      	b.n	800c910 <_svfprintf_r+0xa88>
 800c932:	f415 7900 	ands.w	r9, r5, #512	; 0x200
 800c936:	d0eb      	beq.n	800c910 <_svfprintf_r+0xa88>
 800c938:	fa5f f888 	uxtb.w	r8, r8
 800c93c:	e7f1      	b.n	800c922 <_svfprintf_r+0xa9a>
 800c93e:	4b85      	ldr	r3, [pc, #532]	; (800cb54 <_svfprintf_r+0xccc>)
 800c940:	9312      	str	r3, [sp, #72]	; 0x48
 800c942:	f015 0320 	ands.w	r3, r5, #32
 800c946:	d01c      	beq.n	800c982 <_svfprintf_r+0xafa>
 800c948:	f108 0307 	add.w	r3, r8, #7
 800c94c:	f023 0307 	bic.w	r3, r3, #7
 800c950:	461a      	mov	r2, r3
 800c952:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800c956:	f852 8b08 	ldr.w	r8, [r2], #8
 800c95a:	9205      	str	r2, [sp, #20]
 800c95c:	07e9      	lsls	r1, r5, #31
 800c95e:	d50a      	bpl.n	800c976 <_svfprintf_r+0xaee>
 800c960:	ea58 0309 	orrs.w	r3, r8, r9
 800c964:	d007      	beq.n	800c976 <_svfprintf_r+0xaee>
 800c966:	2330      	movs	r3, #48	; 0x30
 800c968:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 800c96c:	9b04      	ldr	r3, [sp, #16]
 800c96e:	f88d 305d 	strb.w	r3, [sp, #93]	; 0x5d
 800c972:	f045 0502 	orr.w	r5, r5, #2
 800c976:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 800c97a:	2302      	movs	r3, #2
 800c97c:	e759      	b.n	800c832 <_svfprintf_r+0x9aa>
 800c97e:	4b74      	ldr	r3, [pc, #464]	; (800cb50 <_svfprintf_r+0xcc8>)
 800c980:	e7de      	b.n	800c940 <_svfprintf_r+0xab8>
 800c982:	4642      	mov	r2, r8
 800c984:	f015 0910 	ands.w	r9, r5, #16
 800c988:	f852 8b04 	ldr.w	r8, [r2], #4
 800c98c:	9205      	str	r2, [sp, #20]
 800c98e:	d001      	beq.n	800c994 <_svfprintf_r+0xb0c>
 800c990:	4699      	mov	r9, r3
 800c992:	e7e3      	b.n	800c95c <_svfprintf_r+0xad4>
 800c994:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800c998:	d002      	beq.n	800c9a0 <_svfprintf_r+0xb18>
 800c99a:	fa1f f888 	uxth.w	r8, r8
 800c99e:	e7dd      	b.n	800c95c <_svfprintf_r+0xad4>
 800c9a0:	f415 7900 	ands.w	r9, r5, #512	; 0x200
 800c9a4:	d0da      	beq.n	800c95c <_svfprintf_r+0xad4>
 800c9a6:	fa5f f888 	uxtb.w	r8, r8
 800c9aa:	e7f1      	b.n	800c990 <_svfprintf_r+0xb08>
 800c9ac:	f1b8 0f0a 	cmp.w	r8, #10
 800c9b0:	f179 0300 	sbcs.w	r3, r9, #0
 800c9b4:	d207      	bcs.n	800c9c6 <_svfprintf_r+0xb3e>
 800c9b6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800c9ba:	f88d 8127 	strb.w	r8, [sp, #295]	; 0x127
 800c9be:	f20d 1a27 	addw	sl, sp, #295	; 0x127
 800c9c2:	f000 bc25 	b.w	800d210 <_svfprintf_r+0x1388>
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	9303      	str	r3, [sp, #12]
 800c9ca:	9b02      	ldr	r3, [sp, #8]
 800c9cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9d0:	ad4a      	add	r5, sp, #296	; 0x128
 800c9d2:	9306      	str	r3, [sp, #24]
 800c9d4:	220a      	movs	r2, #10
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	4640      	mov	r0, r8
 800c9da:	4649      	mov	r1, r9
 800c9dc:	f7f3 fe44 	bl	8000668 <__aeabi_uldivmod>
 800c9e0:	9b03      	ldr	r3, [sp, #12]
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	9303      	str	r3, [sp, #12]
 800c9e6:	9b06      	ldr	r3, [sp, #24]
 800c9e8:	3230      	adds	r2, #48	; 0x30
 800c9ea:	f105 3aff 	add.w	sl, r5, #4294967295
 800c9ee:	f805 2c01 	strb.w	r2, [r5, #-1]
 800c9f2:	b1db      	cbz	r3, 800ca2c <_svfprintf_r+0xba4>
 800c9f4:	9b08      	ldr	r3, [sp, #32]
 800c9f6:	9a03      	ldr	r2, [sp, #12]
 800c9f8:	781b      	ldrb	r3, [r3, #0]
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	d116      	bne.n	800ca2c <_svfprintf_r+0xba4>
 800c9fe:	2aff      	cmp	r2, #255	; 0xff
 800ca00:	d014      	beq.n	800ca2c <_svfprintf_r+0xba4>
 800ca02:	f1b8 0f0a 	cmp.w	r8, #10
 800ca06:	f179 0300 	sbcs.w	r3, r9, #0
 800ca0a:	d30f      	bcc.n	800ca2c <_svfprintf_r+0xba4>
 800ca0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca0e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ca10:	ebaa 0a03 	sub.w	sl, sl, r3
 800ca14:	461a      	mov	r2, r3
 800ca16:	4650      	mov	r0, sl
 800ca18:	f7fe faa3 	bl	800af62 <strncpy>
 800ca1c:	9b08      	ldr	r3, [sp, #32]
 800ca1e:	785b      	ldrb	r3, [r3, #1]
 800ca20:	b11b      	cbz	r3, 800ca2a <_svfprintf_r+0xba2>
 800ca22:	9b08      	ldr	r3, [sp, #32]
 800ca24:	3301      	adds	r3, #1
 800ca26:	9308      	str	r3, [sp, #32]
 800ca28:	2300      	movs	r3, #0
 800ca2a:	9303      	str	r3, [sp, #12]
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	220a      	movs	r2, #10
 800ca30:	4640      	mov	r0, r8
 800ca32:	4649      	mov	r1, r9
 800ca34:	f7f3 fe18 	bl	8000668 <__aeabi_uldivmod>
 800ca38:	f1b8 0f0a 	cmp.w	r8, #10
 800ca3c:	f179 0300 	sbcs.w	r3, r9, #0
 800ca40:	f0c0 83e6 	bcc.w	800d210 <_svfprintf_r+0x1388>
 800ca44:	4680      	mov	r8, r0
 800ca46:	4689      	mov	r9, r1
 800ca48:	4655      	mov	r5, sl
 800ca4a:	e7c3      	b.n	800c9d4 <_svfprintf_r+0xb4c>
 800ca4c:	f008 030f 	and.w	r3, r8, #15
 800ca50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ca52:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800ca56:	5cd3      	ldrb	r3, [r2, r3]
 800ca58:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800ca5c:	ea48 7809 	orr.w	r8, r8, r9, lsl #28
 800ca60:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800ca64:	ea58 0309 	orrs.w	r3, r8, r9
 800ca68:	d1f0      	bne.n	800ca4c <_svfprintf_r+0xbc4>
 800ca6a:	e3d1      	b.n	800d210 <_svfprintf_r+0x1388>
 800ca6c:	b92b      	cbnz	r3, 800ca7a <_svfprintf_r+0xbf2>
 800ca6e:	07e8      	lsls	r0, r5, #31
 800ca70:	d503      	bpl.n	800ca7a <_svfprintf_r+0xbf2>
 800ca72:	2330      	movs	r3, #48	; 0x30
 800ca74:	f88d 3127 	strb.w	r3, [sp, #295]	; 0x127
 800ca78:	e7a1      	b.n	800c9be <_svfprintf_r+0xb36>
 800ca7a:	f50d 7a94 	add.w	sl, sp, #296	; 0x128
 800ca7e:	e3c7      	b.n	800d210 <_svfprintf_r+0x1388>
 800ca80:	9b04      	ldr	r3, [sp, #16]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	f000 838e 	beq.w	800d1a4 <_svfprintf_r+0x131c>
 800ca88:	2000      	movs	r0, #0
 800ca8a:	f88d 30c4 	strb.w	r3, [sp, #196]	; 0xc4
 800ca8e:	f88d 005b 	strb.w	r0, [sp, #91]	; 0x5b
 800ca92:	f8cd 8014 	str.w	r8, [sp, #20]
 800ca96:	f7ff bb4e 	b.w	800c136 <_svfprintf_r+0x2ae>
 800ca9a:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800ca9e:	e726      	b.n	800c8ee <_svfprintf_r+0xa66>
 800caa0:	2110      	movs	r1, #16
 800caa2:	6061      	str	r1, [r4, #4]
 800caa4:	2a07      	cmp	r2, #7
 800caa6:	4461      	add	r1, ip
 800caa8:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 800caac:	dd0a      	ble.n	800cac4 <_svfprintf_r+0xc3c>
 800caae:	aa1e      	add	r2, sp, #120	; 0x78
 800cab0:	4659      	mov	r1, fp
 800cab2:	4638      	mov	r0, r7
 800cab4:	9315      	str	r3, [sp, #84]	; 0x54
 800cab6:	f001 ff03 	bl	800e8c0 <__ssprint_r>
 800caba:	2800      	cmp	r0, #0
 800cabc:	f040 834f 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cac0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cac2:	a821      	add	r0, sp, #132	; 0x84
 800cac4:	3b10      	subs	r3, #16
 800cac6:	4604      	mov	r4, r0
 800cac8:	e4e8      	b.n	800c49c <_svfprintf_r+0x614>
 800caca:	4604      	mov	r4, r0
 800cacc:	e502      	b.n	800c4d4 <_svfprintf_r+0x64c>
 800cace:	aa1e      	add	r2, sp, #120	; 0x78
 800cad0:	4659      	mov	r1, fp
 800cad2:	4638      	mov	r0, r7
 800cad4:	f001 fef4 	bl	800e8c0 <__ssprint_r>
 800cad8:	2800      	cmp	r0, #0
 800cada:	f040 8340 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cade:	ac21      	add	r4, sp, #132	; 0x84
 800cae0:	e50a      	b.n	800c4f8 <_svfprintf_r+0x670>
 800cae2:	aa1e      	add	r2, sp, #120	; 0x78
 800cae4:	4659      	mov	r1, fp
 800cae6:	4638      	mov	r0, r7
 800cae8:	f001 feea 	bl	800e8c0 <__ssprint_r>
 800caec:	2800      	cmp	r0, #0
 800caee:	f040 8336 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800caf2:	ac21      	add	r4, sp, #132	; 0x84
 800caf4:	e510      	b.n	800c518 <_svfprintf_r+0x690>
 800caf6:	2110      	movs	r1, #16
 800caf8:	6061      	str	r1, [r4, #4]
 800cafa:	2a07      	cmp	r2, #7
 800cafc:	4461      	add	r1, ip
 800cafe:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 800cb02:	dd0a      	ble.n	800cb1a <_svfprintf_r+0xc92>
 800cb04:	aa1e      	add	r2, sp, #120	; 0x78
 800cb06:	4659      	mov	r1, fp
 800cb08:	4638      	mov	r0, r7
 800cb0a:	9313      	str	r3, [sp, #76]	; 0x4c
 800cb0c:	f001 fed8 	bl	800e8c0 <__ssprint_r>
 800cb10:	2800      	cmp	r0, #0
 800cb12:	f040 8324 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cb16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cb18:	a821      	add	r0, sp, #132	; 0x84
 800cb1a:	3b10      	subs	r3, #16
 800cb1c:	4604      	mov	r4, r0
 800cb1e:	e503      	b.n	800c528 <_svfprintf_r+0x6a0>
 800cb20:	4604      	mov	r4, r0
 800cb22:	e51d      	b.n	800c560 <_svfprintf_r+0x6d8>
 800cb24:	2010      	movs	r0, #16
 800cb26:	4403      	add	r3, r0
 800cb28:	2a07      	cmp	r2, #7
 800cb2a:	e9cd 231f 	strd	r2, r3, [sp, #124]	; 0x7c
 800cb2e:	6060      	str	r0, [r4, #4]
 800cb30:	dd08      	ble.n	800cb44 <_svfprintf_r+0xcbc>
 800cb32:	aa1e      	add	r2, sp, #120	; 0x78
 800cb34:	4659      	mov	r1, fp
 800cb36:	4638      	mov	r0, r7
 800cb38:	f001 fec2 	bl	800e8c0 <__ssprint_r>
 800cb3c:	2800      	cmp	r0, #0
 800cb3e:	f040 830e 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cb42:	a921      	add	r1, sp, #132	; 0x84
 800cb44:	f1a9 0910 	sub.w	r9, r9, #16
 800cb48:	460c      	mov	r4, r1
 800cb4a:	e50e      	b.n	800c56a <_svfprintf_r+0x6e2>
 800cb4c:	460c      	mov	r4, r1
 800cb4e:	e529      	b.n	800c5a4 <_svfprintf_r+0x71c>
 800cb50:	0800ffb1 	.word	0x0800ffb1
 800cb54:	0800ffc2 	.word	0x0800ffc2
 800cb58:	9b04      	ldr	r3, [sp, #16]
 800cb5a:	2b65      	cmp	r3, #101	; 0x65
 800cb5c:	f340 8252 	ble.w	800d004 <_svfprintf_r+0x117c>
 800cb60:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cb64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb68:	d16b      	bne.n	800cc42 <_svfprintf_r+0xdba>
 800cb6a:	4b74      	ldr	r3, [pc, #464]	; (800cd3c <_svfprintf_r+0xeb4>)
 800cb6c:	6023      	str	r3, [r4, #0]
 800cb6e:	2301      	movs	r3, #1
 800cb70:	4418      	add	r0, r3
 800cb72:	6063      	str	r3, [r4, #4]
 800cb74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cb76:	9020      	str	r0, [sp, #128]	; 0x80
 800cb78:	3301      	adds	r3, #1
 800cb7a:	2b07      	cmp	r3, #7
 800cb7c:	931f      	str	r3, [sp, #124]	; 0x7c
 800cb7e:	dc39      	bgt.n	800cbf4 <_svfprintf_r+0xd6c>
 800cb80:	3408      	adds	r4, #8
 800cb82:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cb84:	9a03      	ldr	r2, [sp, #12]
 800cb86:	4293      	cmp	r3, r2
 800cb88:	db02      	blt.n	800cb90 <_svfprintf_r+0xd08>
 800cb8a:	07ea      	lsls	r2, r5, #31
 800cb8c:	f57f ad19 	bpl.w	800c5c2 <_svfprintf_r+0x73a>
 800cb90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb92:	6023      	str	r3, [r4, #0]
 800cb94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb98:	6063      	str	r3, [r4, #4]
 800cb9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cb9c:	4413      	add	r3, r2
 800cb9e:	9320      	str	r3, [sp, #128]	; 0x80
 800cba0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cba2:	3301      	adds	r3, #1
 800cba4:	2b07      	cmp	r3, #7
 800cba6:	931f      	str	r3, [sp, #124]	; 0x7c
 800cba8:	dc2e      	bgt.n	800cc08 <_svfprintf_r+0xd80>
 800cbaa:	3408      	adds	r4, #8
 800cbac:	9b03      	ldr	r3, [sp, #12]
 800cbae:	1e5e      	subs	r6, r3, #1
 800cbb0:	2e00      	cmp	r6, #0
 800cbb2:	f77f ad06 	ble.w	800c5c2 <_svfprintf_r+0x73a>
 800cbb6:	f8df 8188 	ldr.w	r8, [pc, #392]	; 800cd40 <_svfprintf_r+0xeb8>
 800cbba:	f04f 0910 	mov.w	r9, #16
 800cbbe:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 800cbc2:	2e10      	cmp	r6, #16
 800cbc4:	f103 0301 	add.w	r3, r3, #1
 800cbc8:	f104 0108 	add.w	r1, r4, #8
 800cbcc:	f8c4 8000 	str.w	r8, [r4]
 800cbd0:	dc24      	bgt.n	800cc1c <_svfprintf_r+0xd94>
 800cbd2:	6066      	str	r6, [r4, #4]
 800cbd4:	2b07      	cmp	r3, #7
 800cbd6:	4416      	add	r6, r2
 800cbd8:	e9cd 361f 	strd	r3, r6, [sp, #124]	; 0x7c
 800cbdc:	f340 829d 	ble.w	800d11a <_svfprintf_r+0x1292>
 800cbe0:	aa1e      	add	r2, sp, #120	; 0x78
 800cbe2:	4659      	mov	r1, fp
 800cbe4:	4638      	mov	r0, r7
 800cbe6:	f001 fe6b 	bl	800e8c0 <__ssprint_r>
 800cbea:	2800      	cmp	r0, #0
 800cbec:	f040 82b7 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cbf0:	ac21      	add	r4, sp, #132	; 0x84
 800cbf2:	e4e6      	b.n	800c5c2 <_svfprintf_r+0x73a>
 800cbf4:	aa1e      	add	r2, sp, #120	; 0x78
 800cbf6:	4659      	mov	r1, fp
 800cbf8:	4638      	mov	r0, r7
 800cbfa:	f001 fe61 	bl	800e8c0 <__ssprint_r>
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	f040 82ad 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cc04:	ac21      	add	r4, sp, #132	; 0x84
 800cc06:	e7bc      	b.n	800cb82 <_svfprintf_r+0xcfa>
 800cc08:	aa1e      	add	r2, sp, #120	; 0x78
 800cc0a:	4659      	mov	r1, fp
 800cc0c:	4638      	mov	r0, r7
 800cc0e:	f001 fe57 	bl	800e8c0 <__ssprint_r>
 800cc12:	2800      	cmp	r0, #0
 800cc14:	f040 82a3 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cc18:	ac21      	add	r4, sp, #132	; 0x84
 800cc1a:	e7c7      	b.n	800cbac <_svfprintf_r+0xd24>
 800cc1c:	3210      	adds	r2, #16
 800cc1e:	2b07      	cmp	r3, #7
 800cc20:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 800cc24:	f8c4 9004 	str.w	r9, [r4, #4]
 800cc28:	dd08      	ble.n	800cc3c <_svfprintf_r+0xdb4>
 800cc2a:	aa1e      	add	r2, sp, #120	; 0x78
 800cc2c:	4659      	mov	r1, fp
 800cc2e:	4638      	mov	r0, r7
 800cc30:	f001 fe46 	bl	800e8c0 <__ssprint_r>
 800cc34:	2800      	cmp	r0, #0
 800cc36:	f040 8292 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cc3a:	a921      	add	r1, sp, #132	; 0x84
 800cc3c:	3e10      	subs	r6, #16
 800cc3e:	460c      	mov	r4, r1
 800cc40:	e7bd      	b.n	800cbbe <_svfprintf_r+0xd36>
 800cc42:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	dc7d      	bgt.n	800cd44 <_svfprintf_r+0xebc>
 800cc48:	4b3c      	ldr	r3, [pc, #240]	; (800cd3c <_svfprintf_r+0xeb4>)
 800cc4a:	6023      	str	r3, [r4, #0]
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	4418      	add	r0, r3
 800cc50:	6063      	str	r3, [r4, #4]
 800cc52:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cc54:	9020      	str	r0, [sp, #128]	; 0x80
 800cc56:	3301      	adds	r3, #1
 800cc58:	2b07      	cmp	r3, #7
 800cc5a:	931f      	str	r3, [sp, #124]	; 0x7c
 800cc5c:	dc47      	bgt.n	800ccee <_svfprintf_r+0xe66>
 800cc5e:	3408      	adds	r4, #8
 800cc60:	9903      	ldr	r1, [sp, #12]
 800cc62:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cc64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cc66:	430a      	orrs	r2, r1
 800cc68:	f005 0101 	and.w	r1, r5, #1
 800cc6c:	430a      	orrs	r2, r1
 800cc6e:	f43f aca8 	beq.w	800c5c2 <_svfprintf_r+0x73a>
 800cc72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cc74:	6022      	str	r2, [r4, #0]
 800cc76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cc78:	6062      	str	r2, [r4, #4]
 800cc7a:	4413      	add	r3, r2
 800cc7c:	9320      	str	r3, [sp, #128]	; 0x80
 800cc7e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cc80:	3301      	adds	r3, #1
 800cc82:	2b07      	cmp	r3, #7
 800cc84:	931f      	str	r3, [sp, #124]	; 0x7c
 800cc86:	dc3c      	bgt.n	800cd02 <_svfprintf_r+0xe7a>
 800cc88:	f104 0308 	add.w	r3, r4, #8
 800cc8c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800cc8e:	2e00      	cmp	r6, #0
 800cc90:	da1c      	bge.n	800cccc <_svfprintf_r+0xe44>
 800cc92:	4c2b      	ldr	r4, [pc, #172]	; (800cd40 <_svfprintf_r+0xeb8>)
 800cc94:	4276      	negs	r6, r6
 800cc96:	461a      	mov	r2, r3
 800cc98:	f04f 0810 	mov.w	r8, #16
 800cc9c:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	; 0x7c
 800cca0:	2e10      	cmp	r6, #16
 800cca2:	f101 0101 	add.w	r1, r1, #1
 800cca6:	f103 0308 	add.w	r3, r3, #8
 800ccaa:	6014      	str	r4, [r2, #0]
 800ccac:	dc33      	bgt.n	800cd16 <_svfprintf_r+0xe8e>
 800ccae:	6056      	str	r6, [r2, #4]
 800ccb0:	2907      	cmp	r1, #7
 800ccb2:	4406      	add	r6, r0
 800ccb4:	e9cd 161f 	strd	r1, r6, [sp, #124]	; 0x7c
 800ccb8:	dd08      	ble.n	800cccc <_svfprintf_r+0xe44>
 800ccba:	aa1e      	add	r2, sp, #120	; 0x78
 800ccbc:	4659      	mov	r1, fp
 800ccbe:	4638      	mov	r0, r7
 800ccc0:	f001 fdfe 	bl	800e8c0 <__ssprint_r>
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	f040 824a 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800ccca:	ab21      	add	r3, sp, #132	; 0x84
 800cccc:	9a03      	ldr	r2, [sp, #12]
 800ccce:	605a      	str	r2, [r3, #4]
 800ccd0:	9903      	ldr	r1, [sp, #12]
 800ccd2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ccd4:	f8c3 a000 	str.w	sl, [r3]
 800ccd8:	440a      	add	r2, r1
 800ccda:	9220      	str	r2, [sp, #128]	; 0x80
 800ccdc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ccde:	3201      	adds	r2, #1
 800cce0:	2a07      	cmp	r2, #7
 800cce2:	921f      	str	r2, [sp, #124]	; 0x7c
 800cce4:	f73f af7c 	bgt.w	800cbe0 <_svfprintf_r+0xd58>
 800cce8:	f103 0408 	add.w	r4, r3, #8
 800ccec:	e469      	b.n	800c5c2 <_svfprintf_r+0x73a>
 800ccee:	aa1e      	add	r2, sp, #120	; 0x78
 800ccf0:	4659      	mov	r1, fp
 800ccf2:	4638      	mov	r0, r7
 800ccf4:	f001 fde4 	bl	800e8c0 <__ssprint_r>
 800ccf8:	2800      	cmp	r0, #0
 800ccfa:	f040 8230 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800ccfe:	ac21      	add	r4, sp, #132	; 0x84
 800cd00:	e7ae      	b.n	800cc60 <_svfprintf_r+0xdd8>
 800cd02:	aa1e      	add	r2, sp, #120	; 0x78
 800cd04:	4659      	mov	r1, fp
 800cd06:	4638      	mov	r0, r7
 800cd08:	f001 fdda 	bl	800e8c0 <__ssprint_r>
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	f040 8226 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cd12:	ab21      	add	r3, sp, #132	; 0x84
 800cd14:	e7ba      	b.n	800cc8c <_svfprintf_r+0xe04>
 800cd16:	3010      	adds	r0, #16
 800cd18:	2907      	cmp	r1, #7
 800cd1a:	e9cd 101f 	strd	r1, r0, [sp, #124]	; 0x7c
 800cd1e:	f8c2 8004 	str.w	r8, [r2, #4]
 800cd22:	dd08      	ble.n	800cd36 <_svfprintf_r+0xeae>
 800cd24:	aa1e      	add	r2, sp, #120	; 0x78
 800cd26:	4659      	mov	r1, fp
 800cd28:	4638      	mov	r0, r7
 800cd2a:	f001 fdc9 	bl	800e8c0 <__ssprint_r>
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	f040 8215 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cd34:	ab21      	add	r3, sp, #132	; 0x84
 800cd36:	3e10      	subs	r6, #16
 800cd38:	461a      	mov	r2, r3
 800cd3a:	e7af      	b.n	800cc9c <_svfprintf_r+0xe14>
 800cd3c:	0800ffd3 	.word	0x0800ffd3
 800cd40:	08010360 	.word	0x08010360
 800cd44:	9b03      	ldr	r3, [sp, #12]
 800cd46:	4543      	cmp	r3, r8
 800cd48:	bfa8      	it	ge
 800cd4a:	4643      	movge	r3, r8
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	4699      	mov	r9, r3
 800cd50:	dd0a      	ble.n	800cd68 <_svfprintf_r+0xee0>
 800cd52:	4418      	add	r0, r3
 800cd54:	e9c4 a300 	strd	sl, r3, [r4]
 800cd58:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cd5a:	9020      	str	r0, [sp, #128]	; 0x80
 800cd5c:	3301      	adds	r3, #1
 800cd5e:	2b07      	cmp	r3, #7
 800cd60:	931f      	str	r3, [sp, #124]	; 0x7c
 800cd62:	f300 8094 	bgt.w	800ce8e <_svfprintf_r+0x1006>
 800cd66:	3408      	adds	r4, #8
 800cd68:	f1b9 0f00 	cmp.w	r9, #0
 800cd6c:	bfac      	ite	ge
 800cd6e:	eba8 0609 	subge.w	r6, r8, r9
 800cd72:	4646      	movlt	r6, r8
 800cd74:	2e00      	cmp	r6, #0
 800cd76:	dd1c      	ble.n	800cdb2 <_svfprintf_r+0xf2a>
 800cd78:	f8df 9440 	ldr.w	r9, [pc, #1088]	; 800d1bc <_svfprintf_r+0x1334>
 800cd7c:	f8c4 9000 	str.w	r9, [r4]
 800cd80:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 800cd84:	2e10      	cmp	r6, #16
 800cd86:	f103 0301 	add.w	r3, r3, #1
 800cd8a:	f104 0108 	add.w	r1, r4, #8
 800cd8e:	f300 8088 	bgt.w	800cea2 <_svfprintf_r+0x101a>
 800cd92:	6066      	str	r6, [r4, #4]
 800cd94:	2b07      	cmp	r3, #7
 800cd96:	4416      	add	r6, r2
 800cd98:	e9cd 361f 	strd	r3, r6, [sp, #124]	; 0x7c
 800cd9c:	f340 8094 	ble.w	800cec8 <_svfprintf_r+0x1040>
 800cda0:	aa1e      	add	r2, sp, #120	; 0x78
 800cda2:	4659      	mov	r1, fp
 800cda4:	4638      	mov	r0, r7
 800cda6:	f001 fd8b 	bl	800e8c0 <__ssprint_r>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	f040 81d7 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cdb0:	ac21      	add	r4, sp, #132	; 0x84
 800cdb2:	056b      	lsls	r3, r5, #21
 800cdb4:	eb0a 0608 	add.w	r6, sl, r8
 800cdb8:	d50c      	bpl.n	800cdd4 <_svfprintf_r+0xf4c>
 800cdba:	9b07      	ldr	r3, [sp, #28]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	f040 8085 	bne.w	800cecc <_svfprintf_r+0x1044>
 800cdc2:	9b06      	ldr	r3, [sp, #24]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	f040 8084 	bne.w	800ced2 <_svfprintf_r+0x104a>
 800cdca:	9b03      	ldr	r3, [sp, #12]
 800cdcc:	4453      	add	r3, sl
 800cdce:	429e      	cmp	r6, r3
 800cdd0:	bf28      	it	cs
 800cdd2:	461e      	movcs	r6, r3
 800cdd4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cdd6:	9a03      	ldr	r2, [sp, #12]
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	db01      	blt.n	800cde0 <_svfprintf_r+0xf58>
 800cddc:	07e8      	lsls	r0, r5, #31
 800cdde:	d50e      	bpl.n	800cdfe <_svfprintf_r+0xf76>
 800cde0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cde2:	6023      	str	r3, [r4, #0]
 800cde4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cde6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cde8:	6063      	str	r3, [r4, #4]
 800cdea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cdec:	4413      	add	r3, r2
 800cdee:	9320      	str	r3, [sp, #128]	; 0x80
 800cdf0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cdf2:	3301      	adds	r3, #1
 800cdf4:	2b07      	cmp	r3, #7
 800cdf6:	931f      	str	r3, [sp, #124]	; 0x7c
 800cdf8:	f300 80f0 	bgt.w	800cfdc <_svfprintf_r+0x1154>
 800cdfc:	3408      	adds	r4, #8
 800cdfe:	9b03      	ldr	r3, [sp, #12]
 800ce00:	9903      	ldr	r1, [sp, #12]
 800ce02:	eb0a 0203 	add.w	r2, sl, r3
 800ce06:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ce08:	1b92      	subs	r2, r2, r6
 800ce0a:	eba1 0803 	sub.w	r8, r1, r3
 800ce0e:	4590      	cmp	r8, r2
 800ce10:	bfa8      	it	ge
 800ce12:	4690      	movge	r8, r2
 800ce14:	f1b8 0f00 	cmp.w	r8, #0
 800ce18:	dd0b      	ble.n	800ce32 <_svfprintf_r+0xfaa>
 800ce1a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ce1c:	4443      	add	r3, r8
 800ce1e:	9320      	str	r3, [sp, #128]	; 0x80
 800ce20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ce22:	3301      	adds	r3, #1
 800ce24:	2b07      	cmp	r3, #7
 800ce26:	e9c4 6800 	strd	r6, r8, [r4]
 800ce2a:	931f      	str	r3, [sp, #124]	; 0x7c
 800ce2c:	f300 80e0 	bgt.w	800cff0 <_svfprintf_r+0x1168>
 800ce30:	3408      	adds	r4, #8
 800ce32:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800ce34:	9b03      	ldr	r3, [sp, #12]
 800ce36:	f1b8 0f00 	cmp.w	r8, #0
 800ce3a:	eba3 0606 	sub.w	r6, r3, r6
 800ce3e:	bfa8      	it	ge
 800ce40:	eba6 0608 	subge.w	r6, r6, r8
 800ce44:	2e00      	cmp	r6, #0
 800ce46:	f77f abbc 	ble.w	800c5c2 <_svfprintf_r+0x73a>
 800ce4a:	f8df 8370 	ldr.w	r8, [pc, #880]	; 800d1bc <_svfprintf_r+0x1334>
 800ce4e:	f04f 0910 	mov.w	r9, #16
 800ce52:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 800ce56:	2e10      	cmp	r6, #16
 800ce58:	f103 0301 	add.w	r3, r3, #1
 800ce5c:	f104 0108 	add.w	r1, r4, #8
 800ce60:	f8c4 8000 	str.w	r8, [r4]
 800ce64:	f77f aeb5 	ble.w	800cbd2 <_svfprintf_r+0xd4a>
 800ce68:	3210      	adds	r2, #16
 800ce6a:	2b07      	cmp	r3, #7
 800ce6c:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 800ce70:	f8c4 9004 	str.w	r9, [r4, #4]
 800ce74:	dd08      	ble.n	800ce88 <_svfprintf_r+0x1000>
 800ce76:	aa1e      	add	r2, sp, #120	; 0x78
 800ce78:	4659      	mov	r1, fp
 800ce7a:	4638      	mov	r0, r7
 800ce7c:	f001 fd20 	bl	800e8c0 <__ssprint_r>
 800ce80:	2800      	cmp	r0, #0
 800ce82:	f040 816c 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800ce86:	a921      	add	r1, sp, #132	; 0x84
 800ce88:	3e10      	subs	r6, #16
 800ce8a:	460c      	mov	r4, r1
 800ce8c:	e7e1      	b.n	800ce52 <_svfprintf_r+0xfca>
 800ce8e:	aa1e      	add	r2, sp, #120	; 0x78
 800ce90:	4659      	mov	r1, fp
 800ce92:	4638      	mov	r0, r7
 800ce94:	f001 fd14 	bl	800e8c0 <__ssprint_r>
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	f040 8160 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800ce9e:	ac21      	add	r4, sp, #132	; 0x84
 800cea0:	e762      	b.n	800cd68 <_svfprintf_r+0xee0>
 800cea2:	2010      	movs	r0, #16
 800cea4:	4402      	add	r2, r0
 800cea6:	2b07      	cmp	r3, #7
 800cea8:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 800ceac:	6060      	str	r0, [r4, #4]
 800ceae:	dd08      	ble.n	800cec2 <_svfprintf_r+0x103a>
 800ceb0:	aa1e      	add	r2, sp, #120	; 0x78
 800ceb2:	4659      	mov	r1, fp
 800ceb4:	4638      	mov	r0, r7
 800ceb6:	f001 fd03 	bl	800e8c0 <__ssprint_r>
 800ceba:	2800      	cmp	r0, #0
 800cebc:	f040 814f 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cec0:	a921      	add	r1, sp, #132	; 0x84
 800cec2:	3e10      	subs	r6, #16
 800cec4:	460c      	mov	r4, r1
 800cec6:	e759      	b.n	800cd7c <_svfprintf_r+0xef4>
 800cec8:	460c      	mov	r4, r1
 800ceca:	e772      	b.n	800cdb2 <_svfprintf_r+0xf2a>
 800cecc:	9b06      	ldr	r3, [sp, #24]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d053      	beq.n	800cf7a <_svfprintf_r+0x10f2>
 800ced2:	9b06      	ldr	r3, [sp, #24]
 800ced4:	3b01      	subs	r3, #1
 800ced6:	9306      	str	r3, [sp, #24]
 800ced8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ceda:	6023      	str	r3, [r4, #0]
 800cedc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cede:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cee0:	6063      	str	r3, [r4, #4]
 800cee2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cee4:	4413      	add	r3, r2
 800cee6:	9320      	str	r3, [sp, #128]	; 0x80
 800cee8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ceea:	3301      	adds	r3, #1
 800ceec:	2b07      	cmp	r3, #7
 800ceee:	931f      	str	r3, [sp, #124]	; 0x7c
 800cef0:	dc4a      	bgt.n	800cf88 <_svfprintf_r+0x1100>
 800cef2:	3408      	adds	r4, #8
 800cef4:	9b03      	ldr	r3, [sp, #12]
 800cef6:	9a08      	ldr	r2, [sp, #32]
 800cef8:	eb0a 0903 	add.w	r9, sl, r3
 800cefc:	eba9 0306 	sub.w	r3, r9, r6
 800cf00:	f892 9000 	ldrb.w	r9, [r2]
 800cf04:	4599      	cmp	r9, r3
 800cf06:	bfa8      	it	ge
 800cf08:	4699      	movge	r9, r3
 800cf0a:	f1b9 0f00 	cmp.w	r9, #0
 800cf0e:	dd0a      	ble.n	800cf26 <_svfprintf_r+0x109e>
 800cf10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cf12:	444b      	add	r3, r9
 800cf14:	9320      	str	r3, [sp, #128]	; 0x80
 800cf16:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cf18:	3301      	adds	r3, #1
 800cf1a:	2b07      	cmp	r3, #7
 800cf1c:	e9c4 6900 	strd	r6, r9, [r4]
 800cf20:	931f      	str	r3, [sp, #124]	; 0x7c
 800cf22:	dc3b      	bgt.n	800cf9c <_svfprintf_r+0x1114>
 800cf24:	3408      	adds	r4, #8
 800cf26:	9b08      	ldr	r3, [sp, #32]
 800cf28:	f893 8000 	ldrb.w	r8, [r3]
 800cf2c:	f1b9 0f00 	cmp.w	r9, #0
 800cf30:	bfa8      	it	ge
 800cf32:	eba8 0809 	subge.w	r8, r8, r9
 800cf36:	f1b8 0f00 	cmp.w	r8, #0
 800cf3a:	dd1a      	ble.n	800cf72 <_svfprintf_r+0x10ea>
 800cf3c:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 800cf40:	489e      	ldr	r0, [pc, #632]	; (800d1bc <_svfprintf_r+0x1334>)
 800cf42:	6020      	str	r0, [r4, #0]
 800cf44:	f1b8 0f10 	cmp.w	r8, #16
 800cf48:	f103 0301 	add.w	r3, r3, #1
 800cf4c:	f104 0108 	add.w	r1, r4, #8
 800cf50:	dc2e      	bgt.n	800cfb0 <_svfprintf_r+0x1128>
 800cf52:	4442      	add	r2, r8
 800cf54:	2b07      	cmp	r3, #7
 800cf56:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 800cf5a:	f8c4 8004 	str.w	r8, [r4, #4]
 800cf5e:	dd3b      	ble.n	800cfd8 <_svfprintf_r+0x1150>
 800cf60:	aa1e      	add	r2, sp, #120	; 0x78
 800cf62:	4659      	mov	r1, fp
 800cf64:	4638      	mov	r0, r7
 800cf66:	f001 fcab 	bl	800e8c0 <__ssprint_r>
 800cf6a:	2800      	cmp	r0, #0
 800cf6c:	f040 80f7 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cf70:	ac21      	add	r4, sp, #132	; 0x84
 800cf72:	9b08      	ldr	r3, [sp, #32]
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	441e      	add	r6, r3
 800cf78:	e71f      	b.n	800cdba <_svfprintf_r+0xf32>
 800cf7a:	9b08      	ldr	r3, [sp, #32]
 800cf7c:	3b01      	subs	r3, #1
 800cf7e:	9308      	str	r3, [sp, #32]
 800cf80:	9b07      	ldr	r3, [sp, #28]
 800cf82:	3b01      	subs	r3, #1
 800cf84:	9307      	str	r3, [sp, #28]
 800cf86:	e7a7      	b.n	800ced8 <_svfprintf_r+0x1050>
 800cf88:	aa1e      	add	r2, sp, #120	; 0x78
 800cf8a:	4659      	mov	r1, fp
 800cf8c:	4638      	mov	r0, r7
 800cf8e:	f001 fc97 	bl	800e8c0 <__ssprint_r>
 800cf92:	2800      	cmp	r0, #0
 800cf94:	f040 80e3 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cf98:	ac21      	add	r4, sp, #132	; 0x84
 800cf9a:	e7ab      	b.n	800cef4 <_svfprintf_r+0x106c>
 800cf9c:	aa1e      	add	r2, sp, #120	; 0x78
 800cf9e:	4659      	mov	r1, fp
 800cfa0:	4638      	mov	r0, r7
 800cfa2:	f001 fc8d 	bl	800e8c0 <__ssprint_r>
 800cfa6:	2800      	cmp	r0, #0
 800cfa8:	f040 80d9 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cfac:	ac21      	add	r4, sp, #132	; 0x84
 800cfae:	e7ba      	b.n	800cf26 <_svfprintf_r+0x109e>
 800cfb0:	2010      	movs	r0, #16
 800cfb2:	4402      	add	r2, r0
 800cfb4:	2b07      	cmp	r3, #7
 800cfb6:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 800cfba:	6060      	str	r0, [r4, #4]
 800cfbc:	dd08      	ble.n	800cfd0 <_svfprintf_r+0x1148>
 800cfbe:	aa1e      	add	r2, sp, #120	; 0x78
 800cfc0:	4659      	mov	r1, fp
 800cfc2:	4638      	mov	r0, r7
 800cfc4:	f001 fc7c 	bl	800e8c0 <__ssprint_r>
 800cfc8:	2800      	cmp	r0, #0
 800cfca:	f040 80c8 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cfce:	a921      	add	r1, sp, #132	; 0x84
 800cfd0:	f1a8 0810 	sub.w	r8, r8, #16
 800cfd4:	460c      	mov	r4, r1
 800cfd6:	e7b1      	b.n	800cf3c <_svfprintf_r+0x10b4>
 800cfd8:	460c      	mov	r4, r1
 800cfda:	e7ca      	b.n	800cf72 <_svfprintf_r+0x10ea>
 800cfdc:	aa1e      	add	r2, sp, #120	; 0x78
 800cfde:	4659      	mov	r1, fp
 800cfe0:	4638      	mov	r0, r7
 800cfe2:	f001 fc6d 	bl	800e8c0 <__ssprint_r>
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	f040 80b9 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800cfec:	ac21      	add	r4, sp, #132	; 0x84
 800cfee:	e706      	b.n	800cdfe <_svfprintf_r+0xf76>
 800cff0:	aa1e      	add	r2, sp, #120	; 0x78
 800cff2:	4659      	mov	r1, fp
 800cff4:	4638      	mov	r0, r7
 800cff6:	f001 fc63 	bl	800e8c0 <__ssprint_r>
 800cffa:	2800      	cmp	r0, #0
 800cffc:	f040 80af 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800d000:	ac21      	add	r4, sp, #132	; 0x84
 800d002:	e716      	b.n	800ce32 <_svfprintf_r+0xfaa>
 800d004:	9903      	ldr	r1, [sp, #12]
 800d006:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d008:	2901      	cmp	r1, #1
 800d00a:	f100 0001 	add.w	r0, r0, #1
 800d00e:	f102 0201 	add.w	r2, r2, #1
 800d012:	f104 0308 	add.w	r3, r4, #8
 800d016:	dc01      	bgt.n	800d01c <_svfprintf_r+0x1194>
 800d018:	07e9      	lsls	r1, r5, #31
 800d01a:	d573      	bpl.n	800d104 <_svfprintf_r+0x127c>
 800d01c:	2101      	movs	r1, #1
 800d01e:	2a07      	cmp	r2, #7
 800d020:	e9cd 201f 	strd	r2, r0, [sp, #124]	; 0x7c
 800d024:	f8c4 a000 	str.w	sl, [r4]
 800d028:	6061      	str	r1, [r4, #4]
 800d02a:	dd08      	ble.n	800d03e <_svfprintf_r+0x11b6>
 800d02c:	aa1e      	add	r2, sp, #120	; 0x78
 800d02e:	4659      	mov	r1, fp
 800d030:	4638      	mov	r0, r7
 800d032:	f001 fc45 	bl	800e8c0 <__ssprint_r>
 800d036:	2800      	cmp	r0, #0
 800d038:	f040 8091 	bne.w	800d15e <_svfprintf_r+0x12d6>
 800d03c:	ab21      	add	r3, sp, #132	; 0x84
 800d03e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d040:	601a      	str	r2, [r3, #0]
 800d042:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d044:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d046:	605a      	str	r2, [r3, #4]
 800d048:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d04a:	440a      	add	r2, r1
 800d04c:	9220      	str	r2, [sp, #128]	; 0x80
 800d04e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d050:	3201      	adds	r2, #1
 800d052:	2a07      	cmp	r2, #7
 800d054:	921f      	str	r2, [sp, #124]	; 0x7c
 800d056:	dc25      	bgt.n	800d0a4 <_svfprintf_r+0x121c>
 800d058:	3308      	adds	r3, #8
 800d05a:	9a03      	ldr	r2, [sp, #12]
 800d05c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d064:	f102 34ff 	add.w	r4, r2, #4294967295
 800d068:	d025      	beq.n	800d0b6 <_svfprintf_r+0x122e>
 800d06a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800d06c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d06e:	f10a 0001 	add.w	r0, sl, #1
 800d072:	e9c3 0400 	strd	r0, r4, [r3]
 800d076:	9803      	ldr	r0, [sp, #12]
 800d078:	3101      	adds	r1, #1
 800d07a:	3a01      	subs	r2, #1
 800d07c:	4402      	add	r2, r0
 800d07e:	2907      	cmp	r1, #7
 800d080:	e9cd 121f 	strd	r1, r2, [sp, #124]	; 0x7c
 800d084:	dd47      	ble.n	800d116 <_svfprintf_r+0x128e>
 800d086:	aa1e      	add	r2, sp, #120	; 0x78
 800d088:	4659      	mov	r1, fp
 800d08a:	4638      	mov	r0, r7
 800d08c:	f001 fc18 	bl	800e8c0 <__ssprint_r>
 800d090:	2800      	cmp	r0, #0
 800d092:	d164      	bne.n	800d15e <_svfprintf_r+0x12d6>
 800d094:	ab21      	add	r3, sp, #132	; 0x84
 800d096:	aa1a      	add	r2, sp, #104	; 0x68
 800d098:	601a      	str	r2, [r3, #0]
 800d09a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d09c:	605a      	str	r2, [r3, #4]
 800d09e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d0a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d0a2:	e619      	b.n	800ccd8 <_svfprintf_r+0xe50>
 800d0a4:	aa1e      	add	r2, sp, #120	; 0x78
 800d0a6:	4659      	mov	r1, fp
 800d0a8:	4638      	mov	r0, r7
 800d0aa:	f001 fc09 	bl	800e8c0 <__ssprint_r>
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	d155      	bne.n	800d15e <_svfprintf_r+0x12d6>
 800d0b2:	ab21      	add	r3, sp, #132	; 0x84
 800d0b4:	e7d1      	b.n	800d05a <_svfprintf_r+0x11d2>
 800d0b6:	2c00      	cmp	r4, #0
 800d0b8:	dded      	ble.n	800d096 <_svfprintf_r+0x120e>
 800d0ba:	4e40      	ldr	r6, [pc, #256]	; (800d1bc <_svfprintf_r+0x1334>)
 800d0bc:	f04f 0810 	mov.w	r8, #16
 800d0c0:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	; 0x7c
 800d0c4:	2c10      	cmp	r4, #16
 800d0c6:	f102 0201 	add.w	r2, r2, #1
 800d0ca:	f103 0008 	add.w	r0, r3, #8
 800d0ce:	601e      	str	r6, [r3, #0]
 800d0d0:	dc07      	bgt.n	800d0e2 <_svfprintf_r+0x125a>
 800d0d2:	605c      	str	r4, [r3, #4]
 800d0d4:	2a07      	cmp	r2, #7
 800d0d6:	440c      	add	r4, r1
 800d0d8:	e9cd 241f 	strd	r2, r4, [sp, #124]	; 0x7c
 800d0dc:	dcd3      	bgt.n	800d086 <_svfprintf_r+0x11fe>
 800d0de:	4603      	mov	r3, r0
 800d0e0:	e7d9      	b.n	800d096 <_svfprintf_r+0x120e>
 800d0e2:	3110      	adds	r1, #16
 800d0e4:	2a07      	cmp	r2, #7
 800d0e6:	e9cd 211f 	strd	r2, r1, [sp, #124]	; 0x7c
 800d0ea:	f8c3 8004 	str.w	r8, [r3, #4]
 800d0ee:	dd06      	ble.n	800d0fe <_svfprintf_r+0x1276>
 800d0f0:	aa1e      	add	r2, sp, #120	; 0x78
 800d0f2:	4659      	mov	r1, fp
 800d0f4:	4638      	mov	r0, r7
 800d0f6:	f001 fbe3 	bl	800e8c0 <__ssprint_r>
 800d0fa:	bb80      	cbnz	r0, 800d15e <_svfprintf_r+0x12d6>
 800d0fc:	a821      	add	r0, sp, #132	; 0x84
 800d0fe:	3c10      	subs	r4, #16
 800d100:	4603      	mov	r3, r0
 800d102:	e7dd      	b.n	800d0c0 <_svfprintf_r+0x1238>
 800d104:	2101      	movs	r1, #1
 800d106:	2a07      	cmp	r2, #7
 800d108:	e9cd 201f 	strd	r2, r0, [sp, #124]	; 0x7c
 800d10c:	f8c4 a000 	str.w	sl, [r4]
 800d110:	6061      	str	r1, [r4, #4]
 800d112:	ddc0      	ble.n	800d096 <_svfprintf_r+0x120e>
 800d114:	e7b7      	b.n	800d086 <_svfprintf_r+0x11fe>
 800d116:	3308      	adds	r3, #8
 800d118:	e7bd      	b.n	800d096 <_svfprintf_r+0x120e>
 800d11a:	460c      	mov	r4, r1
 800d11c:	f7ff ba51 	b.w	800c5c2 <_svfprintf_r+0x73a>
 800d120:	e9dd 320c 	ldrd	r3, r2, [sp, #48]	; 0x30
 800d124:	1a9d      	subs	r5, r3, r2
 800d126:	2d00      	cmp	r5, #0
 800d128:	f77f aa58 	ble.w	800c5dc <_svfprintf_r+0x754>
 800d12c:	4e24      	ldr	r6, [pc, #144]	; (800d1c0 <_svfprintf_r+0x1338>)
 800d12e:	f04f 0810 	mov.w	r8, #16
 800d132:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	; 0x7c
 800d136:	2d10      	cmp	r5, #16
 800d138:	f103 0301 	add.w	r3, r3, #1
 800d13c:	6026      	str	r6, [r4, #0]
 800d13e:	dc18      	bgt.n	800d172 <_svfprintf_r+0x12ea>
 800d140:	6065      	str	r5, [r4, #4]
 800d142:	2b07      	cmp	r3, #7
 800d144:	4415      	add	r5, r2
 800d146:	e9cd 351f 	strd	r3, r5, [sp, #124]	; 0x7c
 800d14a:	f77f aa47 	ble.w	800c5dc <_svfprintf_r+0x754>
 800d14e:	aa1e      	add	r2, sp, #120	; 0x78
 800d150:	4659      	mov	r1, fp
 800d152:	4638      	mov	r0, r7
 800d154:	f001 fbb4 	bl	800e8c0 <__ssprint_r>
 800d158:	2800      	cmp	r0, #0
 800d15a:	f43f aa3f 	beq.w	800c5dc <_svfprintf_r+0x754>
 800d15e:	9b02      	ldr	r3, [sp, #8]
 800d160:	2b00      	cmp	r3, #0
 800d162:	f43f a888 	beq.w	800c276 <_svfprintf_r+0x3ee>
 800d166:	4619      	mov	r1, r3
 800d168:	4638      	mov	r0, r7
 800d16a:	f7fc f9ef 	bl	800954c <_free_r>
 800d16e:	f7ff b882 	b.w	800c276 <_svfprintf_r+0x3ee>
 800d172:	3210      	adds	r2, #16
 800d174:	2b07      	cmp	r3, #7
 800d176:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
 800d17a:	f8c4 8004 	str.w	r8, [r4, #4]
 800d17e:	dc02      	bgt.n	800d186 <_svfprintf_r+0x12fe>
 800d180:	3408      	adds	r4, #8
 800d182:	3d10      	subs	r5, #16
 800d184:	e7d5      	b.n	800d132 <_svfprintf_r+0x12aa>
 800d186:	aa1e      	add	r2, sp, #120	; 0x78
 800d188:	4659      	mov	r1, fp
 800d18a:	4638      	mov	r0, r7
 800d18c:	f001 fb98 	bl	800e8c0 <__ssprint_r>
 800d190:	2800      	cmp	r0, #0
 800d192:	d1e4      	bne.n	800d15e <_svfprintf_r+0x12d6>
 800d194:	ac21      	add	r4, sp, #132	; 0x84
 800d196:	e7f4      	b.n	800d182 <_svfprintf_r+0x12fa>
 800d198:	9902      	ldr	r1, [sp, #8]
 800d19a:	4638      	mov	r0, r7
 800d19c:	f7fc f9d6 	bl	800954c <_free_r>
 800d1a0:	f7ff ba34 	b.w	800c60c <_svfprintf_r+0x784>
 800d1a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	f43f a865 	beq.w	800c276 <_svfprintf_r+0x3ee>
 800d1ac:	aa1e      	add	r2, sp, #120	; 0x78
 800d1ae:	4659      	mov	r1, fp
 800d1b0:	4638      	mov	r0, r7
 800d1b2:	f001 fb85 	bl	800e8c0 <__ssprint_r>
 800d1b6:	f7ff b85e 	b.w	800c276 <_svfprintf_r+0x3ee>
 800d1ba:	bf00      	nop
 800d1bc:	08010360 	.word	0x08010360
 800d1c0:	08010350 	.word	0x08010350
 800d1c4:	ea58 0209 	orrs.w	r2, r8, r9
 800d1c8:	9502      	str	r5, [sp, #8]
 800d1ca:	f43f ab42 	beq.w	800c852 <_svfprintf_r+0x9ca>
 800d1ce:	2b01      	cmp	r3, #1
 800d1d0:	f43f abec 	beq.w	800c9ac <_svfprintf_r+0xb24>
 800d1d4:	2b02      	cmp	r3, #2
 800d1d6:	f50d 7a94 	add.w	sl, sp, #296	; 0x128
 800d1da:	f43f ac37 	beq.w	800ca4c <_svfprintf_r+0xbc4>
 800d1de:	f008 0307 	and.w	r3, r8, #7
 800d1e2:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 800d1e6:	ea48 7849 	orr.w	r8, r8, r9, lsl #29
 800d1ea:	ea4f 09d9 	mov.w	r9, r9, lsr #3
 800d1ee:	3330      	adds	r3, #48	; 0x30
 800d1f0:	ea58 0109 	orrs.w	r1, r8, r9
 800d1f4:	4652      	mov	r2, sl
 800d1f6:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800d1fa:	d1f0      	bne.n	800d1de <_svfprintf_r+0x1356>
 800d1fc:	9902      	ldr	r1, [sp, #8]
 800d1fe:	07cd      	lsls	r5, r1, #31
 800d200:	d506      	bpl.n	800d210 <_svfprintf_r+0x1388>
 800d202:	2b30      	cmp	r3, #48	; 0x30
 800d204:	d004      	beq.n	800d210 <_svfprintf_r+0x1388>
 800d206:	2330      	movs	r3, #48	; 0x30
 800d208:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800d20c:	f1a2 0a02 	sub.w	sl, r2, #2
 800d210:	ab4a      	add	r3, sp, #296	; 0x128
 800d212:	46b1      	mov	r9, r6
 800d214:	eba3 060a 	sub.w	r6, r3, sl
 800d218:	2300      	movs	r3, #0
 800d21a:	9d02      	ldr	r5, [sp, #8]
 800d21c:	9302      	str	r3, [sp, #8]
 800d21e:	f7fe bff3 	b.w	800c208 <_svfprintf_r+0x380>
 800d222:	bf00      	nop

0800d224 <sysconf>:
 800d224:	2808      	cmp	r0, #8
 800d226:	b508      	push	{r3, lr}
 800d228:	d006      	beq.n	800d238 <sysconf+0x14>
 800d22a:	f7f8 fabf 	bl	80057ac <__errno>
 800d22e:	2316      	movs	r3, #22
 800d230:	6003      	str	r3, [r0, #0]
 800d232:	f04f 30ff 	mov.w	r0, #4294967295
 800d236:	bd08      	pop	{r3, pc}
 800d238:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d23c:	e7fb      	b.n	800d236 <sysconf+0x12>

0800d23e <__submore>:
 800d23e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d242:	460c      	mov	r4, r1
 800d244:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800d246:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d24a:	4299      	cmp	r1, r3
 800d24c:	d11d      	bne.n	800d28a <__submore+0x4c>
 800d24e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d252:	f7fc fc59 	bl	8009b08 <_malloc_r>
 800d256:	b918      	cbnz	r0, 800d260 <__submore+0x22>
 800d258:	f04f 30ff 	mov.w	r0, #4294967295
 800d25c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d260:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d264:	6363      	str	r3, [r4, #52]	; 0x34
 800d266:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800d26a:	6320      	str	r0, [r4, #48]	; 0x30
 800d26c:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d270:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800d274:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d278:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800d27c:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d280:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d284:	6020      	str	r0, [r4, #0]
 800d286:	2000      	movs	r0, #0
 800d288:	e7e8      	b.n	800d25c <__submore+0x1e>
 800d28a:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800d28c:	0077      	lsls	r7, r6, #1
 800d28e:	463a      	mov	r2, r7
 800d290:	f7fd fb4e 	bl	800a930 <_realloc_r>
 800d294:	4605      	mov	r5, r0
 800d296:	2800      	cmp	r0, #0
 800d298:	d0de      	beq.n	800d258 <__submore+0x1a>
 800d29a:	eb00 0806 	add.w	r8, r0, r6
 800d29e:	4601      	mov	r1, r0
 800d2a0:	4632      	mov	r2, r6
 800d2a2:	4640      	mov	r0, r8
 800d2a4:	f7fc fe98 	bl	8009fd8 <memcpy>
 800d2a8:	e9c4 570c 	strd	r5, r7, [r4, #48]	; 0x30
 800d2ac:	f8c4 8000 	str.w	r8, [r4]
 800d2b0:	e7e9      	b.n	800d286 <__submore+0x48>

0800d2b2 <_ungetc_r>:
 800d2b2:	b570      	push	{r4, r5, r6, lr}
 800d2b4:	460d      	mov	r5, r1
 800d2b6:	1c69      	adds	r1, r5, #1
 800d2b8:	4606      	mov	r6, r0
 800d2ba:	4614      	mov	r4, r2
 800d2bc:	d103      	bne.n	800d2c6 <_ungetc_r+0x14>
 800d2be:	f04f 35ff 	mov.w	r5, #4294967295
 800d2c2:	4628      	mov	r0, r5
 800d2c4:	bd70      	pop	{r4, r5, r6, pc}
 800d2c6:	b118      	cbz	r0, 800d2d0 <_ungetc_r+0x1e>
 800d2c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d2ca:	b90b      	cbnz	r3, 800d2d0 <_ungetc_r+0x1e>
 800d2cc:	f7fc f846 	bl	800935c <__sinit>
 800d2d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d2d2:	07da      	lsls	r2, r3, #31
 800d2d4:	d405      	bmi.n	800d2e2 <_ungetc_r+0x30>
 800d2d6:	89a3      	ldrh	r3, [r4, #12]
 800d2d8:	059b      	lsls	r3, r3, #22
 800d2da:	d402      	bmi.n	800d2e2 <_ungetc_r+0x30>
 800d2dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2de:	f7fc fb95 	bl	8009a0c <__retarget_lock_acquire_recursive>
 800d2e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2e6:	0498      	lsls	r0, r3, #18
 800d2e8:	d406      	bmi.n	800d2f8 <_ungetc_r+0x46>
 800d2ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d2ee:	81a3      	strh	r3, [r4, #12]
 800d2f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d2f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d2f6:	6663      	str	r3, [r4, #100]	; 0x64
 800d2f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2fc:	f023 0320 	bic.w	r3, r3, #32
 800d300:	0759      	lsls	r1, r3, #29
 800d302:	81a3      	strh	r3, [r4, #12]
 800d304:	b29a      	uxth	r2, r3
 800d306:	d423      	bmi.n	800d350 <_ungetc_r+0x9e>
 800d308:	06d3      	lsls	r3, r2, #27
 800d30a:	d409      	bmi.n	800d320 <_ungetc_r+0x6e>
 800d30c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d30e:	07dd      	lsls	r5, r3, #31
 800d310:	d4d5      	bmi.n	800d2be <_ungetc_r+0xc>
 800d312:	f412 7f00 	tst.w	r2, #512	; 0x200
 800d316:	d1d2      	bne.n	800d2be <_ungetc_r+0xc>
 800d318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d31a:	f7fc fb78 	bl	8009a0e <__retarget_lock_release_recursive>
 800d31e:	e7ce      	b.n	800d2be <_ungetc_r+0xc>
 800d320:	0710      	lsls	r0, r2, #28
 800d322:	d511      	bpl.n	800d348 <_ungetc_r+0x96>
 800d324:	4621      	mov	r1, r4
 800d326:	4630      	mov	r0, r6
 800d328:	f7fb ff9a 	bl	8009260 <_fflush_r>
 800d32c:	b130      	cbz	r0, 800d33c <_ungetc_r+0x8a>
 800d32e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d330:	07d9      	lsls	r1, r3, #31
 800d332:	d4c4      	bmi.n	800d2be <_ungetc_r+0xc>
 800d334:	89a3      	ldrh	r3, [r4, #12]
 800d336:	f413 7f00 	tst.w	r3, #512	; 0x200
 800d33a:	e7ec      	b.n	800d316 <_ungetc_r+0x64>
 800d33c:	89a3      	ldrh	r3, [r4, #12]
 800d33e:	60a0      	str	r0, [r4, #8]
 800d340:	f023 0308 	bic.w	r3, r3, #8
 800d344:	81a3      	strh	r3, [r4, #12]
 800d346:	61a0      	str	r0, [r4, #24]
 800d348:	89a3      	ldrh	r3, [r4, #12]
 800d34a:	f043 0304 	orr.w	r3, r3, #4
 800d34e:	81a3      	strh	r3, [r4, #12]
 800d350:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d352:	6862      	ldr	r2, [r4, #4]
 800d354:	b2ed      	uxtb	r5, r5
 800d356:	b1d3      	cbz	r3, 800d38e <_ungetc_r+0xdc>
 800d358:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d35a:	4293      	cmp	r3, r2
 800d35c:	dc05      	bgt.n	800d36a <_ungetc_r+0xb8>
 800d35e:	4621      	mov	r1, r4
 800d360:	4630      	mov	r0, r6
 800d362:	f7ff ff6c 	bl	800d23e <__submore>
 800d366:	2800      	cmp	r0, #0
 800d368:	d1e1      	bne.n	800d32e <_ungetc_r+0x7c>
 800d36a:	6823      	ldr	r3, [r4, #0]
 800d36c:	1e5a      	subs	r2, r3, #1
 800d36e:	6022      	str	r2, [r4, #0]
 800d370:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d374:	6863      	ldr	r3, [r4, #4]
 800d376:	3301      	adds	r3, #1
 800d378:	6063      	str	r3, [r4, #4]
 800d37a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d37c:	07da      	lsls	r2, r3, #31
 800d37e:	d4a0      	bmi.n	800d2c2 <_ungetc_r+0x10>
 800d380:	89a3      	ldrh	r3, [r4, #12]
 800d382:	059b      	lsls	r3, r3, #22
 800d384:	d49d      	bmi.n	800d2c2 <_ungetc_r+0x10>
 800d386:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d388:	f7fc fb41 	bl	8009a0e <__retarget_lock_release_recursive>
 800d38c:	e799      	b.n	800d2c2 <_ungetc_r+0x10>
 800d38e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800d390:	6920      	ldr	r0, [r4, #16]
 800d392:	6823      	ldr	r3, [r4, #0]
 800d394:	f001 0101 	and.w	r1, r1, #1
 800d398:	b160      	cbz	r0, 800d3b4 <_ungetc_r+0x102>
 800d39a:	4298      	cmp	r0, r3
 800d39c:	d20a      	bcs.n	800d3b4 <_ungetc_r+0x102>
 800d39e:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800d3a2:	4285      	cmp	r5, r0
 800d3a4:	d106      	bne.n	800d3b4 <_ungetc_r+0x102>
 800d3a6:	3b01      	subs	r3, #1
 800d3a8:	3201      	adds	r2, #1
 800d3aa:	6023      	str	r3, [r4, #0]
 800d3ac:	6062      	str	r2, [r4, #4]
 800d3ae:	2900      	cmp	r1, #0
 800d3b0:	d187      	bne.n	800d2c2 <_ungetc_r+0x10>
 800d3b2:	e7e5      	b.n	800d380 <_ungetc_r+0xce>
 800d3b4:	e9c4 320e 	strd	r3, r2, [r4, #56]	; 0x38
 800d3b8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d3bc:	6323      	str	r3, [r4, #48]	; 0x30
 800d3be:	2303      	movs	r3, #3
 800d3c0:	6363      	str	r3, [r4, #52]	; 0x34
 800d3c2:	4623      	mov	r3, r4
 800d3c4:	f803 5f42 	strb.w	r5, [r3, #66]!
 800d3c8:	6023      	str	r3, [r4, #0]
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	6063      	str	r3, [r4, #4]
 800d3ce:	e7ee      	b.n	800d3ae <_ungetc_r+0xfc>

0800d3d0 <__sprint_r>:
 800d3d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3d4:	6893      	ldr	r3, [r2, #8]
 800d3d6:	4680      	mov	r8, r0
 800d3d8:	460f      	mov	r7, r1
 800d3da:	4614      	mov	r4, r2
 800d3dc:	b91b      	cbnz	r3, 800d3e6 <__sprint_r+0x16>
 800d3de:	6053      	str	r3, [r2, #4]
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d3e8:	049d      	lsls	r5, r3, #18
 800d3ea:	d520      	bpl.n	800d42e <__sprint_r+0x5e>
 800d3ec:	6815      	ldr	r5, [r2, #0]
 800d3ee:	3508      	adds	r5, #8
 800d3f0:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800d3f4:	f04f 0900 	mov.w	r9, #0
 800d3f8:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800d3fc:	45ca      	cmp	sl, r9
 800d3fe:	dc0b      	bgt.n	800d418 <__sprint_r+0x48>
 800d400:	68a3      	ldr	r3, [r4, #8]
 800d402:	f026 0003 	bic.w	r0, r6, #3
 800d406:	1a18      	subs	r0, r3, r0
 800d408:	60a0      	str	r0, [r4, #8]
 800d40a:	3508      	adds	r5, #8
 800d40c:	2800      	cmp	r0, #0
 800d40e:	d1ef      	bne.n	800d3f0 <__sprint_r+0x20>
 800d410:	2300      	movs	r3, #0
 800d412:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800d416:	e7e4      	b.n	800d3e2 <__sprint_r+0x12>
 800d418:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800d41c:	463a      	mov	r2, r7
 800d41e:	4640      	mov	r0, r8
 800d420:	f000 fe4f 	bl	800e0c2 <_fputwc_r>
 800d424:	1c43      	adds	r3, r0, #1
 800d426:	d0f3      	beq.n	800d410 <__sprint_r+0x40>
 800d428:	f109 0901 	add.w	r9, r9, #1
 800d42c:	e7e6      	b.n	800d3fc <__sprint_r+0x2c>
 800d42e:	f7fc f94d 	bl	80096cc <__sfvwrite_r>
 800d432:	e7ed      	b.n	800d410 <__sprint_r+0x40>

0800d434 <_vfiprintf_r>:
 800d434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d438:	ed2d 8b02 	vpush	{d8}
 800d43c:	b0b9      	sub	sp, #228	; 0xe4
 800d43e:	460f      	mov	r7, r1
 800d440:	9201      	str	r2, [sp, #4]
 800d442:	461d      	mov	r5, r3
 800d444:	461c      	mov	r4, r3
 800d446:	4681      	mov	r9, r0
 800d448:	b118      	cbz	r0, 800d452 <_vfiprintf_r+0x1e>
 800d44a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d44c:	b90b      	cbnz	r3, 800d452 <_vfiprintf_r+0x1e>
 800d44e:	f7fb ff85 	bl	800935c <__sinit>
 800d452:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d454:	07d8      	lsls	r0, r3, #31
 800d456:	d405      	bmi.n	800d464 <_vfiprintf_r+0x30>
 800d458:	89bb      	ldrh	r3, [r7, #12]
 800d45a:	0599      	lsls	r1, r3, #22
 800d45c:	d402      	bmi.n	800d464 <_vfiprintf_r+0x30>
 800d45e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d460:	f7fc fad4 	bl	8009a0c <__retarget_lock_acquire_recursive>
 800d464:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d468:	049a      	lsls	r2, r3, #18
 800d46a:	d406      	bmi.n	800d47a <_vfiprintf_r+0x46>
 800d46c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d470:	81bb      	strh	r3, [r7, #12]
 800d472:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d474:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d478:	667b      	str	r3, [r7, #100]	; 0x64
 800d47a:	89bb      	ldrh	r3, [r7, #12]
 800d47c:	071e      	lsls	r6, r3, #28
 800d47e:	d501      	bpl.n	800d484 <_vfiprintf_r+0x50>
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	b9bb      	cbnz	r3, 800d4b4 <_vfiprintf_r+0x80>
 800d484:	4639      	mov	r1, r7
 800d486:	4648      	mov	r0, r9
 800d488:	f7fb f810 	bl	80084ac <__swsetup_r>
 800d48c:	b190      	cbz	r0, 800d4b4 <_vfiprintf_r+0x80>
 800d48e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d490:	07d8      	lsls	r0, r3, #31
 800d492:	d508      	bpl.n	800d4a6 <_vfiprintf_r+0x72>
 800d494:	f04f 33ff 	mov.w	r3, #4294967295
 800d498:	9302      	str	r3, [sp, #8]
 800d49a:	9802      	ldr	r0, [sp, #8]
 800d49c:	b039      	add	sp, #228	; 0xe4
 800d49e:	ecbd 8b02 	vpop	{d8}
 800d4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4a6:	89bb      	ldrh	r3, [r7, #12]
 800d4a8:	0599      	lsls	r1, r3, #22
 800d4aa:	d4f3      	bmi.n	800d494 <_vfiprintf_r+0x60>
 800d4ac:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d4ae:	f7fc faae 	bl	8009a0e <__retarget_lock_release_recursive>
 800d4b2:	e7ef      	b.n	800d494 <_vfiprintf_r+0x60>
 800d4b4:	89bb      	ldrh	r3, [r7, #12]
 800d4b6:	f003 021a 	and.w	r2, r3, #26
 800d4ba:	2a0a      	cmp	r2, #10
 800d4bc:	d116      	bne.n	800d4ec <_vfiprintf_r+0xb8>
 800d4be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800d4c2:	2a00      	cmp	r2, #0
 800d4c4:	db12      	blt.n	800d4ec <_vfiprintf_r+0xb8>
 800d4c6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d4c8:	07d2      	lsls	r2, r2, #31
 800d4ca:	d404      	bmi.n	800d4d6 <_vfiprintf_r+0xa2>
 800d4cc:	059e      	lsls	r6, r3, #22
 800d4ce:	d402      	bmi.n	800d4d6 <_vfiprintf_r+0xa2>
 800d4d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d4d2:	f7fc fa9c 	bl	8009a0e <__retarget_lock_release_recursive>
 800d4d6:	9a01      	ldr	r2, [sp, #4]
 800d4d8:	462b      	mov	r3, r5
 800d4da:	4639      	mov	r1, r7
 800d4dc:	4648      	mov	r0, r9
 800d4de:	b039      	add	sp, #228	; 0xe4
 800d4e0:	ecbd 8b02 	vpop	{d8}
 800d4e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4e8:	f000 bc3a 	b.w	800dd60 <__sbprintf>
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800d4f2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800d4f6:	ae0f      	add	r6, sp, #60	; 0x3c
 800d4f8:	ee08 3a10 	vmov	s16, r3
 800d4fc:	960c      	str	r6, [sp, #48]	; 0x30
 800d4fe:	9307      	str	r3, [sp, #28]
 800d500:	9302      	str	r3, [sp, #8]
 800d502:	9b01      	ldr	r3, [sp, #4]
 800d504:	461d      	mov	r5, r3
 800d506:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d50a:	b10a      	cbz	r2, 800d510 <_vfiprintf_r+0xdc>
 800d50c:	2a25      	cmp	r2, #37	; 0x25
 800d50e:	d1f9      	bne.n	800d504 <_vfiprintf_r+0xd0>
 800d510:	9b01      	ldr	r3, [sp, #4]
 800d512:	ebb5 0803 	subs.w	r8, r5, r3
 800d516:	d00d      	beq.n	800d534 <_vfiprintf_r+0x100>
 800d518:	e9c6 3800 	strd	r3, r8, [r6]
 800d51c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d51e:	4443      	add	r3, r8
 800d520:	930e      	str	r3, [sp, #56]	; 0x38
 800d522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d524:	3301      	adds	r3, #1
 800d526:	2b07      	cmp	r3, #7
 800d528:	930d      	str	r3, [sp, #52]	; 0x34
 800d52a:	dc75      	bgt.n	800d618 <_vfiprintf_r+0x1e4>
 800d52c:	3608      	adds	r6, #8
 800d52e:	9b02      	ldr	r3, [sp, #8]
 800d530:	4443      	add	r3, r8
 800d532:	9302      	str	r3, [sp, #8]
 800d534:	782b      	ldrb	r3, [r5, #0]
 800d536:	2b00      	cmp	r3, #0
 800d538:	f000 83d6 	beq.w	800dce8 <_vfiprintf_r+0x8b4>
 800d53c:	2300      	movs	r3, #0
 800d53e:	f04f 31ff 	mov.w	r1, #4294967295
 800d542:	1c6a      	adds	r2, r5, #1
 800d544:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800d548:	9100      	str	r1, [sp, #0]
 800d54a:	9303      	str	r3, [sp, #12]
 800d54c:	469a      	mov	sl, r3
 800d54e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d552:	9201      	str	r2, [sp, #4]
 800d554:	f1a3 0220 	sub.w	r2, r3, #32
 800d558:	2a5a      	cmp	r2, #90	; 0x5a
 800d55a:	f200 831f 	bhi.w	800db9c <_vfiprintf_r+0x768>
 800d55e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800d562:	009b      	.short	0x009b
 800d564:	031d031d 	.word	0x031d031d
 800d568:	031d00a3 	.word	0x031d00a3
 800d56c:	031d031d 	.word	0x031d031d
 800d570:	031d0082 	.word	0x031d0082
 800d574:	00a6031d 	.word	0x00a6031d
 800d578:	031d00b0 	.word	0x031d00b0
 800d57c:	00b200ad 	.word	0x00b200ad
 800d580:	00cd031d 	.word	0x00cd031d
 800d584:	00d000d0 	.word	0x00d000d0
 800d588:	00d000d0 	.word	0x00d000d0
 800d58c:	00d000d0 	.word	0x00d000d0
 800d590:	00d000d0 	.word	0x00d000d0
 800d594:	031d00d0 	.word	0x031d00d0
 800d598:	031d031d 	.word	0x031d031d
 800d59c:	031d031d 	.word	0x031d031d
 800d5a0:	031d031d 	.word	0x031d031d
 800d5a4:	031d031d 	.word	0x031d031d
 800d5a8:	010800fa 	.word	0x010800fa
 800d5ac:	031d031d 	.word	0x031d031d
 800d5b0:	031d031d 	.word	0x031d031d
 800d5b4:	031d031d 	.word	0x031d031d
 800d5b8:	031d031d 	.word	0x031d031d
 800d5bc:	031d031d 	.word	0x031d031d
 800d5c0:	031d0158 	.word	0x031d0158
 800d5c4:	031d031d 	.word	0x031d031d
 800d5c8:	031d01a1 	.word	0x031d01a1
 800d5cc:	031d027e 	.word	0x031d027e
 800d5d0:	029e031d 	.word	0x029e031d
 800d5d4:	031d031d 	.word	0x031d031d
 800d5d8:	031d031d 	.word	0x031d031d
 800d5dc:	031d031d 	.word	0x031d031d
 800d5e0:	031d031d 	.word	0x031d031d
 800d5e4:	031d031d 	.word	0x031d031d
 800d5e8:	010a00fa 	.word	0x010a00fa
 800d5ec:	031d031d 	.word	0x031d031d
 800d5f0:	00e0031d 	.word	0x00e0031d
 800d5f4:	00f4010a 	.word	0x00f4010a
 800d5f8:	00ed031d 	.word	0x00ed031d
 800d5fc:	0136031d 	.word	0x0136031d
 800d600:	018f015a 	.word	0x018f015a
 800d604:	031d00f4 	.word	0x031d00f4
 800d608:	009901a1 	.word	0x009901a1
 800d60c:	031d0280 	.word	0x031d0280
 800d610:	0065031d 	.word	0x0065031d
 800d614:	0099031d 	.word	0x0099031d
 800d618:	aa0c      	add	r2, sp, #48	; 0x30
 800d61a:	4639      	mov	r1, r7
 800d61c:	4648      	mov	r0, r9
 800d61e:	f7ff fed7 	bl	800d3d0 <__sprint_r>
 800d622:	2800      	cmp	r0, #0
 800d624:	f040 833f 	bne.w	800dca6 <_vfiprintf_r+0x872>
 800d628:	ae0f      	add	r6, sp, #60	; 0x3c
 800d62a:	e780      	b.n	800d52e <_vfiprintf_r+0xfa>
 800d62c:	4a9c      	ldr	r2, [pc, #624]	; (800d8a0 <_vfiprintf_r+0x46c>)
 800d62e:	9205      	str	r2, [sp, #20]
 800d630:	f01a 0220 	ands.w	r2, sl, #32
 800d634:	f000 8235 	beq.w	800daa2 <_vfiprintf_r+0x66e>
 800d638:	3407      	adds	r4, #7
 800d63a:	f024 0207 	bic.w	r2, r4, #7
 800d63e:	4693      	mov	fp, r2
 800d640:	6855      	ldr	r5, [r2, #4]
 800d642:	f85b 4b08 	ldr.w	r4, [fp], #8
 800d646:	f01a 0f01 	tst.w	sl, #1
 800d64a:	d009      	beq.n	800d660 <_vfiprintf_r+0x22c>
 800d64c:	ea54 0205 	orrs.w	r2, r4, r5
 800d650:	bf1f      	itttt	ne
 800d652:	2230      	movne	r2, #48	; 0x30
 800d654:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 800d658:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 800d65c:	f04a 0a02 	orrne.w	sl, sl, #2
 800d660:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800d664:	e11a      	b.n	800d89c <_vfiprintf_r+0x468>
 800d666:	4648      	mov	r0, r9
 800d668:	f7fc f9ca 	bl	8009a00 <_localeconv_r>
 800d66c:	6843      	ldr	r3, [r0, #4]
 800d66e:	4618      	mov	r0, r3
 800d670:	ee08 3a10 	vmov	s16, r3
 800d674:	f7f2 fde4 	bl	8000240 <strlen>
 800d678:	9007      	str	r0, [sp, #28]
 800d67a:	4648      	mov	r0, r9
 800d67c:	f7fc f9c0 	bl	8009a00 <_localeconv_r>
 800d680:	6883      	ldr	r3, [r0, #8]
 800d682:	9306      	str	r3, [sp, #24]
 800d684:	9b07      	ldr	r3, [sp, #28]
 800d686:	b12b      	cbz	r3, 800d694 <_vfiprintf_r+0x260>
 800d688:	9b06      	ldr	r3, [sp, #24]
 800d68a:	b11b      	cbz	r3, 800d694 <_vfiprintf_r+0x260>
 800d68c:	781b      	ldrb	r3, [r3, #0]
 800d68e:	b10b      	cbz	r3, 800d694 <_vfiprintf_r+0x260>
 800d690:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800d694:	9a01      	ldr	r2, [sp, #4]
 800d696:	e75a      	b.n	800d54e <_vfiprintf_r+0x11a>
 800d698:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d1f9      	bne.n	800d694 <_vfiprintf_r+0x260>
 800d6a0:	2320      	movs	r3, #32
 800d6a2:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800d6a6:	e7f5      	b.n	800d694 <_vfiprintf_r+0x260>
 800d6a8:	f04a 0a01 	orr.w	sl, sl, #1
 800d6ac:	e7f2      	b.n	800d694 <_vfiprintf_r+0x260>
 800d6ae:	f854 3b04 	ldr.w	r3, [r4], #4
 800d6b2:	9303      	str	r3, [sp, #12]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	daed      	bge.n	800d694 <_vfiprintf_r+0x260>
 800d6b8:	425b      	negs	r3, r3
 800d6ba:	9303      	str	r3, [sp, #12]
 800d6bc:	f04a 0a04 	orr.w	sl, sl, #4
 800d6c0:	e7e8      	b.n	800d694 <_vfiprintf_r+0x260>
 800d6c2:	232b      	movs	r3, #43	; 0x2b
 800d6c4:	e7ed      	b.n	800d6a2 <_vfiprintf_r+0x26e>
 800d6c6:	9a01      	ldr	r2, [sp, #4]
 800d6c8:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d6cc:	2b2a      	cmp	r3, #42	; 0x2a
 800d6ce:	d112      	bne.n	800d6f6 <_vfiprintf_r+0x2c2>
 800d6d0:	f854 0b04 	ldr.w	r0, [r4], #4
 800d6d4:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800d6d8:	e9cd 3200 	strd	r3, r2, [sp]
 800d6dc:	e7da      	b.n	800d694 <_vfiprintf_r+0x260>
 800d6de:	9b00      	ldr	r3, [sp, #0]
 800d6e0:	200a      	movs	r0, #10
 800d6e2:	fb00 1303 	mla	r3, r0, r3, r1
 800d6e6:	9300      	str	r3, [sp, #0]
 800d6e8:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d6ec:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d6f0:	2909      	cmp	r1, #9
 800d6f2:	d9f4      	bls.n	800d6de <_vfiprintf_r+0x2aa>
 800d6f4:	e72d      	b.n	800d552 <_vfiprintf_r+0x11e>
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	9100      	str	r1, [sp, #0]
 800d6fa:	e7f7      	b.n	800d6ec <_vfiprintf_r+0x2b8>
 800d6fc:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800d700:	e7c8      	b.n	800d694 <_vfiprintf_r+0x260>
 800d702:	2100      	movs	r1, #0
 800d704:	9a01      	ldr	r2, [sp, #4]
 800d706:	9103      	str	r1, [sp, #12]
 800d708:	9903      	ldr	r1, [sp, #12]
 800d70a:	3b30      	subs	r3, #48	; 0x30
 800d70c:	200a      	movs	r0, #10
 800d70e:	fb00 3301 	mla	r3, r0, r1, r3
 800d712:	9303      	str	r3, [sp, #12]
 800d714:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d718:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d71c:	2909      	cmp	r1, #9
 800d71e:	d9f3      	bls.n	800d708 <_vfiprintf_r+0x2d4>
 800d720:	e717      	b.n	800d552 <_vfiprintf_r+0x11e>
 800d722:	9b01      	ldr	r3, [sp, #4]
 800d724:	781b      	ldrb	r3, [r3, #0]
 800d726:	2b68      	cmp	r3, #104	; 0x68
 800d728:	bf01      	itttt	eq
 800d72a:	9b01      	ldreq	r3, [sp, #4]
 800d72c:	3301      	addeq	r3, #1
 800d72e:	9301      	streq	r3, [sp, #4]
 800d730:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800d734:	bf18      	it	ne
 800d736:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800d73a:	e7ab      	b.n	800d694 <_vfiprintf_r+0x260>
 800d73c:	9b01      	ldr	r3, [sp, #4]
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	2b6c      	cmp	r3, #108	; 0x6c
 800d742:	d105      	bne.n	800d750 <_vfiprintf_r+0x31c>
 800d744:	9b01      	ldr	r3, [sp, #4]
 800d746:	3301      	adds	r3, #1
 800d748:	9301      	str	r3, [sp, #4]
 800d74a:	f04a 0a20 	orr.w	sl, sl, #32
 800d74e:	e7a1      	b.n	800d694 <_vfiprintf_r+0x260>
 800d750:	f04a 0a10 	orr.w	sl, sl, #16
 800d754:	e79e      	b.n	800d694 <_vfiprintf_r+0x260>
 800d756:	46a3      	mov	fp, r4
 800d758:	2100      	movs	r1, #0
 800d75a:	f85b 3b04 	ldr.w	r3, [fp], #4
 800d75e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800d762:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800d766:	2301      	movs	r3, #1
 800d768:	9300      	str	r3, [sp, #0]
 800d76a:	460d      	mov	r5, r1
 800d76c:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 800d770:	e0ad      	b.n	800d8ce <_vfiprintf_r+0x49a>
 800d772:	f04a 0a10 	orr.w	sl, sl, #16
 800d776:	f01a 0f20 	tst.w	sl, #32
 800d77a:	d011      	beq.n	800d7a0 <_vfiprintf_r+0x36c>
 800d77c:	3407      	adds	r4, #7
 800d77e:	f024 0307 	bic.w	r3, r4, #7
 800d782:	469b      	mov	fp, r3
 800d784:	685d      	ldr	r5, [r3, #4]
 800d786:	f85b 4b08 	ldr.w	r4, [fp], #8
 800d78a:	2d00      	cmp	r5, #0
 800d78c:	da06      	bge.n	800d79c <_vfiprintf_r+0x368>
 800d78e:	4264      	negs	r4, r4
 800d790:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800d794:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800d798:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800d79c:	2301      	movs	r3, #1
 800d79e:	e04a      	b.n	800d836 <_vfiprintf_r+0x402>
 800d7a0:	46a3      	mov	fp, r4
 800d7a2:	f01a 0f10 	tst.w	sl, #16
 800d7a6:	f85b 5b04 	ldr.w	r5, [fp], #4
 800d7aa:	d002      	beq.n	800d7b2 <_vfiprintf_r+0x37e>
 800d7ac:	462c      	mov	r4, r5
 800d7ae:	17ed      	asrs	r5, r5, #31
 800d7b0:	e7eb      	b.n	800d78a <_vfiprintf_r+0x356>
 800d7b2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d7b6:	d003      	beq.n	800d7c0 <_vfiprintf_r+0x38c>
 800d7b8:	b22c      	sxth	r4, r5
 800d7ba:	f345 35c0 	sbfx	r5, r5, #15, #1
 800d7be:	e7e4      	b.n	800d78a <_vfiprintf_r+0x356>
 800d7c0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d7c4:	d0f2      	beq.n	800d7ac <_vfiprintf_r+0x378>
 800d7c6:	b26c      	sxtb	r4, r5
 800d7c8:	f345 15c0 	sbfx	r5, r5, #7, #1
 800d7cc:	e7dd      	b.n	800d78a <_vfiprintf_r+0x356>
 800d7ce:	f01a 0f20 	tst.w	sl, #32
 800d7d2:	f104 0b04 	add.w	fp, r4, #4
 800d7d6:	d007      	beq.n	800d7e8 <_vfiprintf_r+0x3b4>
 800d7d8:	9a02      	ldr	r2, [sp, #8]
 800d7da:	6823      	ldr	r3, [r4, #0]
 800d7dc:	9902      	ldr	r1, [sp, #8]
 800d7de:	17d2      	asrs	r2, r2, #31
 800d7e0:	e9c3 1200 	strd	r1, r2, [r3]
 800d7e4:	465c      	mov	r4, fp
 800d7e6:	e68c      	b.n	800d502 <_vfiprintf_r+0xce>
 800d7e8:	f01a 0f10 	tst.w	sl, #16
 800d7ec:	d003      	beq.n	800d7f6 <_vfiprintf_r+0x3c2>
 800d7ee:	6823      	ldr	r3, [r4, #0]
 800d7f0:	9a02      	ldr	r2, [sp, #8]
 800d7f2:	601a      	str	r2, [r3, #0]
 800d7f4:	e7f6      	b.n	800d7e4 <_vfiprintf_r+0x3b0>
 800d7f6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d7fa:	d003      	beq.n	800d804 <_vfiprintf_r+0x3d0>
 800d7fc:	6823      	ldr	r3, [r4, #0]
 800d7fe:	9a02      	ldr	r2, [sp, #8]
 800d800:	801a      	strh	r2, [r3, #0]
 800d802:	e7ef      	b.n	800d7e4 <_vfiprintf_r+0x3b0>
 800d804:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d808:	d0f1      	beq.n	800d7ee <_vfiprintf_r+0x3ba>
 800d80a:	6823      	ldr	r3, [r4, #0]
 800d80c:	9a02      	ldr	r2, [sp, #8]
 800d80e:	701a      	strb	r2, [r3, #0]
 800d810:	e7e8      	b.n	800d7e4 <_vfiprintf_r+0x3b0>
 800d812:	f04a 0a10 	orr.w	sl, sl, #16
 800d816:	f01a 0320 	ands.w	r3, sl, #32
 800d81a:	d01f      	beq.n	800d85c <_vfiprintf_r+0x428>
 800d81c:	3407      	adds	r4, #7
 800d81e:	f024 0307 	bic.w	r3, r4, #7
 800d822:	469b      	mov	fp, r3
 800d824:	685d      	ldr	r5, [r3, #4]
 800d826:	f85b 4b08 	ldr.w	r4, [fp], #8
 800d82a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800d82e:	2300      	movs	r3, #0
 800d830:	2200      	movs	r2, #0
 800d832:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 800d836:	9a00      	ldr	r2, [sp, #0]
 800d838:	3201      	adds	r2, #1
 800d83a:	f000 8262 	beq.w	800dd02 <_vfiprintf_r+0x8ce>
 800d83e:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800d842:	9204      	str	r2, [sp, #16]
 800d844:	ea54 0205 	orrs.w	r2, r4, r5
 800d848:	f040 8261 	bne.w	800dd0e <_vfiprintf_r+0x8da>
 800d84c:	9a00      	ldr	r2, [sp, #0]
 800d84e:	2a00      	cmp	r2, #0
 800d850:	f000 8199 	beq.w	800db86 <_vfiprintf_r+0x752>
 800d854:	2b01      	cmp	r3, #1
 800d856:	f040 825d 	bne.w	800dd14 <_vfiprintf_r+0x8e0>
 800d85a:	e139      	b.n	800dad0 <_vfiprintf_r+0x69c>
 800d85c:	46a3      	mov	fp, r4
 800d85e:	f01a 0510 	ands.w	r5, sl, #16
 800d862:	f85b 4b04 	ldr.w	r4, [fp], #4
 800d866:	d001      	beq.n	800d86c <_vfiprintf_r+0x438>
 800d868:	461d      	mov	r5, r3
 800d86a:	e7de      	b.n	800d82a <_vfiprintf_r+0x3f6>
 800d86c:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800d870:	d001      	beq.n	800d876 <_vfiprintf_r+0x442>
 800d872:	b2a4      	uxth	r4, r4
 800d874:	e7d9      	b.n	800d82a <_vfiprintf_r+0x3f6>
 800d876:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800d87a:	d0d6      	beq.n	800d82a <_vfiprintf_r+0x3f6>
 800d87c:	b2e4      	uxtb	r4, r4
 800d87e:	e7f3      	b.n	800d868 <_vfiprintf_r+0x434>
 800d880:	2330      	movs	r3, #48	; 0x30
 800d882:	46a3      	mov	fp, r4
 800d884:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 800d888:	2378      	movs	r3, #120	; 0x78
 800d88a:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
 800d88e:	f85b 4b04 	ldr.w	r4, [fp], #4
 800d892:	4b03      	ldr	r3, [pc, #12]	; (800d8a0 <_vfiprintf_r+0x46c>)
 800d894:	9305      	str	r3, [sp, #20]
 800d896:	2500      	movs	r5, #0
 800d898:	f04a 0a02 	orr.w	sl, sl, #2
 800d89c:	2302      	movs	r3, #2
 800d89e:	e7c7      	b.n	800d830 <_vfiprintf_r+0x3fc>
 800d8a0:	0800ffb1 	.word	0x0800ffb1
 800d8a4:	9b00      	ldr	r3, [sp, #0]
 800d8a6:	46a3      	mov	fp, r4
 800d8a8:	2500      	movs	r5, #0
 800d8aa:	1c5c      	adds	r4, r3, #1
 800d8ac:	f85b 8b04 	ldr.w	r8, [fp], #4
 800d8b0:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 800d8b4:	f000 80ce 	beq.w	800da54 <_vfiprintf_r+0x620>
 800d8b8:	461a      	mov	r2, r3
 800d8ba:	4629      	mov	r1, r5
 800d8bc:	4640      	mov	r0, r8
 800d8be:	f7f2 fcc7 	bl	8000250 <memchr>
 800d8c2:	2800      	cmp	r0, #0
 800d8c4:	f000 8174 	beq.w	800dbb0 <_vfiprintf_r+0x77c>
 800d8c8:	eba0 0308 	sub.w	r3, r0, r8
 800d8cc:	9300      	str	r3, [sp, #0]
 800d8ce:	9b00      	ldr	r3, [sp, #0]
 800d8d0:	42ab      	cmp	r3, r5
 800d8d2:	bfb8      	it	lt
 800d8d4:	462b      	movlt	r3, r5
 800d8d6:	9304      	str	r3, [sp, #16]
 800d8d8:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800d8dc:	b113      	cbz	r3, 800d8e4 <_vfiprintf_r+0x4b0>
 800d8de:	9b04      	ldr	r3, [sp, #16]
 800d8e0:	3301      	adds	r3, #1
 800d8e2:	9304      	str	r3, [sp, #16]
 800d8e4:	f01a 0302 	ands.w	r3, sl, #2
 800d8e8:	9308      	str	r3, [sp, #32]
 800d8ea:	bf1e      	ittt	ne
 800d8ec:	9b04      	ldrne	r3, [sp, #16]
 800d8ee:	3302      	addne	r3, #2
 800d8f0:	9304      	strne	r3, [sp, #16]
 800d8f2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800d8f6:	9309      	str	r3, [sp, #36]	; 0x24
 800d8f8:	d11f      	bne.n	800d93a <_vfiprintf_r+0x506>
 800d8fa:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800d8fe:	1a9c      	subs	r4, r3, r2
 800d900:	2c00      	cmp	r4, #0
 800d902:	dd1a      	ble.n	800d93a <_vfiprintf_r+0x506>
 800d904:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800d908:	48aa      	ldr	r0, [pc, #680]	; (800dbb4 <_vfiprintf_r+0x780>)
 800d90a:	6030      	str	r0, [r6, #0]
 800d90c:	2c10      	cmp	r4, #16
 800d90e:	f103 0301 	add.w	r3, r3, #1
 800d912:	f106 0108 	add.w	r1, r6, #8
 800d916:	f300 8153 	bgt.w	800dbc0 <_vfiprintf_r+0x78c>
 800d91a:	6074      	str	r4, [r6, #4]
 800d91c:	2b07      	cmp	r3, #7
 800d91e:	4414      	add	r4, r2
 800d920:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800d924:	f340 815e 	ble.w	800dbe4 <_vfiprintf_r+0x7b0>
 800d928:	aa0c      	add	r2, sp, #48	; 0x30
 800d92a:	4639      	mov	r1, r7
 800d92c:	4648      	mov	r0, r9
 800d92e:	f7ff fd4f 	bl	800d3d0 <__sprint_r>
 800d932:	2800      	cmp	r0, #0
 800d934:	f040 81b7 	bne.w	800dca6 <_vfiprintf_r+0x872>
 800d938:	ae0f      	add	r6, sp, #60	; 0x3c
 800d93a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800d93e:	b173      	cbz	r3, 800d95e <_vfiprintf_r+0x52a>
 800d940:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 800d944:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d946:	6032      	str	r2, [r6, #0]
 800d948:	2201      	movs	r2, #1
 800d94a:	6072      	str	r2, [r6, #4]
 800d94c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d94e:	3301      	adds	r3, #1
 800d950:	3201      	adds	r2, #1
 800d952:	2b07      	cmp	r3, #7
 800d954:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800d958:	f300 8146 	bgt.w	800dbe8 <_vfiprintf_r+0x7b4>
 800d95c:	3608      	adds	r6, #8
 800d95e:	9b08      	ldr	r3, [sp, #32]
 800d960:	b16b      	cbz	r3, 800d97e <_vfiprintf_r+0x54a>
 800d962:	aa0b      	add	r2, sp, #44	; 0x2c
 800d964:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d966:	6032      	str	r2, [r6, #0]
 800d968:	2202      	movs	r2, #2
 800d96a:	6072      	str	r2, [r6, #4]
 800d96c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d96e:	3301      	adds	r3, #1
 800d970:	3202      	adds	r2, #2
 800d972:	2b07      	cmp	r3, #7
 800d974:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800d978:	f300 813f 	bgt.w	800dbfa <_vfiprintf_r+0x7c6>
 800d97c:	3608      	adds	r6, #8
 800d97e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d980:	2b80      	cmp	r3, #128	; 0x80
 800d982:	d11f      	bne.n	800d9c4 <_vfiprintf_r+0x590>
 800d984:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800d988:	1a9c      	subs	r4, r3, r2
 800d98a:	2c00      	cmp	r4, #0
 800d98c:	dd1a      	ble.n	800d9c4 <_vfiprintf_r+0x590>
 800d98e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800d992:	4889      	ldr	r0, [pc, #548]	; (800dbb8 <_vfiprintf_r+0x784>)
 800d994:	6030      	str	r0, [r6, #0]
 800d996:	2c10      	cmp	r4, #16
 800d998:	f103 0301 	add.w	r3, r3, #1
 800d99c:	f106 0108 	add.w	r1, r6, #8
 800d9a0:	f300 8134 	bgt.w	800dc0c <_vfiprintf_r+0x7d8>
 800d9a4:	6074      	str	r4, [r6, #4]
 800d9a6:	2b07      	cmp	r3, #7
 800d9a8:	4414      	add	r4, r2
 800d9aa:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800d9ae:	f340 813f 	ble.w	800dc30 <_vfiprintf_r+0x7fc>
 800d9b2:	aa0c      	add	r2, sp, #48	; 0x30
 800d9b4:	4639      	mov	r1, r7
 800d9b6:	4648      	mov	r0, r9
 800d9b8:	f7ff fd0a 	bl	800d3d0 <__sprint_r>
 800d9bc:	2800      	cmp	r0, #0
 800d9be:	f040 8172 	bne.w	800dca6 <_vfiprintf_r+0x872>
 800d9c2:	ae0f      	add	r6, sp, #60	; 0x3c
 800d9c4:	9b00      	ldr	r3, [sp, #0]
 800d9c6:	1aec      	subs	r4, r5, r3
 800d9c8:	2c00      	cmp	r4, #0
 800d9ca:	dd1a      	ble.n	800da02 <_vfiprintf_r+0x5ce>
 800d9cc:	4d7a      	ldr	r5, [pc, #488]	; (800dbb8 <_vfiprintf_r+0x784>)
 800d9ce:	6035      	str	r5, [r6, #0]
 800d9d0:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 800d9d4:	2c10      	cmp	r4, #16
 800d9d6:	f103 0301 	add.w	r3, r3, #1
 800d9da:	f106 0208 	add.w	r2, r6, #8
 800d9de:	f300 8129 	bgt.w	800dc34 <_vfiprintf_r+0x800>
 800d9e2:	6074      	str	r4, [r6, #4]
 800d9e4:	2b07      	cmp	r3, #7
 800d9e6:	440c      	add	r4, r1
 800d9e8:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800d9ec:	f340 8133 	ble.w	800dc56 <_vfiprintf_r+0x822>
 800d9f0:	aa0c      	add	r2, sp, #48	; 0x30
 800d9f2:	4639      	mov	r1, r7
 800d9f4:	4648      	mov	r0, r9
 800d9f6:	f7ff fceb 	bl	800d3d0 <__sprint_r>
 800d9fa:	2800      	cmp	r0, #0
 800d9fc:	f040 8153 	bne.w	800dca6 <_vfiprintf_r+0x872>
 800da00:	ae0f      	add	r6, sp, #60	; 0x3c
 800da02:	9b00      	ldr	r3, [sp, #0]
 800da04:	980e      	ldr	r0, [sp, #56]	; 0x38
 800da06:	6073      	str	r3, [r6, #4]
 800da08:	4418      	add	r0, r3
 800da0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da0c:	f8c6 8000 	str.w	r8, [r6]
 800da10:	3301      	adds	r3, #1
 800da12:	2b07      	cmp	r3, #7
 800da14:	900e      	str	r0, [sp, #56]	; 0x38
 800da16:	930d      	str	r3, [sp, #52]	; 0x34
 800da18:	f300 811f 	bgt.w	800dc5a <_vfiprintf_r+0x826>
 800da1c:	f106 0308 	add.w	r3, r6, #8
 800da20:	f01a 0f04 	tst.w	sl, #4
 800da24:	f040 8121 	bne.w	800dc6a <_vfiprintf_r+0x836>
 800da28:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800da2c:	9904      	ldr	r1, [sp, #16]
 800da2e:	428a      	cmp	r2, r1
 800da30:	bfac      	ite	ge
 800da32:	189b      	addge	r3, r3, r2
 800da34:	185b      	addlt	r3, r3, r1
 800da36:	9302      	str	r3, [sp, #8]
 800da38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da3a:	b13b      	cbz	r3, 800da4c <_vfiprintf_r+0x618>
 800da3c:	aa0c      	add	r2, sp, #48	; 0x30
 800da3e:	4639      	mov	r1, r7
 800da40:	4648      	mov	r0, r9
 800da42:	f7ff fcc5 	bl	800d3d0 <__sprint_r>
 800da46:	2800      	cmp	r0, #0
 800da48:	f040 812d 	bne.w	800dca6 <_vfiprintf_r+0x872>
 800da4c:	2300      	movs	r3, #0
 800da4e:	930d      	str	r3, [sp, #52]	; 0x34
 800da50:	ae0f      	add	r6, sp, #60	; 0x3c
 800da52:	e6c7      	b.n	800d7e4 <_vfiprintf_r+0x3b0>
 800da54:	4640      	mov	r0, r8
 800da56:	f7f2 fbf3 	bl	8000240 <strlen>
 800da5a:	9000      	str	r0, [sp, #0]
 800da5c:	e737      	b.n	800d8ce <_vfiprintf_r+0x49a>
 800da5e:	f04a 0a10 	orr.w	sl, sl, #16
 800da62:	f01a 0320 	ands.w	r3, sl, #32
 800da66:	d008      	beq.n	800da7a <_vfiprintf_r+0x646>
 800da68:	3407      	adds	r4, #7
 800da6a:	f024 0307 	bic.w	r3, r4, #7
 800da6e:	469b      	mov	fp, r3
 800da70:	685d      	ldr	r5, [r3, #4]
 800da72:	f85b 4b08 	ldr.w	r4, [fp], #8
 800da76:	2301      	movs	r3, #1
 800da78:	e6da      	b.n	800d830 <_vfiprintf_r+0x3fc>
 800da7a:	46a3      	mov	fp, r4
 800da7c:	f01a 0510 	ands.w	r5, sl, #16
 800da80:	f85b 4b04 	ldr.w	r4, [fp], #4
 800da84:	d001      	beq.n	800da8a <_vfiprintf_r+0x656>
 800da86:	461d      	mov	r5, r3
 800da88:	e7f5      	b.n	800da76 <_vfiprintf_r+0x642>
 800da8a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800da8e:	d001      	beq.n	800da94 <_vfiprintf_r+0x660>
 800da90:	b2a4      	uxth	r4, r4
 800da92:	e7f0      	b.n	800da76 <_vfiprintf_r+0x642>
 800da94:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800da98:	d0ed      	beq.n	800da76 <_vfiprintf_r+0x642>
 800da9a:	b2e4      	uxtb	r4, r4
 800da9c:	e7f3      	b.n	800da86 <_vfiprintf_r+0x652>
 800da9e:	4a47      	ldr	r2, [pc, #284]	; (800dbbc <_vfiprintf_r+0x788>)
 800daa0:	e5c5      	b.n	800d62e <_vfiprintf_r+0x1fa>
 800daa2:	46a3      	mov	fp, r4
 800daa4:	f01a 0510 	ands.w	r5, sl, #16
 800daa8:	f85b 4b04 	ldr.w	r4, [fp], #4
 800daac:	d001      	beq.n	800dab2 <_vfiprintf_r+0x67e>
 800daae:	4615      	mov	r5, r2
 800dab0:	e5c9      	b.n	800d646 <_vfiprintf_r+0x212>
 800dab2:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800dab6:	d001      	beq.n	800dabc <_vfiprintf_r+0x688>
 800dab8:	b2a4      	uxth	r4, r4
 800daba:	e5c4      	b.n	800d646 <_vfiprintf_r+0x212>
 800dabc:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800dac0:	f43f adc1 	beq.w	800d646 <_vfiprintf_r+0x212>
 800dac4:	b2e4      	uxtb	r4, r4
 800dac6:	e7f2      	b.n	800daae <_vfiprintf_r+0x67a>
 800dac8:	2c0a      	cmp	r4, #10
 800daca:	f175 0300 	sbcs.w	r3, r5, #0
 800dace:	d205      	bcs.n	800dadc <_vfiprintf_r+0x6a8>
 800dad0:	3430      	adds	r4, #48	; 0x30
 800dad2:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 800dad6:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 800dada:	e137      	b.n	800dd4c <_vfiprintf_r+0x918>
 800dadc:	ab38      	add	r3, sp, #224	; 0xe0
 800dade:	9308      	str	r3, [sp, #32]
 800dae0:	9b04      	ldr	r3, [sp, #16]
 800dae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dae6:	f04f 0a00 	mov.w	sl, #0
 800daea:	9309      	str	r3, [sp, #36]	; 0x24
 800daec:	9b08      	ldr	r3, [sp, #32]
 800daee:	220a      	movs	r2, #10
 800daf0:	f103 38ff 	add.w	r8, r3, #4294967295
 800daf4:	4620      	mov	r0, r4
 800daf6:	2300      	movs	r3, #0
 800daf8:	4629      	mov	r1, r5
 800dafa:	f7f2 fdb5 	bl	8000668 <__aeabi_uldivmod>
 800dafe:	9b08      	ldr	r3, [sp, #32]
 800db00:	3230      	adds	r2, #48	; 0x30
 800db02:	f803 2c01 	strb.w	r2, [r3, #-1]
 800db06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db08:	f10a 0a01 	add.w	sl, sl, #1
 800db0c:	b1db      	cbz	r3, 800db46 <_vfiprintf_r+0x712>
 800db0e:	9b06      	ldr	r3, [sp, #24]
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	4553      	cmp	r3, sl
 800db14:	d117      	bne.n	800db46 <_vfiprintf_r+0x712>
 800db16:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800db1a:	d014      	beq.n	800db46 <_vfiprintf_r+0x712>
 800db1c:	2c0a      	cmp	r4, #10
 800db1e:	f175 0300 	sbcs.w	r3, r5, #0
 800db22:	d310      	bcc.n	800db46 <_vfiprintf_r+0x712>
 800db24:	9b07      	ldr	r3, [sp, #28]
 800db26:	eba8 0803 	sub.w	r8, r8, r3
 800db2a:	461a      	mov	r2, r3
 800db2c:	ee18 1a10 	vmov	r1, s16
 800db30:	4640      	mov	r0, r8
 800db32:	f7fd fa16 	bl	800af62 <strncpy>
 800db36:	9b06      	ldr	r3, [sp, #24]
 800db38:	785b      	ldrb	r3, [r3, #1]
 800db3a:	b1a3      	cbz	r3, 800db66 <_vfiprintf_r+0x732>
 800db3c:	9b06      	ldr	r3, [sp, #24]
 800db3e:	3301      	adds	r3, #1
 800db40:	9306      	str	r3, [sp, #24]
 800db42:	f04f 0a00 	mov.w	sl, #0
 800db46:	2300      	movs	r3, #0
 800db48:	220a      	movs	r2, #10
 800db4a:	4620      	mov	r0, r4
 800db4c:	4629      	mov	r1, r5
 800db4e:	f7f2 fd8b 	bl	8000668 <__aeabi_uldivmod>
 800db52:	2c0a      	cmp	r4, #10
 800db54:	f175 0300 	sbcs.w	r3, r5, #0
 800db58:	f0c0 80f8 	bcc.w	800dd4c <_vfiprintf_r+0x918>
 800db5c:	4604      	mov	r4, r0
 800db5e:	460d      	mov	r5, r1
 800db60:	f8cd 8020 	str.w	r8, [sp, #32]
 800db64:	e7c2      	b.n	800daec <_vfiprintf_r+0x6b8>
 800db66:	469a      	mov	sl, r3
 800db68:	e7ed      	b.n	800db46 <_vfiprintf_r+0x712>
 800db6a:	f004 030f 	and.w	r3, r4, #15
 800db6e:	9a05      	ldr	r2, [sp, #20]
 800db70:	0924      	lsrs	r4, r4, #4
 800db72:	5cd3      	ldrb	r3, [r2, r3]
 800db74:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800db78:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800db7c:	092d      	lsrs	r5, r5, #4
 800db7e:	ea54 0305 	orrs.w	r3, r4, r5
 800db82:	d1f2      	bne.n	800db6a <_vfiprintf_r+0x736>
 800db84:	e0e2      	b.n	800dd4c <_vfiprintf_r+0x918>
 800db86:	b933      	cbnz	r3, 800db96 <_vfiprintf_r+0x762>
 800db88:	f01a 0f01 	tst.w	sl, #1
 800db8c:	d003      	beq.n	800db96 <_vfiprintf_r+0x762>
 800db8e:	2330      	movs	r3, #48	; 0x30
 800db90:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 800db94:	e79f      	b.n	800dad6 <_vfiprintf_r+0x6a2>
 800db96:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800db9a:	e0d7      	b.n	800dd4c <_vfiprintf_r+0x918>
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	f000 80a3 	beq.w	800dce8 <_vfiprintf_r+0x8b4>
 800dba2:	2100      	movs	r1, #0
 800dba4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800dba8:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800dbac:	46a3      	mov	fp, r4
 800dbae:	e5da      	b.n	800d766 <_vfiprintf_r+0x332>
 800dbb0:	4605      	mov	r5, r0
 800dbb2:	e68c      	b.n	800d8ce <_vfiprintf_r+0x49a>
 800dbb4:	08010370 	.word	0x08010370
 800dbb8:	08010380 	.word	0x08010380
 800dbbc:	0800ffc2 	.word	0x0800ffc2
 800dbc0:	2010      	movs	r0, #16
 800dbc2:	4402      	add	r2, r0
 800dbc4:	2b07      	cmp	r3, #7
 800dbc6:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800dbca:	6070      	str	r0, [r6, #4]
 800dbcc:	dd07      	ble.n	800dbde <_vfiprintf_r+0x7aa>
 800dbce:	aa0c      	add	r2, sp, #48	; 0x30
 800dbd0:	4639      	mov	r1, r7
 800dbd2:	4648      	mov	r0, r9
 800dbd4:	f7ff fbfc 	bl	800d3d0 <__sprint_r>
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	d164      	bne.n	800dca6 <_vfiprintf_r+0x872>
 800dbdc:	a90f      	add	r1, sp, #60	; 0x3c
 800dbde:	3c10      	subs	r4, #16
 800dbe0:	460e      	mov	r6, r1
 800dbe2:	e68f      	b.n	800d904 <_vfiprintf_r+0x4d0>
 800dbe4:	460e      	mov	r6, r1
 800dbe6:	e6a8      	b.n	800d93a <_vfiprintf_r+0x506>
 800dbe8:	aa0c      	add	r2, sp, #48	; 0x30
 800dbea:	4639      	mov	r1, r7
 800dbec:	4648      	mov	r0, r9
 800dbee:	f7ff fbef 	bl	800d3d0 <__sprint_r>
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	d157      	bne.n	800dca6 <_vfiprintf_r+0x872>
 800dbf6:	ae0f      	add	r6, sp, #60	; 0x3c
 800dbf8:	e6b1      	b.n	800d95e <_vfiprintf_r+0x52a>
 800dbfa:	aa0c      	add	r2, sp, #48	; 0x30
 800dbfc:	4639      	mov	r1, r7
 800dbfe:	4648      	mov	r0, r9
 800dc00:	f7ff fbe6 	bl	800d3d0 <__sprint_r>
 800dc04:	2800      	cmp	r0, #0
 800dc06:	d14e      	bne.n	800dca6 <_vfiprintf_r+0x872>
 800dc08:	ae0f      	add	r6, sp, #60	; 0x3c
 800dc0a:	e6b8      	b.n	800d97e <_vfiprintf_r+0x54a>
 800dc0c:	2010      	movs	r0, #16
 800dc0e:	4402      	add	r2, r0
 800dc10:	2b07      	cmp	r3, #7
 800dc12:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800dc16:	6070      	str	r0, [r6, #4]
 800dc18:	dd07      	ble.n	800dc2a <_vfiprintf_r+0x7f6>
 800dc1a:	aa0c      	add	r2, sp, #48	; 0x30
 800dc1c:	4639      	mov	r1, r7
 800dc1e:	4648      	mov	r0, r9
 800dc20:	f7ff fbd6 	bl	800d3d0 <__sprint_r>
 800dc24:	2800      	cmp	r0, #0
 800dc26:	d13e      	bne.n	800dca6 <_vfiprintf_r+0x872>
 800dc28:	a90f      	add	r1, sp, #60	; 0x3c
 800dc2a:	3c10      	subs	r4, #16
 800dc2c:	460e      	mov	r6, r1
 800dc2e:	e6ae      	b.n	800d98e <_vfiprintf_r+0x55a>
 800dc30:	460e      	mov	r6, r1
 800dc32:	e6c7      	b.n	800d9c4 <_vfiprintf_r+0x590>
 800dc34:	2010      	movs	r0, #16
 800dc36:	4401      	add	r1, r0
 800dc38:	2b07      	cmp	r3, #7
 800dc3a:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800dc3e:	6070      	str	r0, [r6, #4]
 800dc40:	dd06      	ble.n	800dc50 <_vfiprintf_r+0x81c>
 800dc42:	aa0c      	add	r2, sp, #48	; 0x30
 800dc44:	4639      	mov	r1, r7
 800dc46:	4648      	mov	r0, r9
 800dc48:	f7ff fbc2 	bl	800d3d0 <__sprint_r>
 800dc4c:	bb58      	cbnz	r0, 800dca6 <_vfiprintf_r+0x872>
 800dc4e:	aa0f      	add	r2, sp, #60	; 0x3c
 800dc50:	3c10      	subs	r4, #16
 800dc52:	4616      	mov	r6, r2
 800dc54:	e6bb      	b.n	800d9ce <_vfiprintf_r+0x59a>
 800dc56:	4616      	mov	r6, r2
 800dc58:	e6d3      	b.n	800da02 <_vfiprintf_r+0x5ce>
 800dc5a:	aa0c      	add	r2, sp, #48	; 0x30
 800dc5c:	4639      	mov	r1, r7
 800dc5e:	4648      	mov	r0, r9
 800dc60:	f7ff fbb6 	bl	800d3d0 <__sprint_r>
 800dc64:	b9f8      	cbnz	r0, 800dca6 <_vfiprintf_r+0x872>
 800dc66:	ab0f      	add	r3, sp, #60	; 0x3c
 800dc68:	e6da      	b.n	800da20 <_vfiprintf_r+0x5ec>
 800dc6a:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 800dc6e:	1a54      	subs	r4, r2, r1
 800dc70:	2c00      	cmp	r4, #0
 800dc72:	f77f aed9 	ble.w	800da28 <_vfiprintf_r+0x5f4>
 800dc76:	4d39      	ldr	r5, [pc, #228]	; (800dd5c <_vfiprintf_r+0x928>)
 800dc78:	2610      	movs	r6, #16
 800dc7a:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 800dc7e:	2c10      	cmp	r4, #16
 800dc80:	f102 0201 	add.w	r2, r2, #1
 800dc84:	601d      	str	r5, [r3, #0]
 800dc86:	dc1d      	bgt.n	800dcc4 <_vfiprintf_r+0x890>
 800dc88:	605c      	str	r4, [r3, #4]
 800dc8a:	2a07      	cmp	r2, #7
 800dc8c:	440c      	add	r4, r1
 800dc8e:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 800dc92:	f77f aec9 	ble.w	800da28 <_vfiprintf_r+0x5f4>
 800dc96:	aa0c      	add	r2, sp, #48	; 0x30
 800dc98:	4639      	mov	r1, r7
 800dc9a:	4648      	mov	r0, r9
 800dc9c:	f7ff fb98 	bl	800d3d0 <__sprint_r>
 800dca0:	2800      	cmp	r0, #0
 800dca2:	f43f aec1 	beq.w	800da28 <_vfiprintf_r+0x5f4>
 800dca6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dca8:	07d9      	lsls	r1, r3, #31
 800dcaa:	d405      	bmi.n	800dcb8 <_vfiprintf_r+0x884>
 800dcac:	89bb      	ldrh	r3, [r7, #12]
 800dcae:	059a      	lsls	r2, r3, #22
 800dcb0:	d402      	bmi.n	800dcb8 <_vfiprintf_r+0x884>
 800dcb2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dcb4:	f7fb feab 	bl	8009a0e <__retarget_lock_release_recursive>
 800dcb8:	89bb      	ldrh	r3, [r7, #12]
 800dcba:	065b      	lsls	r3, r3, #25
 800dcbc:	f57f abed 	bpl.w	800d49a <_vfiprintf_r+0x66>
 800dcc0:	f7ff bbe8 	b.w	800d494 <_vfiprintf_r+0x60>
 800dcc4:	3110      	adds	r1, #16
 800dcc6:	2a07      	cmp	r2, #7
 800dcc8:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 800dccc:	605e      	str	r6, [r3, #4]
 800dcce:	dc02      	bgt.n	800dcd6 <_vfiprintf_r+0x8a2>
 800dcd0:	3308      	adds	r3, #8
 800dcd2:	3c10      	subs	r4, #16
 800dcd4:	e7d1      	b.n	800dc7a <_vfiprintf_r+0x846>
 800dcd6:	aa0c      	add	r2, sp, #48	; 0x30
 800dcd8:	4639      	mov	r1, r7
 800dcda:	4648      	mov	r0, r9
 800dcdc:	f7ff fb78 	bl	800d3d0 <__sprint_r>
 800dce0:	2800      	cmp	r0, #0
 800dce2:	d1e0      	bne.n	800dca6 <_vfiprintf_r+0x872>
 800dce4:	ab0f      	add	r3, sp, #60	; 0x3c
 800dce6:	e7f4      	b.n	800dcd2 <_vfiprintf_r+0x89e>
 800dce8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcea:	b913      	cbnz	r3, 800dcf2 <_vfiprintf_r+0x8be>
 800dcec:	2300      	movs	r3, #0
 800dcee:	930d      	str	r3, [sp, #52]	; 0x34
 800dcf0:	e7d9      	b.n	800dca6 <_vfiprintf_r+0x872>
 800dcf2:	aa0c      	add	r2, sp, #48	; 0x30
 800dcf4:	4639      	mov	r1, r7
 800dcf6:	4648      	mov	r0, r9
 800dcf8:	f7ff fb6a 	bl	800d3d0 <__sprint_r>
 800dcfc:	2800      	cmp	r0, #0
 800dcfe:	d0f5      	beq.n	800dcec <_vfiprintf_r+0x8b8>
 800dd00:	e7d1      	b.n	800dca6 <_vfiprintf_r+0x872>
 800dd02:	ea54 0205 	orrs.w	r2, r4, r5
 800dd06:	f8cd a010 	str.w	sl, [sp, #16]
 800dd0a:	f43f ada3 	beq.w	800d854 <_vfiprintf_r+0x420>
 800dd0e:	2b01      	cmp	r3, #1
 800dd10:	f43f aeda 	beq.w	800dac8 <_vfiprintf_r+0x694>
 800dd14:	2b02      	cmp	r3, #2
 800dd16:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800dd1a:	f43f af26 	beq.w	800db6a <_vfiprintf_r+0x736>
 800dd1e:	f004 0307 	and.w	r3, r4, #7
 800dd22:	08e4      	lsrs	r4, r4, #3
 800dd24:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800dd28:	08ed      	lsrs	r5, r5, #3
 800dd2a:	3330      	adds	r3, #48	; 0x30
 800dd2c:	ea54 0105 	orrs.w	r1, r4, r5
 800dd30:	4642      	mov	r2, r8
 800dd32:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800dd36:	d1f2      	bne.n	800dd1e <_vfiprintf_r+0x8ea>
 800dd38:	9904      	ldr	r1, [sp, #16]
 800dd3a:	07c8      	lsls	r0, r1, #31
 800dd3c:	d506      	bpl.n	800dd4c <_vfiprintf_r+0x918>
 800dd3e:	2b30      	cmp	r3, #48	; 0x30
 800dd40:	d004      	beq.n	800dd4c <_vfiprintf_r+0x918>
 800dd42:	2330      	movs	r3, #48	; 0x30
 800dd44:	f808 3c01 	strb.w	r3, [r8, #-1]
 800dd48:	f1a2 0802 	sub.w	r8, r2, #2
 800dd4c:	ab38      	add	r3, sp, #224	; 0xe0
 800dd4e:	eba3 0308 	sub.w	r3, r3, r8
 800dd52:	9d00      	ldr	r5, [sp, #0]
 800dd54:	f8dd a010 	ldr.w	sl, [sp, #16]
 800dd58:	9300      	str	r3, [sp, #0]
 800dd5a:	e5b8      	b.n	800d8ce <_vfiprintf_r+0x49a>
 800dd5c:	08010370 	.word	0x08010370

0800dd60 <__sbprintf>:
 800dd60:	b570      	push	{r4, r5, r6, lr}
 800dd62:	460c      	mov	r4, r1
 800dd64:	8989      	ldrh	r1, [r1, #12]
 800dd66:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 800dd6a:	f021 0102 	bic.w	r1, r1, #2
 800dd6e:	f8ad 1014 	strh.w	r1, [sp, #20]
 800dd72:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800dd74:	911b      	str	r1, [sp, #108]	; 0x6c
 800dd76:	89e1      	ldrh	r1, [r4, #14]
 800dd78:	f8ad 1016 	strh.w	r1, [sp, #22]
 800dd7c:	69e1      	ldr	r1, [r4, #28]
 800dd7e:	9109      	str	r1, [sp, #36]	; 0x24
 800dd80:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dd82:	910b      	str	r1, [sp, #44]	; 0x2c
 800dd84:	a91c      	add	r1, sp, #112	; 0x70
 800dd86:	9102      	str	r1, [sp, #8]
 800dd88:	9106      	str	r1, [sp, #24]
 800dd8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800dd8e:	4606      	mov	r6, r0
 800dd90:	9104      	str	r1, [sp, #16]
 800dd92:	9107      	str	r1, [sp, #28]
 800dd94:	a818      	add	r0, sp, #96	; 0x60
 800dd96:	2100      	movs	r1, #0
 800dd98:	e9cd 3200 	strd	r3, r2, [sp]
 800dd9c:	9108      	str	r1, [sp, #32]
 800dd9e:	f7fb fe33 	bl	8009a08 <__retarget_lock_init_recursive>
 800dda2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dda6:	a902      	add	r1, sp, #8
 800dda8:	4630      	mov	r0, r6
 800ddaa:	f7ff fb43 	bl	800d434 <_vfiprintf_r>
 800ddae:	1e05      	subs	r5, r0, #0
 800ddb0:	db07      	blt.n	800ddc2 <__sbprintf+0x62>
 800ddb2:	a902      	add	r1, sp, #8
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	f7fb fa53 	bl	8009260 <_fflush_r>
 800ddba:	2800      	cmp	r0, #0
 800ddbc:	bf18      	it	ne
 800ddbe:	f04f 35ff 	movne.w	r5, #4294967295
 800ddc2:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800ddc6:	9818      	ldr	r0, [sp, #96]	; 0x60
 800ddc8:	065b      	lsls	r3, r3, #25
 800ddca:	bf42      	ittt	mi
 800ddcc:	89a3      	ldrhmi	r3, [r4, #12]
 800ddce:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ddd2:	81a3      	strhmi	r3, [r4, #12]
 800ddd4:	f7fb fe19 	bl	8009a0a <__retarget_lock_close_recursive>
 800ddd8:	4628      	mov	r0, r5
 800ddda:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800ddde:	bd70      	pop	{r4, r5, r6, pc}

0800dde0 <__ascii_wctomb>:
 800dde0:	b149      	cbz	r1, 800ddf6 <__ascii_wctomb+0x16>
 800dde2:	2aff      	cmp	r2, #255	; 0xff
 800dde4:	bf85      	ittet	hi
 800dde6:	238a      	movhi	r3, #138	; 0x8a
 800dde8:	6003      	strhi	r3, [r0, #0]
 800ddea:	700a      	strbls	r2, [r1, #0]
 800ddec:	f04f 30ff 	movhi.w	r0, #4294967295
 800ddf0:	bf98      	it	ls
 800ddf2:	2001      	movls	r0, #1
 800ddf4:	4770      	bx	lr
 800ddf6:	4608      	mov	r0, r1
 800ddf8:	4770      	bx	lr
	...

0800ddfc <_write_r>:
 800ddfc:	b538      	push	{r3, r4, r5, lr}
 800ddfe:	4d07      	ldr	r5, [pc, #28]	; (800de1c <_write_r+0x20>)
 800de00:	4604      	mov	r4, r0
 800de02:	4608      	mov	r0, r1
 800de04:	4611      	mov	r1, r2
 800de06:	2200      	movs	r2, #0
 800de08:	602a      	str	r2, [r5, #0]
 800de0a:	461a      	mov	r2, r3
 800de0c:	f7f4 f968 	bl	80020e0 <_write>
 800de10:	1c43      	adds	r3, r0, #1
 800de12:	d102      	bne.n	800de1a <_write_r+0x1e>
 800de14:	682b      	ldr	r3, [r5, #0]
 800de16:	b103      	cbz	r3, 800de1a <_write_r+0x1e>
 800de18:	6023      	str	r3, [r4, #0]
 800de1a:	bd38      	pop	{r3, r4, r5, pc}
 800de1c:	20000af0 	.word	0x20000af0

0800de20 <__register_exitproc>:
 800de20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de24:	f8df a078 	ldr.w	sl, [pc, #120]	; 800dea0 <__register_exitproc+0x80>
 800de28:	4606      	mov	r6, r0
 800de2a:	f8da 0000 	ldr.w	r0, [sl]
 800de2e:	4698      	mov	r8, r3
 800de30:	460f      	mov	r7, r1
 800de32:	4691      	mov	r9, r2
 800de34:	f7fb fdea 	bl	8009a0c <__retarget_lock_acquire_recursive>
 800de38:	4b18      	ldr	r3, [pc, #96]	; (800de9c <__register_exitproc+0x7c>)
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800de40:	b91c      	cbnz	r4, 800de4a <__register_exitproc+0x2a>
 800de42:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800de46:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800de4a:	6865      	ldr	r5, [r4, #4]
 800de4c:	f8da 0000 	ldr.w	r0, [sl]
 800de50:	2d1f      	cmp	r5, #31
 800de52:	dd05      	ble.n	800de60 <__register_exitproc+0x40>
 800de54:	f7fb fddb 	bl	8009a0e <__retarget_lock_release_recursive>
 800de58:	f04f 30ff 	mov.w	r0, #4294967295
 800de5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de60:	b19e      	cbz	r6, 800de8a <__register_exitproc+0x6a>
 800de62:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800de66:	2201      	movs	r2, #1
 800de68:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800de6c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800de70:	40aa      	lsls	r2, r5
 800de72:	4313      	orrs	r3, r2
 800de74:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800de78:	2e02      	cmp	r6, #2
 800de7a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800de7e:	bf02      	ittt	eq
 800de80:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800de84:	4313      	orreq	r3, r2
 800de86:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800de8a:	1c6b      	adds	r3, r5, #1
 800de8c:	3502      	adds	r5, #2
 800de8e:	6063      	str	r3, [r4, #4]
 800de90:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800de94:	f7fb fdbb 	bl	8009a0e <__retarget_lock_release_recursive>
 800de98:	2000      	movs	r0, #0
 800de9a:	e7df      	b.n	800de5c <__register_exitproc+0x3c>
 800de9c:	0800ff78 	.word	0x0800ff78
 800dea0:	20000438 	.word	0x20000438

0800dea4 <__assert_func>:
 800dea4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dea6:	4614      	mov	r4, r2
 800dea8:	461a      	mov	r2, r3
 800deaa:	4b09      	ldr	r3, [pc, #36]	; (800ded0 <__assert_func+0x2c>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	4605      	mov	r5, r0
 800deb0:	68d8      	ldr	r0, [r3, #12]
 800deb2:	b14c      	cbz	r4, 800dec8 <__assert_func+0x24>
 800deb4:	4b07      	ldr	r3, [pc, #28]	; (800ded4 <__assert_func+0x30>)
 800deb6:	9100      	str	r1, [sp, #0]
 800deb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800debc:	4906      	ldr	r1, [pc, #24]	; (800ded8 <__assert_func+0x34>)
 800debe:	462b      	mov	r3, r5
 800dec0:	f000 f8ac 	bl	800e01c <fiprintf>
 800dec4:	f000 fdd6 	bl	800ea74 <abort>
 800dec8:	4b04      	ldr	r3, [pc, #16]	; (800dedc <__assert_func+0x38>)
 800deca:	461c      	mov	r4, r3
 800decc:	e7f3      	b.n	800deb6 <__assert_func+0x12>
 800dece:	bf00      	nop
 800ded0:	2000000c 	.word	0x2000000c
 800ded4:	08010390 	.word	0x08010390
 800ded8:	0801039d 	.word	0x0801039d
 800dedc:	080103cb 	.word	0x080103cb

0800dee0 <_calloc_r>:
 800dee0:	b538      	push	{r3, r4, r5, lr}
 800dee2:	fba1 1502 	umull	r1, r5, r1, r2
 800dee6:	b92d      	cbnz	r5, 800def4 <_calloc_r+0x14>
 800dee8:	f7fb fe0e 	bl	8009b08 <_malloc_r>
 800deec:	4604      	mov	r4, r0
 800deee:	b938      	cbnz	r0, 800df00 <_calloc_r+0x20>
 800def0:	4620      	mov	r0, r4
 800def2:	bd38      	pop	{r3, r4, r5, pc}
 800def4:	f7f7 fc5a 	bl	80057ac <__errno>
 800def8:	230c      	movs	r3, #12
 800defa:	6003      	str	r3, [r0, #0]
 800defc:	2400      	movs	r4, #0
 800defe:	e7f7      	b.n	800def0 <_calloc_r+0x10>
 800df00:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800df04:	f022 0203 	bic.w	r2, r2, #3
 800df08:	3a04      	subs	r2, #4
 800df0a:	2a24      	cmp	r2, #36	; 0x24
 800df0c:	d819      	bhi.n	800df42 <_calloc_r+0x62>
 800df0e:	2a13      	cmp	r2, #19
 800df10:	d915      	bls.n	800df3e <_calloc_r+0x5e>
 800df12:	2a1b      	cmp	r2, #27
 800df14:	e9c0 5500 	strd	r5, r5, [r0]
 800df18:	d806      	bhi.n	800df28 <_calloc_r+0x48>
 800df1a:	f100 0308 	add.w	r3, r0, #8
 800df1e:	2200      	movs	r2, #0
 800df20:	e9c3 2200 	strd	r2, r2, [r3]
 800df24:	609a      	str	r2, [r3, #8]
 800df26:	e7e3      	b.n	800def0 <_calloc_r+0x10>
 800df28:	2a24      	cmp	r2, #36	; 0x24
 800df2a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800df2e:	bf11      	iteee	ne
 800df30:	f100 0310 	addne.w	r3, r0, #16
 800df34:	6105      	streq	r5, [r0, #16]
 800df36:	f100 0318 	addeq.w	r3, r0, #24
 800df3a:	6145      	streq	r5, [r0, #20]
 800df3c:	e7ef      	b.n	800df1e <_calloc_r+0x3e>
 800df3e:	4603      	mov	r3, r0
 800df40:	e7ed      	b.n	800df1e <_calloc_r+0x3e>
 800df42:	4629      	mov	r1, r5
 800df44:	f7f7 fc86 	bl	8005854 <memset>
 800df48:	e7d2      	b.n	800def0 <_calloc_r+0x10>
	...

0800df4c <_close_r>:
 800df4c:	b538      	push	{r3, r4, r5, lr}
 800df4e:	4d06      	ldr	r5, [pc, #24]	; (800df68 <_close_r+0x1c>)
 800df50:	2300      	movs	r3, #0
 800df52:	4604      	mov	r4, r0
 800df54:	4608      	mov	r0, r1
 800df56:	602b      	str	r3, [r5, #0]
 800df58:	f7f4 f8ee 	bl	8002138 <_close>
 800df5c:	1c43      	adds	r3, r0, #1
 800df5e:	d102      	bne.n	800df66 <_close_r+0x1a>
 800df60:	682b      	ldr	r3, [r5, #0]
 800df62:	b103      	cbz	r3, 800df66 <_close_r+0x1a>
 800df64:	6023      	str	r3, [r4, #0]
 800df66:	bd38      	pop	{r3, r4, r5, pc}
 800df68:	20000af0 	.word	0x20000af0

0800df6c <_fclose_r>:
 800df6c:	b570      	push	{r4, r5, r6, lr}
 800df6e:	4606      	mov	r6, r0
 800df70:	460c      	mov	r4, r1
 800df72:	b911      	cbnz	r1, 800df7a <_fclose_r+0xe>
 800df74:	2500      	movs	r5, #0
 800df76:	4628      	mov	r0, r5
 800df78:	bd70      	pop	{r4, r5, r6, pc}
 800df7a:	b118      	cbz	r0, 800df84 <_fclose_r+0x18>
 800df7c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800df7e:	b90b      	cbnz	r3, 800df84 <_fclose_r+0x18>
 800df80:	f7fb f9ec 	bl	800935c <__sinit>
 800df84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800df86:	07d8      	lsls	r0, r3, #31
 800df88:	d405      	bmi.n	800df96 <_fclose_r+0x2a>
 800df8a:	89a3      	ldrh	r3, [r4, #12]
 800df8c:	0599      	lsls	r1, r3, #22
 800df8e:	d402      	bmi.n	800df96 <_fclose_r+0x2a>
 800df90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df92:	f7fb fd3b 	bl	8009a0c <__retarget_lock_acquire_recursive>
 800df96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df9a:	b93b      	cbnz	r3, 800dfac <_fclose_r+0x40>
 800df9c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800df9e:	f015 0501 	ands.w	r5, r5, #1
 800dfa2:	d1e7      	bne.n	800df74 <_fclose_r+0x8>
 800dfa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dfa6:	f7fb fd32 	bl	8009a0e <__retarget_lock_release_recursive>
 800dfaa:	e7e4      	b.n	800df76 <_fclose_r+0xa>
 800dfac:	4621      	mov	r1, r4
 800dfae:	4630      	mov	r0, r6
 800dfb0:	f7fb f8c8 	bl	8009144 <__sflush_r>
 800dfb4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800dfb6:	4605      	mov	r5, r0
 800dfb8:	b133      	cbz	r3, 800dfc8 <_fclose_r+0x5c>
 800dfba:	69e1      	ldr	r1, [r4, #28]
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	4798      	blx	r3
 800dfc0:	2800      	cmp	r0, #0
 800dfc2:	bfb8      	it	lt
 800dfc4:	f04f 35ff 	movlt.w	r5, #4294967295
 800dfc8:	89a3      	ldrh	r3, [r4, #12]
 800dfca:	061a      	lsls	r2, r3, #24
 800dfcc:	d503      	bpl.n	800dfd6 <_fclose_r+0x6a>
 800dfce:	6921      	ldr	r1, [r4, #16]
 800dfd0:	4630      	mov	r0, r6
 800dfd2:	f7fb fabb 	bl	800954c <_free_r>
 800dfd6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800dfd8:	b141      	cbz	r1, 800dfec <_fclose_r+0x80>
 800dfda:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800dfde:	4299      	cmp	r1, r3
 800dfe0:	d002      	beq.n	800dfe8 <_fclose_r+0x7c>
 800dfe2:	4630      	mov	r0, r6
 800dfe4:	f7fb fab2 	bl	800954c <_free_r>
 800dfe8:	2300      	movs	r3, #0
 800dfea:	6323      	str	r3, [r4, #48]	; 0x30
 800dfec:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800dfee:	b121      	cbz	r1, 800dffa <_fclose_r+0x8e>
 800dff0:	4630      	mov	r0, r6
 800dff2:	f7fb faab 	bl	800954c <_free_r>
 800dff6:	2300      	movs	r3, #0
 800dff8:	6463      	str	r3, [r4, #68]	; 0x44
 800dffa:	f7fb f997 	bl	800932c <__sfp_lock_acquire>
 800dffe:	2300      	movs	r3, #0
 800e000:	81a3      	strh	r3, [r4, #12]
 800e002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e004:	07db      	lsls	r3, r3, #31
 800e006:	d402      	bmi.n	800e00e <_fclose_r+0xa2>
 800e008:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e00a:	f7fb fd00 	bl	8009a0e <__retarget_lock_release_recursive>
 800e00e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e010:	f7fb fcfb 	bl	8009a0a <__retarget_lock_close_recursive>
 800e014:	f7fb f990 	bl	8009338 <__sfp_lock_release>
 800e018:	e7ad      	b.n	800df76 <_fclose_r+0xa>
	...

0800e01c <fiprintf>:
 800e01c:	b40e      	push	{r1, r2, r3}
 800e01e:	b503      	push	{r0, r1, lr}
 800e020:	4601      	mov	r1, r0
 800e022:	ab03      	add	r3, sp, #12
 800e024:	4805      	ldr	r0, [pc, #20]	; (800e03c <fiprintf+0x20>)
 800e026:	f853 2b04 	ldr.w	r2, [r3], #4
 800e02a:	6800      	ldr	r0, [r0, #0]
 800e02c:	9301      	str	r3, [sp, #4]
 800e02e:	f7ff fa01 	bl	800d434 <_vfiprintf_r>
 800e032:	b002      	add	sp, #8
 800e034:	f85d eb04 	ldr.w	lr, [sp], #4
 800e038:	b003      	add	sp, #12
 800e03a:	4770      	bx	lr
 800e03c:	2000000c 	.word	0x2000000c

0800e040 <__fputwc>:
 800e040:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e044:	4680      	mov	r8, r0
 800e046:	460e      	mov	r6, r1
 800e048:	4615      	mov	r5, r2
 800e04a:	f7fb fcd3 	bl	80099f4 <__locale_mb_cur_max>
 800e04e:	2801      	cmp	r0, #1
 800e050:	d11c      	bne.n	800e08c <__fputwc+0x4c>
 800e052:	1e73      	subs	r3, r6, #1
 800e054:	2bfe      	cmp	r3, #254	; 0xfe
 800e056:	d819      	bhi.n	800e08c <__fputwc+0x4c>
 800e058:	f88d 6004 	strb.w	r6, [sp, #4]
 800e05c:	4604      	mov	r4, r0
 800e05e:	2700      	movs	r7, #0
 800e060:	f10d 0904 	add.w	r9, sp, #4
 800e064:	42a7      	cmp	r7, r4
 800e066:	d020      	beq.n	800e0aa <__fputwc+0x6a>
 800e068:	68ab      	ldr	r3, [r5, #8]
 800e06a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800e06e:	3b01      	subs	r3, #1
 800e070:	2b00      	cmp	r3, #0
 800e072:	60ab      	str	r3, [r5, #8]
 800e074:	da04      	bge.n	800e080 <__fputwc+0x40>
 800e076:	69aa      	ldr	r2, [r5, #24]
 800e078:	4293      	cmp	r3, r2
 800e07a:	db1a      	blt.n	800e0b2 <__fputwc+0x72>
 800e07c:	290a      	cmp	r1, #10
 800e07e:	d018      	beq.n	800e0b2 <__fputwc+0x72>
 800e080:	682b      	ldr	r3, [r5, #0]
 800e082:	1c5a      	adds	r2, r3, #1
 800e084:	602a      	str	r2, [r5, #0]
 800e086:	7019      	strb	r1, [r3, #0]
 800e088:	3701      	adds	r7, #1
 800e08a:	e7eb      	b.n	800e064 <__fputwc+0x24>
 800e08c:	a901      	add	r1, sp, #4
 800e08e:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800e092:	4632      	mov	r2, r6
 800e094:	4640      	mov	r0, r8
 800e096:	f000 fcd7 	bl	800ea48 <_wcrtomb_r>
 800e09a:	1c41      	adds	r1, r0, #1
 800e09c:	4604      	mov	r4, r0
 800e09e:	d1de      	bne.n	800e05e <__fputwc+0x1e>
 800e0a0:	89ab      	ldrh	r3, [r5, #12]
 800e0a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e0a6:	81ab      	strh	r3, [r5, #12]
 800e0a8:	4606      	mov	r6, r0
 800e0aa:	4630      	mov	r0, r6
 800e0ac:	b003      	add	sp, #12
 800e0ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0b2:	462a      	mov	r2, r5
 800e0b4:	4640      	mov	r0, r8
 800e0b6:	f000 fc7e 	bl	800e9b6 <__swbuf_r>
 800e0ba:	1c42      	adds	r2, r0, #1
 800e0bc:	d1e4      	bne.n	800e088 <__fputwc+0x48>
 800e0be:	4606      	mov	r6, r0
 800e0c0:	e7f3      	b.n	800e0aa <__fputwc+0x6a>

0800e0c2 <_fputwc_r>:
 800e0c2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e0c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e0c6:	4614      	mov	r4, r2
 800e0c8:	07da      	lsls	r2, r3, #31
 800e0ca:	4605      	mov	r5, r0
 800e0cc:	d407      	bmi.n	800e0de <_fputwc_r+0x1c>
 800e0ce:	89a3      	ldrh	r3, [r4, #12]
 800e0d0:	059b      	lsls	r3, r3, #22
 800e0d2:	d404      	bmi.n	800e0de <_fputwc_r+0x1c>
 800e0d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e0d6:	9101      	str	r1, [sp, #4]
 800e0d8:	f7fb fc98 	bl	8009a0c <__retarget_lock_acquire_recursive>
 800e0dc:	9901      	ldr	r1, [sp, #4]
 800e0de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0e2:	0498      	lsls	r0, r3, #18
 800e0e4:	d406      	bmi.n	800e0f4 <_fputwc_r+0x32>
 800e0e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e0ea:	81a3      	strh	r3, [r4, #12]
 800e0ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e0ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e0f2:	6663      	str	r3, [r4, #100]	; 0x64
 800e0f4:	4622      	mov	r2, r4
 800e0f6:	4628      	mov	r0, r5
 800e0f8:	f7ff ffa2 	bl	800e040 <__fputwc>
 800e0fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e0fe:	07da      	lsls	r2, r3, #31
 800e100:	4605      	mov	r5, r0
 800e102:	d405      	bmi.n	800e110 <_fputwc_r+0x4e>
 800e104:	89a3      	ldrh	r3, [r4, #12]
 800e106:	059b      	lsls	r3, r3, #22
 800e108:	d402      	bmi.n	800e110 <_fputwc_r+0x4e>
 800e10a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e10c:	f7fb fc7f 	bl	8009a0e <__retarget_lock_release_recursive>
 800e110:	4628      	mov	r0, r5
 800e112:	b003      	add	sp, #12
 800e114:	bd30      	pop	{r4, r5, pc}
	...

0800e118 <_fstat_r>:
 800e118:	b538      	push	{r3, r4, r5, lr}
 800e11a:	4d07      	ldr	r5, [pc, #28]	; (800e138 <_fstat_r+0x20>)
 800e11c:	2300      	movs	r3, #0
 800e11e:	4604      	mov	r4, r0
 800e120:	4608      	mov	r0, r1
 800e122:	4611      	mov	r1, r2
 800e124:	602b      	str	r3, [r5, #0]
 800e126:	f7f4 f857 	bl	80021d8 <_fstat>
 800e12a:	1c43      	adds	r3, r0, #1
 800e12c:	d102      	bne.n	800e134 <_fstat_r+0x1c>
 800e12e:	682b      	ldr	r3, [r5, #0]
 800e130:	b103      	cbz	r3, 800e134 <_fstat_r+0x1c>
 800e132:	6023      	str	r3, [r4, #0]
 800e134:	bd38      	pop	{r3, r4, r5, pc}
 800e136:	bf00      	nop
 800e138:	20000af0 	.word	0x20000af0

0800e13c <rshift>:
 800e13c:	6903      	ldr	r3, [r0, #16]
 800e13e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e142:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e146:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e14a:	f100 0414 	add.w	r4, r0, #20
 800e14e:	dd45      	ble.n	800e1dc <rshift+0xa0>
 800e150:	f011 011f 	ands.w	r1, r1, #31
 800e154:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e158:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e15c:	d10c      	bne.n	800e178 <rshift+0x3c>
 800e15e:	f100 0710 	add.w	r7, r0, #16
 800e162:	4629      	mov	r1, r5
 800e164:	42b1      	cmp	r1, r6
 800e166:	d334      	bcc.n	800e1d2 <rshift+0x96>
 800e168:	1a9b      	subs	r3, r3, r2
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	1eea      	subs	r2, r5, #3
 800e16e:	4296      	cmp	r6, r2
 800e170:	bf38      	it	cc
 800e172:	2300      	movcc	r3, #0
 800e174:	4423      	add	r3, r4
 800e176:	e015      	b.n	800e1a4 <rshift+0x68>
 800e178:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e17c:	f1c1 0820 	rsb	r8, r1, #32
 800e180:	40cf      	lsrs	r7, r1
 800e182:	f105 0e04 	add.w	lr, r5, #4
 800e186:	46a1      	mov	r9, r4
 800e188:	4576      	cmp	r6, lr
 800e18a:	46f4      	mov	ip, lr
 800e18c:	d815      	bhi.n	800e1ba <rshift+0x7e>
 800e18e:	1a9a      	subs	r2, r3, r2
 800e190:	0092      	lsls	r2, r2, #2
 800e192:	3a04      	subs	r2, #4
 800e194:	3501      	adds	r5, #1
 800e196:	42ae      	cmp	r6, r5
 800e198:	bf38      	it	cc
 800e19a:	2200      	movcc	r2, #0
 800e19c:	18a3      	adds	r3, r4, r2
 800e19e:	50a7      	str	r7, [r4, r2]
 800e1a0:	b107      	cbz	r7, 800e1a4 <rshift+0x68>
 800e1a2:	3304      	adds	r3, #4
 800e1a4:	1b1a      	subs	r2, r3, r4
 800e1a6:	42a3      	cmp	r3, r4
 800e1a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e1ac:	bf08      	it	eq
 800e1ae:	2300      	moveq	r3, #0
 800e1b0:	6102      	str	r2, [r0, #16]
 800e1b2:	bf08      	it	eq
 800e1b4:	6143      	streq	r3, [r0, #20]
 800e1b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1ba:	f8dc c000 	ldr.w	ip, [ip]
 800e1be:	fa0c fc08 	lsl.w	ip, ip, r8
 800e1c2:	ea4c 0707 	orr.w	r7, ip, r7
 800e1c6:	f849 7b04 	str.w	r7, [r9], #4
 800e1ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e1ce:	40cf      	lsrs	r7, r1
 800e1d0:	e7da      	b.n	800e188 <rshift+0x4c>
 800e1d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800e1d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800e1da:	e7c3      	b.n	800e164 <rshift+0x28>
 800e1dc:	4623      	mov	r3, r4
 800e1de:	e7e1      	b.n	800e1a4 <rshift+0x68>

0800e1e0 <__hexdig_fun>:
 800e1e0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e1e4:	2b09      	cmp	r3, #9
 800e1e6:	d802      	bhi.n	800e1ee <__hexdig_fun+0xe>
 800e1e8:	3820      	subs	r0, #32
 800e1ea:	b2c0      	uxtb	r0, r0
 800e1ec:	4770      	bx	lr
 800e1ee:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e1f2:	2b05      	cmp	r3, #5
 800e1f4:	d801      	bhi.n	800e1fa <__hexdig_fun+0x1a>
 800e1f6:	3847      	subs	r0, #71	; 0x47
 800e1f8:	e7f7      	b.n	800e1ea <__hexdig_fun+0xa>
 800e1fa:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e1fe:	2b05      	cmp	r3, #5
 800e200:	d801      	bhi.n	800e206 <__hexdig_fun+0x26>
 800e202:	3827      	subs	r0, #39	; 0x27
 800e204:	e7f1      	b.n	800e1ea <__hexdig_fun+0xa>
 800e206:	2000      	movs	r0, #0
 800e208:	4770      	bx	lr
	...

0800e20c <__gethex>:
 800e20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e210:	ed2d 8b02 	vpush	{d8}
 800e214:	b089      	sub	sp, #36	; 0x24
 800e216:	ee08 0a10 	vmov	s16, r0
 800e21a:	9304      	str	r3, [sp, #16]
 800e21c:	4bb4      	ldr	r3, [pc, #720]	; (800e4f0 <__gethex+0x2e4>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	9301      	str	r3, [sp, #4]
 800e222:	4618      	mov	r0, r3
 800e224:	468b      	mov	fp, r1
 800e226:	4690      	mov	r8, r2
 800e228:	f7f2 f80a 	bl	8000240 <strlen>
 800e22c:	9b01      	ldr	r3, [sp, #4]
 800e22e:	f8db 2000 	ldr.w	r2, [fp]
 800e232:	4403      	add	r3, r0
 800e234:	4682      	mov	sl, r0
 800e236:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e23a:	9305      	str	r3, [sp, #20]
 800e23c:	1c93      	adds	r3, r2, #2
 800e23e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e242:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e246:	32fe      	adds	r2, #254	; 0xfe
 800e248:	18d1      	adds	r1, r2, r3
 800e24a:	461f      	mov	r7, r3
 800e24c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e250:	9100      	str	r1, [sp, #0]
 800e252:	2830      	cmp	r0, #48	; 0x30
 800e254:	d0f8      	beq.n	800e248 <__gethex+0x3c>
 800e256:	f7ff ffc3 	bl	800e1e0 <__hexdig_fun>
 800e25a:	4604      	mov	r4, r0
 800e25c:	2800      	cmp	r0, #0
 800e25e:	d13a      	bne.n	800e2d6 <__gethex+0xca>
 800e260:	9901      	ldr	r1, [sp, #4]
 800e262:	4652      	mov	r2, sl
 800e264:	4638      	mov	r0, r7
 800e266:	f000 fb17 	bl	800e898 <strncmp>
 800e26a:	4605      	mov	r5, r0
 800e26c:	2800      	cmp	r0, #0
 800e26e:	d168      	bne.n	800e342 <__gethex+0x136>
 800e270:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e274:	eb07 060a 	add.w	r6, r7, sl
 800e278:	f7ff ffb2 	bl	800e1e0 <__hexdig_fun>
 800e27c:	2800      	cmp	r0, #0
 800e27e:	d062      	beq.n	800e346 <__gethex+0x13a>
 800e280:	4633      	mov	r3, r6
 800e282:	7818      	ldrb	r0, [r3, #0]
 800e284:	2830      	cmp	r0, #48	; 0x30
 800e286:	461f      	mov	r7, r3
 800e288:	f103 0301 	add.w	r3, r3, #1
 800e28c:	d0f9      	beq.n	800e282 <__gethex+0x76>
 800e28e:	f7ff ffa7 	bl	800e1e0 <__hexdig_fun>
 800e292:	2301      	movs	r3, #1
 800e294:	fab0 f480 	clz	r4, r0
 800e298:	0964      	lsrs	r4, r4, #5
 800e29a:	4635      	mov	r5, r6
 800e29c:	9300      	str	r3, [sp, #0]
 800e29e:	463a      	mov	r2, r7
 800e2a0:	4616      	mov	r6, r2
 800e2a2:	3201      	adds	r2, #1
 800e2a4:	7830      	ldrb	r0, [r6, #0]
 800e2a6:	f7ff ff9b 	bl	800e1e0 <__hexdig_fun>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	d1f8      	bne.n	800e2a0 <__gethex+0x94>
 800e2ae:	9901      	ldr	r1, [sp, #4]
 800e2b0:	4652      	mov	r2, sl
 800e2b2:	4630      	mov	r0, r6
 800e2b4:	f000 faf0 	bl	800e898 <strncmp>
 800e2b8:	b980      	cbnz	r0, 800e2dc <__gethex+0xd0>
 800e2ba:	b94d      	cbnz	r5, 800e2d0 <__gethex+0xc4>
 800e2bc:	eb06 050a 	add.w	r5, r6, sl
 800e2c0:	462a      	mov	r2, r5
 800e2c2:	4616      	mov	r6, r2
 800e2c4:	3201      	adds	r2, #1
 800e2c6:	7830      	ldrb	r0, [r6, #0]
 800e2c8:	f7ff ff8a 	bl	800e1e0 <__hexdig_fun>
 800e2cc:	2800      	cmp	r0, #0
 800e2ce:	d1f8      	bne.n	800e2c2 <__gethex+0xb6>
 800e2d0:	1bad      	subs	r5, r5, r6
 800e2d2:	00ad      	lsls	r5, r5, #2
 800e2d4:	e004      	b.n	800e2e0 <__gethex+0xd4>
 800e2d6:	2400      	movs	r4, #0
 800e2d8:	4625      	mov	r5, r4
 800e2da:	e7e0      	b.n	800e29e <__gethex+0x92>
 800e2dc:	2d00      	cmp	r5, #0
 800e2de:	d1f7      	bne.n	800e2d0 <__gethex+0xc4>
 800e2e0:	7833      	ldrb	r3, [r6, #0]
 800e2e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e2e6:	2b50      	cmp	r3, #80	; 0x50
 800e2e8:	d13b      	bne.n	800e362 <__gethex+0x156>
 800e2ea:	7873      	ldrb	r3, [r6, #1]
 800e2ec:	2b2b      	cmp	r3, #43	; 0x2b
 800e2ee:	d02c      	beq.n	800e34a <__gethex+0x13e>
 800e2f0:	2b2d      	cmp	r3, #45	; 0x2d
 800e2f2:	d02e      	beq.n	800e352 <__gethex+0x146>
 800e2f4:	1c71      	adds	r1, r6, #1
 800e2f6:	f04f 0900 	mov.w	r9, #0
 800e2fa:	7808      	ldrb	r0, [r1, #0]
 800e2fc:	f7ff ff70 	bl	800e1e0 <__hexdig_fun>
 800e300:	1e43      	subs	r3, r0, #1
 800e302:	b2db      	uxtb	r3, r3
 800e304:	2b18      	cmp	r3, #24
 800e306:	d82c      	bhi.n	800e362 <__gethex+0x156>
 800e308:	f1a0 0210 	sub.w	r2, r0, #16
 800e30c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e310:	f7ff ff66 	bl	800e1e0 <__hexdig_fun>
 800e314:	1e43      	subs	r3, r0, #1
 800e316:	b2db      	uxtb	r3, r3
 800e318:	2b18      	cmp	r3, #24
 800e31a:	d91d      	bls.n	800e358 <__gethex+0x14c>
 800e31c:	f1b9 0f00 	cmp.w	r9, #0
 800e320:	d000      	beq.n	800e324 <__gethex+0x118>
 800e322:	4252      	negs	r2, r2
 800e324:	4415      	add	r5, r2
 800e326:	f8cb 1000 	str.w	r1, [fp]
 800e32a:	b1e4      	cbz	r4, 800e366 <__gethex+0x15a>
 800e32c:	9b00      	ldr	r3, [sp, #0]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	bf14      	ite	ne
 800e332:	2700      	movne	r7, #0
 800e334:	2706      	moveq	r7, #6
 800e336:	4638      	mov	r0, r7
 800e338:	b009      	add	sp, #36	; 0x24
 800e33a:	ecbd 8b02 	vpop	{d8}
 800e33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e342:	463e      	mov	r6, r7
 800e344:	4625      	mov	r5, r4
 800e346:	2401      	movs	r4, #1
 800e348:	e7ca      	b.n	800e2e0 <__gethex+0xd4>
 800e34a:	f04f 0900 	mov.w	r9, #0
 800e34e:	1cb1      	adds	r1, r6, #2
 800e350:	e7d3      	b.n	800e2fa <__gethex+0xee>
 800e352:	f04f 0901 	mov.w	r9, #1
 800e356:	e7fa      	b.n	800e34e <__gethex+0x142>
 800e358:	230a      	movs	r3, #10
 800e35a:	fb03 0202 	mla	r2, r3, r2, r0
 800e35e:	3a10      	subs	r2, #16
 800e360:	e7d4      	b.n	800e30c <__gethex+0x100>
 800e362:	4631      	mov	r1, r6
 800e364:	e7df      	b.n	800e326 <__gethex+0x11a>
 800e366:	1bf3      	subs	r3, r6, r7
 800e368:	3b01      	subs	r3, #1
 800e36a:	4621      	mov	r1, r4
 800e36c:	2b07      	cmp	r3, #7
 800e36e:	dc0b      	bgt.n	800e388 <__gethex+0x17c>
 800e370:	ee18 0a10 	vmov	r0, s16
 800e374:	f7fb fe64 	bl	800a040 <_Balloc>
 800e378:	4604      	mov	r4, r0
 800e37a:	b940      	cbnz	r0, 800e38e <__gethex+0x182>
 800e37c:	4b5d      	ldr	r3, [pc, #372]	; (800e4f4 <__gethex+0x2e8>)
 800e37e:	4602      	mov	r2, r0
 800e380:	21de      	movs	r1, #222	; 0xde
 800e382:	485d      	ldr	r0, [pc, #372]	; (800e4f8 <__gethex+0x2ec>)
 800e384:	f7ff fd8e 	bl	800dea4 <__assert_func>
 800e388:	3101      	adds	r1, #1
 800e38a:	105b      	asrs	r3, r3, #1
 800e38c:	e7ee      	b.n	800e36c <__gethex+0x160>
 800e38e:	f100 0914 	add.w	r9, r0, #20
 800e392:	f04f 0b00 	mov.w	fp, #0
 800e396:	f1ca 0301 	rsb	r3, sl, #1
 800e39a:	f8cd 9008 	str.w	r9, [sp, #8]
 800e39e:	f8cd b000 	str.w	fp, [sp]
 800e3a2:	9306      	str	r3, [sp, #24]
 800e3a4:	42b7      	cmp	r7, r6
 800e3a6:	d340      	bcc.n	800e42a <__gethex+0x21e>
 800e3a8:	9802      	ldr	r0, [sp, #8]
 800e3aa:	9b00      	ldr	r3, [sp, #0]
 800e3ac:	f840 3b04 	str.w	r3, [r0], #4
 800e3b0:	eba0 0009 	sub.w	r0, r0, r9
 800e3b4:	1080      	asrs	r0, r0, #2
 800e3b6:	0146      	lsls	r6, r0, #5
 800e3b8:	6120      	str	r0, [r4, #16]
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f7fb fefe 	bl	800a1bc <__hi0bits>
 800e3c0:	1a30      	subs	r0, r6, r0
 800e3c2:	f8d8 6000 	ldr.w	r6, [r8]
 800e3c6:	42b0      	cmp	r0, r6
 800e3c8:	dd63      	ble.n	800e492 <__gethex+0x286>
 800e3ca:	1b87      	subs	r7, r0, r6
 800e3cc:	4639      	mov	r1, r7
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	f7fc fa85 	bl	800a8de <__any_on>
 800e3d4:	4682      	mov	sl, r0
 800e3d6:	b1a8      	cbz	r0, 800e404 <__gethex+0x1f8>
 800e3d8:	1e7b      	subs	r3, r7, #1
 800e3da:	1159      	asrs	r1, r3, #5
 800e3dc:	f003 021f 	and.w	r2, r3, #31
 800e3e0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e3e4:	f04f 0a01 	mov.w	sl, #1
 800e3e8:	fa0a f202 	lsl.w	r2, sl, r2
 800e3ec:	420a      	tst	r2, r1
 800e3ee:	d009      	beq.n	800e404 <__gethex+0x1f8>
 800e3f0:	4553      	cmp	r3, sl
 800e3f2:	dd05      	ble.n	800e400 <__gethex+0x1f4>
 800e3f4:	1eb9      	subs	r1, r7, #2
 800e3f6:	4620      	mov	r0, r4
 800e3f8:	f7fc fa71 	bl	800a8de <__any_on>
 800e3fc:	2800      	cmp	r0, #0
 800e3fe:	d145      	bne.n	800e48c <__gethex+0x280>
 800e400:	f04f 0a02 	mov.w	sl, #2
 800e404:	4639      	mov	r1, r7
 800e406:	4620      	mov	r0, r4
 800e408:	f7ff fe98 	bl	800e13c <rshift>
 800e40c:	443d      	add	r5, r7
 800e40e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e412:	42ab      	cmp	r3, r5
 800e414:	da4c      	bge.n	800e4b0 <__gethex+0x2a4>
 800e416:	ee18 0a10 	vmov	r0, s16
 800e41a:	4621      	mov	r1, r4
 800e41c:	f7fb fe35 	bl	800a08a <_Bfree>
 800e420:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e422:	2300      	movs	r3, #0
 800e424:	6013      	str	r3, [r2, #0]
 800e426:	27a3      	movs	r7, #163	; 0xa3
 800e428:	e785      	b.n	800e336 <__gethex+0x12a>
 800e42a:	1e73      	subs	r3, r6, #1
 800e42c:	9a05      	ldr	r2, [sp, #20]
 800e42e:	9303      	str	r3, [sp, #12]
 800e430:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e434:	4293      	cmp	r3, r2
 800e436:	d019      	beq.n	800e46c <__gethex+0x260>
 800e438:	f1bb 0f20 	cmp.w	fp, #32
 800e43c:	d107      	bne.n	800e44e <__gethex+0x242>
 800e43e:	9b02      	ldr	r3, [sp, #8]
 800e440:	9a00      	ldr	r2, [sp, #0]
 800e442:	f843 2b04 	str.w	r2, [r3], #4
 800e446:	9302      	str	r3, [sp, #8]
 800e448:	2300      	movs	r3, #0
 800e44a:	9300      	str	r3, [sp, #0]
 800e44c:	469b      	mov	fp, r3
 800e44e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e452:	f7ff fec5 	bl	800e1e0 <__hexdig_fun>
 800e456:	9b00      	ldr	r3, [sp, #0]
 800e458:	f000 000f 	and.w	r0, r0, #15
 800e45c:	fa00 f00b 	lsl.w	r0, r0, fp
 800e460:	4303      	orrs	r3, r0
 800e462:	9300      	str	r3, [sp, #0]
 800e464:	f10b 0b04 	add.w	fp, fp, #4
 800e468:	9b03      	ldr	r3, [sp, #12]
 800e46a:	e00d      	b.n	800e488 <__gethex+0x27c>
 800e46c:	9b03      	ldr	r3, [sp, #12]
 800e46e:	9a06      	ldr	r2, [sp, #24]
 800e470:	4413      	add	r3, r2
 800e472:	42bb      	cmp	r3, r7
 800e474:	d3e0      	bcc.n	800e438 <__gethex+0x22c>
 800e476:	4618      	mov	r0, r3
 800e478:	9901      	ldr	r1, [sp, #4]
 800e47a:	9307      	str	r3, [sp, #28]
 800e47c:	4652      	mov	r2, sl
 800e47e:	f000 fa0b 	bl	800e898 <strncmp>
 800e482:	9b07      	ldr	r3, [sp, #28]
 800e484:	2800      	cmp	r0, #0
 800e486:	d1d7      	bne.n	800e438 <__gethex+0x22c>
 800e488:	461e      	mov	r6, r3
 800e48a:	e78b      	b.n	800e3a4 <__gethex+0x198>
 800e48c:	f04f 0a03 	mov.w	sl, #3
 800e490:	e7b8      	b.n	800e404 <__gethex+0x1f8>
 800e492:	da0a      	bge.n	800e4aa <__gethex+0x29e>
 800e494:	1a37      	subs	r7, r6, r0
 800e496:	4621      	mov	r1, r4
 800e498:	ee18 0a10 	vmov	r0, s16
 800e49c:	463a      	mov	r2, r7
 800e49e:	f7fb ffdd 	bl	800a45c <__lshift>
 800e4a2:	1bed      	subs	r5, r5, r7
 800e4a4:	4604      	mov	r4, r0
 800e4a6:	f100 0914 	add.w	r9, r0, #20
 800e4aa:	f04f 0a00 	mov.w	sl, #0
 800e4ae:	e7ae      	b.n	800e40e <__gethex+0x202>
 800e4b0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e4b4:	42a8      	cmp	r0, r5
 800e4b6:	dd72      	ble.n	800e59e <__gethex+0x392>
 800e4b8:	1b45      	subs	r5, r0, r5
 800e4ba:	42ae      	cmp	r6, r5
 800e4bc:	dc36      	bgt.n	800e52c <__gethex+0x320>
 800e4be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e4c2:	2b02      	cmp	r3, #2
 800e4c4:	d02a      	beq.n	800e51c <__gethex+0x310>
 800e4c6:	2b03      	cmp	r3, #3
 800e4c8:	d02c      	beq.n	800e524 <__gethex+0x318>
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d11c      	bne.n	800e508 <__gethex+0x2fc>
 800e4ce:	42ae      	cmp	r6, r5
 800e4d0:	d11a      	bne.n	800e508 <__gethex+0x2fc>
 800e4d2:	2e01      	cmp	r6, #1
 800e4d4:	d112      	bne.n	800e4fc <__gethex+0x2f0>
 800e4d6:	9a04      	ldr	r2, [sp, #16]
 800e4d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e4dc:	6013      	str	r3, [r2, #0]
 800e4de:	2301      	movs	r3, #1
 800e4e0:	6123      	str	r3, [r4, #16]
 800e4e2:	f8c9 3000 	str.w	r3, [r9]
 800e4e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e4e8:	2762      	movs	r7, #98	; 0x62
 800e4ea:	601c      	str	r4, [r3, #0]
 800e4ec:	e723      	b.n	800e336 <__gethex+0x12a>
 800e4ee:	bf00      	nop
 800e4f0:	08010430 	.word	0x08010430
 800e4f4:	0801012a 	.word	0x0801012a
 800e4f8:	080103cc 	.word	0x080103cc
 800e4fc:	1e71      	subs	r1, r6, #1
 800e4fe:	4620      	mov	r0, r4
 800e500:	f7fc f9ed 	bl	800a8de <__any_on>
 800e504:	2800      	cmp	r0, #0
 800e506:	d1e6      	bne.n	800e4d6 <__gethex+0x2ca>
 800e508:	ee18 0a10 	vmov	r0, s16
 800e50c:	4621      	mov	r1, r4
 800e50e:	f7fb fdbc 	bl	800a08a <_Bfree>
 800e512:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e514:	2300      	movs	r3, #0
 800e516:	6013      	str	r3, [r2, #0]
 800e518:	2750      	movs	r7, #80	; 0x50
 800e51a:	e70c      	b.n	800e336 <__gethex+0x12a>
 800e51c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d1f2      	bne.n	800e508 <__gethex+0x2fc>
 800e522:	e7d8      	b.n	800e4d6 <__gethex+0x2ca>
 800e524:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e526:	2b00      	cmp	r3, #0
 800e528:	d1d5      	bne.n	800e4d6 <__gethex+0x2ca>
 800e52a:	e7ed      	b.n	800e508 <__gethex+0x2fc>
 800e52c:	1e6f      	subs	r7, r5, #1
 800e52e:	f1ba 0f00 	cmp.w	sl, #0
 800e532:	d131      	bne.n	800e598 <__gethex+0x38c>
 800e534:	b127      	cbz	r7, 800e540 <__gethex+0x334>
 800e536:	4639      	mov	r1, r7
 800e538:	4620      	mov	r0, r4
 800e53a:	f7fc f9d0 	bl	800a8de <__any_on>
 800e53e:	4682      	mov	sl, r0
 800e540:	117b      	asrs	r3, r7, #5
 800e542:	2101      	movs	r1, #1
 800e544:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e548:	f007 071f 	and.w	r7, r7, #31
 800e54c:	fa01 f707 	lsl.w	r7, r1, r7
 800e550:	421f      	tst	r7, r3
 800e552:	4629      	mov	r1, r5
 800e554:	4620      	mov	r0, r4
 800e556:	bf18      	it	ne
 800e558:	f04a 0a02 	orrne.w	sl, sl, #2
 800e55c:	1b76      	subs	r6, r6, r5
 800e55e:	f7ff fded 	bl	800e13c <rshift>
 800e562:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e566:	2702      	movs	r7, #2
 800e568:	f1ba 0f00 	cmp.w	sl, #0
 800e56c:	d048      	beq.n	800e600 <__gethex+0x3f4>
 800e56e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e572:	2b02      	cmp	r3, #2
 800e574:	d015      	beq.n	800e5a2 <__gethex+0x396>
 800e576:	2b03      	cmp	r3, #3
 800e578:	d017      	beq.n	800e5aa <__gethex+0x39e>
 800e57a:	2b01      	cmp	r3, #1
 800e57c:	d109      	bne.n	800e592 <__gethex+0x386>
 800e57e:	f01a 0f02 	tst.w	sl, #2
 800e582:	d006      	beq.n	800e592 <__gethex+0x386>
 800e584:	f8d9 0000 	ldr.w	r0, [r9]
 800e588:	ea4a 0a00 	orr.w	sl, sl, r0
 800e58c:	f01a 0f01 	tst.w	sl, #1
 800e590:	d10e      	bne.n	800e5b0 <__gethex+0x3a4>
 800e592:	f047 0710 	orr.w	r7, r7, #16
 800e596:	e033      	b.n	800e600 <__gethex+0x3f4>
 800e598:	f04f 0a01 	mov.w	sl, #1
 800e59c:	e7d0      	b.n	800e540 <__gethex+0x334>
 800e59e:	2701      	movs	r7, #1
 800e5a0:	e7e2      	b.n	800e568 <__gethex+0x35c>
 800e5a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5a4:	f1c3 0301 	rsb	r3, r3, #1
 800e5a8:	9315      	str	r3, [sp, #84]	; 0x54
 800e5aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d0f0      	beq.n	800e592 <__gethex+0x386>
 800e5b0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e5b4:	f104 0314 	add.w	r3, r4, #20
 800e5b8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e5bc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e5c0:	f04f 0c00 	mov.w	ip, #0
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5ca:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e5ce:	d01c      	beq.n	800e60a <__gethex+0x3fe>
 800e5d0:	3201      	adds	r2, #1
 800e5d2:	6002      	str	r2, [r0, #0]
 800e5d4:	2f02      	cmp	r7, #2
 800e5d6:	f104 0314 	add.w	r3, r4, #20
 800e5da:	d13f      	bne.n	800e65c <__gethex+0x450>
 800e5dc:	f8d8 2000 	ldr.w	r2, [r8]
 800e5e0:	3a01      	subs	r2, #1
 800e5e2:	42b2      	cmp	r2, r6
 800e5e4:	d10a      	bne.n	800e5fc <__gethex+0x3f0>
 800e5e6:	1171      	asrs	r1, r6, #5
 800e5e8:	2201      	movs	r2, #1
 800e5ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e5ee:	f006 061f 	and.w	r6, r6, #31
 800e5f2:	fa02 f606 	lsl.w	r6, r2, r6
 800e5f6:	421e      	tst	r6, r3
 800e5f8:	bf18      	it	ne
 800e5fa:	4617      	movne	r7, r2
 800e5fc:	f047 0720 	orr.w	r7, r7, #32
 800e600:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e602:	601c      	str	r4, [r3, #0]
 800e604:	9b04      	ldr	r3, [sp, #16]
 800e606:	601d      	str	r5, [r3, #0]
 800e608:	e695      	b.n	800e336 <__gethex+0x12a>
 800e60a:	4299      	cmp	r1, r3
 800e60c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e610:	d8d8      	bhi.n	800e5c4 <__gethex+0x3b8>
 800e612:	68a3      	ldr	r3, [r4, #8]
 800e614:	459b      	cmp	fp, r3
 800e616:	db19      	blt.n	800e64c <__gethex+0x440>
 800e618:	6861      	ldr	r1, [r4, #4]
 800e61a:	ee18 0a10 	vmov	r0, s16
 800e61e:	3101      	adds	r1, #1
 800e620:	f7fb fd0e 	bl	800a040 <_Balloc>
 800e624:	4681      	mov	r9, r0
 800e626:	b918      	cbnz	r0, 800e630 <__gethex+0x424>
 800e628:	4b1a      	ldr	r3, [pc, #104]	; (800e694 <__gethex+0x488>)
 800e62a:	4602      	mov	r2, r0
 800e62c:	2184      	movs	r1, #132	; 0x84
 800e62e:	e6a8      	b.n	800e382 <__gethex+0x176>
 800e630:	6922      	ldr	r2, [r4, #16]
 800e632:	3202      	adds	r2, #2
 800e634:	f104 010c 	add.w	r1, r4, #12
 800e638:	0092      	lsls	r2, r2, #2
 800e63a:	300c      	adds	r0, #12
 800e63c:	f7fb fccc 	bl	8009fd8 <memcpy>
 800e640:	4621      	mov	r1, r4
 800e642:	ee18 0a10 	vmov	r0, s16
 800e646:	f7fb fd20 	bl	800a08a <_Bfree>
 800e64a:	464c      	mov	r4, r9
 800e64c:	6923      	ldr	r3, [r4, #16]
 800e64e:	1c5a      	adds	r2, r3, #1
 800e650:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e654:	6122      	str	r2, [r4, #16]
 800e656:	2201      	movs	r2, #1
 800e658:	615a      	str	r2, [r3, #20]
 800e65a:	e7bb      	b.n	800e5d4 <__gethex+0x3c8>
 800e65c:	6922      	ldr	r2, [r4, #16]
 800e65e:	455a      	cmp	r2, fp
 800e660:	dd0b      	ble.n	800e67a <__gethex+0x46e>
 800e662:	2101      	movs	r1, #1
 800e664:	4620      	mov	r0, r4
 800e666:	f7ff fd69 	bl	800e13c <rshift>
 800e66a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e66e:	3501      	adds	r5, #1
 800e670:	42ab      	cmp	r3, r5
 800e672:	f6ff aed0 	blt.w	800e416 <__gethex+0x20a>
 800e676:	2701      	movs	r7, #1
 800e678:	e7c0      	b.n	800e5fc <__gethex+0x3f0>
 800e67a:	f016 061f 	ands.w	r6, r6, #31
 800e67e:	d0fa      	beq.n	800e676 <__gethex+0x46a>
 800e680:	4453      	add	r3, sl
 800e682:	f1c6 0620 	rsb	r6, r6, #32
 800e686:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e68a:	f7fb fd97 	bl	800a1bc <__hi0bits>
 800e68e:	42b0      	cmp	r0, r6
 800e690:	dbe7      	blt.n	800e662 <__gethex+0x456>
 800e692:	e7f0      	b.n	800e676 <__gethex+0x46a>
 800e694:	0801012a 	.word	0x0801012a

0800e698 <L_shift>:
 800e698:	f1c2 0208 	rsb	r2, r2, #8
 800e69c:	0092      	lsls	r2, r2, #2
 800e69e:	b570      	push	{r4, r5, r6, lr}
 800e6a0:	f1c2 0620 	rsb	r6, r2, #32
 800e6a4:	6843      	ldr	r3, [r0, #4]
 800e6a6:	6804      	ldr	r4, [r0, #0]
 800e6a8:	fa03 f506 	lsl.w	r5, r3, r6
 800e6ac:	432c      	orrs	r4, r5
 800e6ae:	40d3      	lsrs	r3, r2
 800e6b0:	6004      	str	r4, [r0, #0]
 800e6b2:	f840 3f04 	str.w	r3, [r0, #4]!
 800e6b6:	4288      	cmp	r0, r1
 800e6b8:	d3f4      	bcc.n	800e6a4 <L_shift+0xc>
 800e6ba:	bd70      	pop	{r4, r5, r6, pc}

0800e6bc <__match>:
 800e6bc:	b530      	push	{r4, r5, lr}
 800e6be:	6803      	ldr	r3, [r0, #0]
 800e6c0:	3301      	adds	r3, #1
 800e6c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6c6:	b914      	cbnz	r4, 800e6ce <__match+0x12>
 800e6c8:	6003      	str	r3, [r0, #0]
 800e6ca:	2001      	movs	r0, #1
 800e6cc:	bd30      	pop	{r4, r5, pc}
 800e6ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e6d6:	2d19      	cmp	r5, #25
 800e6d8:	bf98      	it	ls
 800e6da:	3220      	addls	r2, #32
 800e6dc:	42a2      	cmp	r2, r4
 800e6de:	d0f0      	beq.n	800e6c2 <__match+0x6>
 800e6e0:	2000      	movs	r0, #0
 800e6e2:	e7f3      	b.n	800e6cc <__match+0x10>

0800e6e4 <__hexnan>:
 800e6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e8:	680b      	ldr	r3, [r1, #0]
 800e6ea:	115e      	asrs	r6, r3, #5
 800e6ec:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e6f0:	f013 031f 	ands.w	r3, r3, #31
 800e6f4:	b087      	sub	sp, #28
 800e6f6:	bf18      	it	ne
 800e6f8:	3604      	addne	r6, #4
 800e6fa:	2500      	movs	r5, #0
 800e6fc:	1f37      	subs	r7, r6, #4
 800e6fe:	4690      	mov	r8, r2
 800e700:	6802      	ldr	r2, [r0, #0]
 800e702:	9301      	str	r3, [sp, #4]
 800e704:	4682      	mov	sl, r0
 800e706:	f846 5c04 	str.w	r5, [r6, #-4]
 800e70a:	46b9      	mov	r9, r7
 800e70c:	463c      	mov	r4, r7
 800e70e:	9502      	str	r5, [sp, #8]
 800e710:	46ab      	mov	fp, r5
 800e712:	7851      	ldrb	r1, [r2, #1]
 800e714:	1c53      	adds	r3, r2, #1
 800e716:	9303      	str	r3, [sp, #12]
 800e718:	b341      	cbz	r1, 800e76c <__hexnan+0x88>
 800e71a:	4608      	mov	r0, r1
 800e71c:	9205      	str	r2, [sp, #20]
 800e71e:	9104      	str	r1, [sp, #16]
 800e720:	f7ff fd5e 	bl	800e1e0 <__hexdig_fun>
 800e724:	2800      	cmp	r0, #0
 800e726:	d14f      	bne.n	800e7c8 <__hexnan+0xe4>
 800e728:	9904      	ldr	r1, [sp, #16]
 800e72a:	9a05      	ldr	r2, [sp, #20]
 800e72c:	2920      	cmp	r1, #32
 800e72e:	d818      	bhi.n	800e762 <__hexnan+0x7e>
 800e730:	9b02      	ldr	r3, [sp, #8]
 800e732:	459b      	cmp	fp, r3
 800e734:	dd13      	ble.n	800e75e <__hexnan+0x7a>
 800e736:	454c      	cmp	r4, r9
 800e738:	d206      	bcs.n	800e748 <__hexnan+0x64>
 800e73a:	2d07      	cmp	r5, #7
 800e73c:	dc04      	bgt.n	800e748 <__hexnan+0x64>
 800e73e:	462a      	mov	r2, r5
 800e740:	4649      	mov	r1, r9
 800e742:	4620      	mov	r0, r4
 800e744:	f7ff ffa8 	bl	800e698 <L_shift>
 800e748:	4544      	cmp	r4, r8
 800e74a:	d950      	bls.n	800e7ee <__hexnan+0x10a>
 800e74c:	2300      	movs	r3, #0
 800e74e:	f1a4 0904 	sub.w	r9, r4, #4
 800e752:	f844 3c04 	str.w	r3, [r4, #-4]
 800e756:	f8cd b008 	str.w	fp, [sp, #8]
 800e75a:	464c      	mov	r4, r9
 800e75c:	461d      	mov	r5, r3
 800e75e:	9a03      	ldr	r2, [sp, #12]
 800e760:	e7d7      	b.n	800e712 <__hexnan+0x2e>
 800e762:	2929      	cmp	r1, #41	; 0x29
 800e764:	d156      	bne.n	800e814 <__hexnan+0x130>
 800e766:	3202      	adds	r2, #2
 800e768:	f8ca 2000 	str.w	r2, [sl]
 800e76c:	f1bb 0f00 	cmp.w	fp, #0
 800e770:	d050      	beq.n	800e814 <__hexnan+0x130>
 800e772:	454c      	cmp	r4, r9
 800e774:	d206      	bcs.n	800e784 <__hexnan+0xa0>
 800e776:	2d07      	cmp	r5, #7
 800e778:	dc04      	bgt.n	800e784 <__hexnan+0xa0>
 800e77a:	462a      	mov	r2, r5
 800e77c:	4649      	mov	r1, r9
 800e77e:	4620      	mov	r0, r4
 800e780:	f7ff ff8a 	bl	800e698 <L_shift>
 800e784:	4544      	cmp	r4, r8
 800e786:	d934      	bls.n	800e7f2 <__hexnan+0x10e>
 800e788:	f1a8 0204 	sub.w	r2, r8, #4
 800e78c:	4623      	mov	r3, r4
 800e78e:	f853 1b04 	ldr.w	r1, [r3], #4
 800e792:	f842 1f04 	str.w	r1, [r2, #4]!
 800e796:	429f      	cmp	r7, r3
 800e798:	d2f9      	bcs.n	800e78e <__hexnan+0xaa>
 800e79a:	1b3b      	subs	r3, r7, r4
 800e79c:	f023 0303 	bic.w	r3, r3, #3
 800e7a0:	3304      	adds	r3, #4
 800e7a2:	3401      	adds	r4, #1
 800e7a4:	3e03      	subs	r6, #3
 800e7a6:	42b4      	cmp	r4, r6
 800e7a8:	bf88      	it	hi
 800e7aa:	2304      	movhi	r3, #4
 800e7ac:	4443      	add	r3, r8
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	f843 2b04 	str.w	r2, [r3], #4
 800e7b4:	429f      	cmp	r7, r3
 800e7b6:	d2fb      	bcs.n	800e7b0 <__hexnan+0xcc>
 800e7b8:	683b      	ldr	r3, [r7, #0]
 800e7ba:	b91b      	cbnz	r3, 800e7c4 <__hexnan+0xe0>
 800e7bc:	4547      	cmp	r7, r8
 800e7be:	d127      	bne.n	800e810 <__hexnan+0x12c>
 800e7c0:	2301      	movs	r3, #1
 800e7c2:	603b      	str	r3, [r7, #0]
 800e7c4:	2005      	movs	r0, #5
 800e7c6:	e026      	b.n	800e816 <__hexnan+0x132>
 800e7c8:	3501      	adds	r5, #1
 800e7ca:	2d08      	cmp	r5, #8
 800e7cc:	f10b 0b01 	add.w	fp, fp, #1
 800e7d0:	dd06      	ble.n	800e7e0 <__hexnan+0xfc>
 800e7d2:	4544      	cmp	r4, r8
 800e7d4:	d9c3      	bls.n	800e75e <__hexnan+0x7a>
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800e7dc:	2501      	movs	r5, #1
 800e7de:	3c04      	subs	r4, #4
 800e7e0:	6822      	ldr	r2, [r4, #0]
 800e7e2:	f000 000f 	and.w	r0, r0, #15
 800e7e6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e7ea:	6022      	str	r2, [r4, #0]
 800e7ec:	e7b7      	b.n	800e75e <__hexnan+0x7a>
 800e7ee:	2508      	movs	r5, #8
 800e7f0:	e7b5      	b.n	800e75e <__hexnan+0x7a>
 800e7f2:	9b01      	ldr	r3, [sp, #4]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d0df      	beq.n	800e7b8 <__hexnan+0xd4>
 800e7f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e7fc:	f1c3 0320 	rsb	r3, r3, #32
 800e800:	fa22 f303 	lsr.w	r3, r2, r3
 800e804:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e808:	401a      	ands	r2, r3
 800e80a:	f846 2c04 	str.w	r2, [r6, #-4]
 800e80e:	e7d3      	b.n	800e7b8 <__hexnan+0xd4>
 800e810:	3f04      	subs	r7, #4
 800e812:	e7d1      	b.n	800e7b8 <__hexnan+0xd4>
 800e814:	2004      	movs	r0, #4
 800e816:	b007      	add	sp, #28
 800e818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e81c <_isatty_r>:
 800e81c:	b538      	push	{r3, r4, r5, lr}
 800e81e:	4d06      	ldr	r5, [pc, #24]	; (800e838 <_isatty_r+0x1c>)
 800e820:	2300      	movs	r3, #0
 800e822:	4604      	mov	r4, r0
 800e824:	4608      	mov	r0, r1
 800e826:	602b      	str	r3, [r5, #0]
 800e828:	f7f3 fc44 	bl	80020b4 <_isatty>
 800e82c:	1c43      	adds	r3, r0, #1
 800e82e:	d102      	bne.n	800e836 <_isatty_r+0x1a>
 800e830:	682b      	ldr	r3, [r5, #0]
 800e832:	b103      	cbz	r3, 800e836 <_isatty_r+0x1a>
 800e834:	6023      	str	r3, [r4, #0]
 800e836:	bd38      	pop	{r3, r4, r5, pc}
 800e838:	20000af0 	.word	0x20000af0

0800e83c <_lseek_r>:
 800e83c:	b538      	push	{r3, r4, r5, lr}
 800e83e:	4d07      	ldr	r5, [pc, #28]	; (800e85c <_lseek_r+0x20>)
 800e840:	4604      	mov	r4, r0
 800e842:	4608      	mov	r0, r1
 800e844:	4611      	mov	r1, r2
 800e846:	2200      	movs	r2, #0
 800e848:	602a      	str	r2, [r5, #0]
 800e84a:	461a      	mov	r2, r3
 800e84c:	f7f3 fc8b 	bl	8002166 <_lseek>
 800e850:	1c43      	adds	r3, r0, #1
 800e852:	d102      	bne.n	800e85a <_lseek_r+0x1e>
 800e854:	682b      	ldr	r3, [r5, #0]
 800e856:	b103      	cbz	r3, 800e85a <_lseek_r+0x1e>
 800e858:	6023      	str	r3, [r4, #0]
 800e85a:	bd38      	pop	{r3, r4, r5, pc}
 800e85c:	20000af0 	.word	0x20000af0

0800e860 <_read_r>:
 800e860:	b538      	push	{r3, r4, r5, lr}
 800e862:	4d07      	ldr	r5, [pc, #28]	; (800e880 <_read_r+0x20>)
 800e864:	4604      	mov	r4, r0
 800e866:	4608      	mov	r0, r1
 800e868:	4611      	mov	r1, r2
 800e86a:	2200      	movs	r2, #0
 800e86c:	602a      	str	r2, [r5, #0]
 800e86e:	461a      	mov	r2, r3
 800e870:	f7f3 fc8a 	bl	8002188 <_read>
 800e874:	1c43      	adds	r3, r0, #1
 800e876:	d102      	bne.n	800e87e <_read_r+0x1e>
 800e878:	682b      	ldr	r3, [r5, #0]
 800e87a:	b103      	cbz	r3, 800e87e <_read_r+0x1e>
 800e87c:	6023      	str	r3, [r4, #0]
 800e87e:	bd38      	pop	{r3, r4, r5, pc}
 800e880:	20000af0 	.word	0x20000af0
 800e884:	00000000 	.word	0x00000000

0800e888 <nan>:
 800e888:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e890 <nan+0x8>
 800e88c:	4770      	bx	lr
 800e88e:	bf00      	nop
 800e890:	00000000 	.word	0x00000000
 800e894:	7ff80000 	.word	0x7ff80000

0800e898 <strncmp>:
 800e898:	b510      	push	{r4, lr}
 800e89a:	b17a      	cbz	r2, 800e8bc <strncmp+0x24>
 800e89c:	4603      	mov	r3, r0
 800e89e:	3901      	subs	r1, #1
 800e8a0:	1884      	adds	r4, r0, r2
 800e8a2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e8a6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e8aa:	4290      	cmp	r0, r2
 800e8ac:	d101      	bne.n	800e8b2 <strncmp+0x1a>
 800e8ae:	42a3      	cmp	r3, r4
 800e8b0:	d101      	bne.n	800e8b6 <strncmp+0x1e>
 800e8b2:	1a80      	subs	r0, r0, r2
 800e8b4:	bd10      	pop	{r4, pc}
 800e8b6:	2800      	cmp	r0, #0
 800e8b8:	d1f3      	bne.n	800e8a2 <strncmp+0xa>
 800e8ba:	e7fa      	b.n	800e8b2 <strncmp+0x1a>
 800e8bc:	4610      	mov	r0, r2
 800e8be:	e7f9      	b.n	800e8b4 <strncmp+0x1c>

0800e8c0 <__ssprint_r>:
 800e8c0:	6893      	ldr	r3, [r2, #8]
 800e8c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8c6:	4680      	mov	r8, r0
 800e8c8:	460c      	mov	r4, r1
 800e8ca:	4617      	mov	r7, r2
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d061      	beq.n	800e994 <__ssprint_r+0xd4>
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	f8d2 a000 	ldr.w	sl, [r2]
 800e8d6:	9301      	str	r3, [sp, #4]
 800e8d8:	469b      	mov	fp, r3
 800e8da:	f1bb 0f00 	cmp.w	fp, #0
 800e8de:	d02b      	beq.n	800e938 <__ssprint_r+0x78>
 800e8e0:	68a6      	ldr	r6, [r4, #8]
 800e8e2:	455e      	cmp	r6, fp
 800e8e4:	d844      	bhi.n	800e970 <__ssprint_r+0xb0>
 800e8e6:	89a2      	ldrh	r2, [r4, #12]
 800e8e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e8ec:	d03e      	beq.n	800e96c <__ssprint_r+0xac>
 800e8ee:	6820      	ldr	r0, [r4, #0]
 800e8f0:	6921      	ldr	r1, [r4, #16]
 800e8f2:	6965      	ldr	r5, [r4, #20]
 800e8f4:	eba0 0901 	sub.w	r9, r0, r1
 800e8f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e900:	f109 0001 	add.w	r0, r9, #1
 800e904:	106d      	asrs	r5, r5, #1
 800e906:	4458      	add	r0, fp
 800e908:	4285      	cmp	r5, r0
 800e90a:	bf38      	it	cc
 800e90c:	4605      	movcc	r5, r0
 800e90e:	0553      	lsls	r3, r2, #21
 800e910:	d545      	bpl.n	800e99e <__ssprint_r+0xde>
 800e912:	4629      	mov	r1, r5
 800e914:	4640      	mov	r0, r8
 800e916:	f7fb f8f7 	bl	8009b08 <_malloc_r>
 800e91a:	4606      	mov	r6, r0
 800e91c:	b9a0      	cbnz	r0, 800e948 <__ssprint_r+0x88>
 800e91e:	230c      	movs	r3, #12
 800e920:	f8c8 3000 	str.w	r3, [r8]
 800e924:	89a3      	ldrh	r3, [r4, #12]
 800e926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e92a:	81a3      	strh	r3, [r4, #12]
 800e92c:	2300      	movs	r3, #0
 800e92e:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800e932:	f04f 30ff 	mov.w	r0, #4294967295
 800e936:	e02f      	b.n	800e998 <__ssprint_r+0xd8>
 800e938:	f8da 3000 	ldr.w	r3, [sl]
 800e93c:	f8da b004 	ldr.w	fp, [sl, #4]
 800e940:	9301      	str	r3, [sp, #4]
 800e942:	f10a 0a08 	add.w	sl, sl, #8
 800e946:	e7c8      	b.n	800e8da <__ssprint_r+0x1a>
 800e948:	464a      	mov	r2, r9
 800e94a:	6921      	ldr	r1, [r4, #16]
 800e94c:	f7fb fb44 	bl	8009fd8 <memcpy>
 800e950:	89a2      	ldrh	r2, [r4, #12]
 800e952:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800e956:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e95a:	81a2      	strh	r2, [r4, #12]
 800e95c:	6126      	str	r6, [r4, #16]
 800e95e:	6165      	str	r5, [r4, #20]
 800e960:	444e      	add	r6, r9
 800e962:	eba5 0509 	sub.w	r5, r5, r9
 800e966:	6026      	str	r6, [r4, #0]
 800e968:	60a5      	str	r5, [r4, #8]
 800e96a:	465e      	mov	r6, fp
 800e96c:	455e      	cmp	r6, fp
 800e96e:	d900      	bls.n	800e972 <__ssprint_r+0xb2>
 800e970:	465e      	mov	r6, fp
 800e972:	4632      	mov	r2, r6
 800e974:	9901      	ldr	r1, [sp, #4]
 800e976:	6820      	ldr	r0, [r4, #0]
 800e978:	f7fb fb3c 	bl	8009ff4 <memmove>
 800e97c:	68a2      	ldr	r2, [r4, #8]
 800e97e:	1b92      	subs	r2, r2, r6
 800e980:	60a2      	str	r2, [r4, #8]
 800e982:	6822      	ldr	r2, [r4, #0]
 800e984:	4432      	add	r2, r6
 800e986:	6022      	str	r2, [r4, #0]
 800e988:	68ba      	ldr	r2, [r7, #8]
 800e98a:	eba2 030b 	sub.w	r3, r2, fp
 800e98e:	60bb      	str	r3, [r7, #8]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d1d1      	bne.n	800e938 <__ssprint_r+0x78>
 800e994:	2000      	movs	r0, #0
 800e996:	6078      	str	r0, [r7, #4]
 800e998:	b003      	add	sp, #12
 800e99a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e99e:	462a      	mov	r2, r5
 800e9a0:	4640      	mov	r0, r8
 800e9a2:	f7fb ffc5 	bl	800a930 <_realloc_r>
 800e9a6:	4606      	mov	r6, r0
 800e9a8:	2800      	cmp	r0, #0
 800e9aa:	d1d7      	bne.n	800e95c <__ssprint_r+0x9c>
 800e9ac:	6921      	ldr	r1, [r4, #16]
 800e9ae:	4640      	mov	r0, r8
 800e9b0:	f7fa fdcc 	bl	800954c <_free_r>
 800e9b4:	e7b3      	b.n	800e91e <__ssprint_r+0x5e>

0800e9b6 <__swbuf_r>:
 800e9b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9b8:	460e      	mov	r6, r1
 800e9ba:	4614      	mov	r4, r2
 800e9bc:	4605      	mov	r5, r0
 800e9be:	b118      	cbz	r0, 800e9c8 <__swbuf_r+0x12>
 800e9c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e9c2:	b90b      	cbnz	r3, 800e9c8 <__swbuf_r+0x12>
 800e9c4:	f7fa fcca 	bl	800935c <__sinit>
 800e9c8:	69a3      	ldr	r3, [r4, #24]
 800e9ca:	60a3      	str	r3, [r4, #8]
 800e9cc:	89a3      	ldrh	r3, [r4, #12]
 800e9ce:	0719      	lsls	r1, r3, #28
 800e9d0:	d529      	bpl.n	800ea26 <__swbuf_r+0x70>
 800e9d2:	6923      	ldr	r3, [r4, #16]
 800e9d4:	b33b      	cbz	r3, 800ea26 <__swbuf_r+0x70>
 800e9d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9da:	b2f6      	uxtb	r6, r6
 800e9dc:	049a      	lsls	r2, r3, #18
 800e9de:	4637      	mov	r7, r6
 800e9e0:	d52a      	bpl.n	800ea38 <__swbuf_r+0x82>
 800e9e2:	6823      	ldr	r3, [r4, #0]
 800e9e4:	6920      	ldr	r0, [r4, #16]
 800e9e6:	1a18      	subs	r0, r3, r0
 800e9e8:	6963      	ldr	r3, [r4, #20]
 800e9ea:	4283      	cmp	r3, r0
 800e9ec:	dc04      	bgt.n	800e9f8 <__swbuf_r+0x42>
 800e9ee:	4621      	mov	r1, r4
 800e9f0:	4628      	mov	r0, r5
 800e9f2:	f7fa fc35 	bl	8009260 <_fflush_r>
 800e9f6:	b9e0      	cbnz	r0, 800ea32 <__swbuf_r+0x7c>
 800e9f8:	68a3      	ldr	r3, [r4, #8]
 800e9fa:	3b01      	subs	r3, #1
 800e9fc:	60a3      	str	r3, [r4, #8]
 800e9fe:	6823      	ldr	r3, [r4, #0]
 800ea00:	1c5a      	adds	r2, r3, #1
 800ea02:	6022      	str	r2, [r4, #0]
 800ea04:	701e      	strb	r6, [r3, #0]
 800ea06:	6962      	ldr	r2, [r4, #20]
 800ea08:	1c43      	adds	r3, r0, #1
 800ea0a:	429a      	cmp	r2, r3
 800ea0c:	d004      	beq.n	800ea18 <__swbuf_r+0x62>
 800ea0e:	89a3      	ldrh	r3, [r4, #12]
 800ea10:	07db      	lsls	r3, r3, #31
 800ea12:	d506      	bpl.n	800ea22 <__swbuf_r+0x6c>
 800ea14:	2e0a      	cmp	r6, #10
 800ea16:	d104      	bne.n	800ea22 <__swbuf_r+0x6c>
 800ea18:	4621      	mov	r1, r4
 800ea1a:	4628      	mov	r0, r5
 800ea1c:	f7fa fc20 	bl	8009260 <_fflush_r>
 800ea20:	b938      	cbnz	r0, 800ea32 <__swbuf_r+0x7c>
 800ea22:	4638      	mov	r0, r7
 800ea24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea26:	4621      	mov	r1, r4
 800ea28:	4628      	mov	r0, r5
 800ea2a:	f7f9 fd3f 	bl	80084ac <__swsetup_r>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d0d1      	beq.n	800e9d6 <__swbuf_r+0x20>
 800ea32:	f04f 37ff 	mov.w	r7, #4294967295
 800ea36:	e7f4      	b.n	800ea22 <__swbuf_r+0x6c>
 800ea38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ea3c:	81a3      	strh	r3, [r4, #12]
 800ea3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ea40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ea44:	6663      	str	r3, [r4, #100]	; 0x64
 800ea46:	e7cc      	b.n	800e9e2 <__swbuf_r+0x2c>

0800ea48 <_wcrtomb_r>:
 800ea48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea4a:	4c09      	ldr	r4, [pc, #36]	; (800ea70 <_wcrtomb_r+0x28>)
 800ea4c:	b085      	sub	sp, #20
 800ea4e:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800ea52:	4605      	mov	r5, r0
 800ea54:	461e      	mov	r6, r3
 800ea56:	b909      	cbnz	r1, 800ea5c <_wcrtomb_r+0x14>
 800ea58:	460a      	mov	r2, r1
 800ea5a:	a901      	add	r1, sp, #4
 800ea5c:	47b8      	blx	r7
 800ea5e:	1c43      	adds	r3, r0, #1
 800ea60:	bf01      	itttt	eq
 800ea62:	2300      	moveq	r3, #0
 800ea64:	6033      	streq	r3, [r6, #0]
 800ea66:	238a      	moveq	r3, #138	; 0x8a
 800ea68:	602b      	streq	r3, [r5, #0]
 800ea6a:	b005      	add	sp, #20
 800ea6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea6e:	bf00      	nop
 800ea70:	2000043c 	.word	0x2000043c

0800ea74 <abort>:
 800ea74:	b508      	push	{r3, lr}
 800ea76:	2006      	movs	r0, #6
 800ea78:	f000 f82c 	bl	800ead4 <raise>
 800ea7c:	2001      	movs	r0, #1
 800ea7e:	f000 fb4f 	bl	800f120 <_exit>

0800ea82 <_raise_r>:
 800ea82:	291f      	cmp	r1, #31
 800ea84:	b538      	push	{r3, r4, r5, lr}
 800ea86:	4604      	mov	r4, r0
 800ea88:	460d      	mov	r5, r1
 800ea8a:	d904      	bls.n	800ea96 <_raise_r+0x14>
 800ea8c:	2316      	movs	r3, #22
 800ea8e:	6003      	str	r3, [r0, #0]
 800ea90:	f04f 30ff 	mov.w	r0, #4294967295
 800ea94:	bd38      	pop	{r3, r4, r5, pc}
 800ea96:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800ea9a:	b112      	cbz	r2, 800eaa2 <_raise_r+0x20>
 800ea9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eaa0:	b94b      	cbnz	r3, 800eab6 <_raise_r+0x34>
 800eaa2:	4620      	mov	r0, r4
 800eaa4:	f000 f830 	bl	800eb08 <_getpid_r>
 800eaa8:	462a      	mov	r2, r5
 800eaaa:	4601      	mov	r1, r0
 800eaac:	4620      	mov	r0, r4
 800eaae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eab2:	f000 b817 	b.w	800eae4 <_kill_r>
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	d00a      	beq.n	800ead0 <_raise_r+0x4e>
 800eaba:	1c59      	adds	r1, r3, #1
 800eabc:	d103      	bne.n	800eac6 <_raise_r+0x44>
 800eabe:	2316      	movs	r3, #22
 800eac0:	6003      	str	r3, [r0, #0]
 800eac2:	2001      	movs	r0, #1
 800eac4:	e7e6      	b.n	800ea94 <_raise_r+0x12>
 800eac6:	2400      	movs	r4, #0
 800eac8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800eacc:	4628      	mov	r0, r5
 800eace:	4798      	blx	r3
 800ead0:	2000      	movs	r0, #0
 800ead2:	e7df      	b.n	800ea94 <_raise_r+0x12>

0800ead4 <raise>:
 800ead4:	4b02      	ldr	r3, [pc, #8]	; (800eae0 <raise+0xc>)
 800ead6:	4601      	mov	r1, r0
 800ead8:	6818      	ldr	r0, [r3, #0]
 800eada:	f7ff bfd2 	b.w	800ea82 <_raise_r>
 800eade:	bf00      	nop
 800eae0:	2000000c 	.word	0x2000000c

0800eae4 <_kill_r>:
 800eae4:	b538      	push	{r3, r4, r5, lr}
 800eae6:	4d07      	ldr	r5, [pc, #28]	; (800eb04 <_kill_r+0x20>)
 800eae8:	2300      	movs	r3, #0
 800eaea:	4604      	mov	r4, r0
 800eaec:	4608      	mov	r0, r1
 800eaee:	4611      	mov	r1, r2
 800eaf0:	602b      	str	r3, [r5, #0]
 800eaf2:	f000 fb0d 	bl	800f110 <_kill>
 800eaf6:	1c43      	adds	r3, r0, #1
 800eaf8:	d102      	bne.n	800eb00 <_kill_r+0x1c>
 800eafa:	682b      	ldr	r3, [r5, #0]
 800eafc:	b103      	cbz	r3, 800eb00 <_kill_r+0x1c>
 800eafe:	6023      	str	r3, [r4, #0]
 800eb00:	bd38      	pop	{r3, r4, r5, pc}
 800eb02:	bf00      	nop
 800eb04:	20000af0 	.word	0x20000af0

0800eb08 <_getpid_r>:
 800eb08:	f000 bafa 	b.w	800f100 <_getpid>

0800eb0c <checkint>:
 800eb0c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800eb10:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800eb14:	429a      	cmp	r2, r3
 800eb16:	b570      	push	{r4, r5, r6, lr}
 800eb18:	dd2a      	ble.n	800eb70 <checkint+0x64>
 800eb1a:	f240 4333 	movw	r3, #1075	; 0x433
 800eb1e:	429a      	cmp	r2, r3
 800eb20:	dc24      	bgt.n	800eb6c <checkint+0x60>
 800eb22:	1a9b      	subs	r3, r3, r2
 800eb24:	f1a3 0620 	sub.w	r6, r3, #32
 800eb28:	f04f 32ff 	mov.w	r2, #4294967295
 800eb2c:	fa02 f403 	lsl.w	r4, r2, r3
 800eb30:	fa02 f606 	lsl.w	r6, r2, r6
 800eb34:	f1c3 0520 	rsb	r5, r3, #32
 800eb38:	fa22 f505 	lsr.w	r5, r2, r5
 800eb3c:	4334      	orrs	r4, r6
 800eb3e:	432c      	orrs	r4, r5
 800eb40:	409a      	lsls	r2, r3
 800eb42:	ea20 0202 	bic.w	r2, r0, r2
 800eb46:	ea21 0404 	bic.w	r4, r1, r4
 800eb4a:	4322      	orrs	r2, r4
 800eb4c:	f1a3 0420 	sub.w	r4, r3, #32
 800eb50:	f1c3 0220 	rsb	r2, r3, #32
 800eb54:	d10c      	bne.n	800eb70 <checkint+0x64>
 800eb56:	40d8      	lsrs	r0, r3
 800eb58:	fa01 f302 	lsl.w	r3, r1, r2
 800eb5c:	4318      	orrs	r0, r3
 800eb5e:	40e1      	lsrs	r1, r4
 800eb60:	4308      	orrs	r0, r1
 800eb62:	f000 0001 	and.w	r0, r0, #1
 800eb66:	f1d0 0002 	rsbs	r0, r0, #2
 800eb6a:	bd70      	pop	{r4, r5, r6, pc}
 800eb6c:	2002      	movs	r0, #2
 800eb6e:	e7fc      	b.n	800eb6a <checkint+0x5e>
 800eb70:	2000      	movs	r0, #0
 800eb72:	e7fa      	b.n	800eb6a <checkint+0x5e>
 800eb74:	0000      	movs	r0, r0
	...

0800eb78 <pow>:
 800eb78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb7c:	ee10 4a90 	vmov	r4, s1
 800eb80:	ed2d 8b0a 	vpush	{d8-d12}
 800eb84:	ea4f 5a14 	mov.w	sl, r4, lsr #20
 800eb88:	ee11 7a90 	vmov	r7, s3
 800eb8c:	f10a 32ff 	add.w	r2, sl, #4294967295
 800eb90:	f240 73fd 	movw	r3, #2045	; 0x7fd
 800eb94:	429a      	cmp	r2, r3
 800eb96:	ee10 6a10 	vmov	r6, s0
 800eb9a:	ee11 0a10 	vmov	r0, s2
 800eb9e:	b086      	sub	sp, #24
 800eba0:	46d4      	mov	ip, sl
 800eba2:	ea4f 5517 	mov.w	r5, r7, lsr #20
 800eba6:	d806      	bhi.n	800ebb6 <pow+0x3e>
 800eba8:	f3c5 030a 	ubfx	r3, r5, #0, #11
 800ebac:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 800ebb0:	2b7f      	cmp	r3, #127	; 0x7f
 800ebb2:	f240 8156 	bls.w	800ee62 <pow+0x2ea>
 800ebb6:	1802      	adds	r2, r0, r0
 800ebb8:	eb47 0107 	adc.w	r1, r7, r7
 800ebbc:	f06f 0e01 	mvn.w	lr, #1
 800ebc0:	f112 39ff 	adds.w	r9, r2, #4294967295
 800ebc4:	f141 38ff 	adc.w	r8, r1, #4294967295
 800ebc8:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 800ebcc:	45ce      	cmp	lr, r9
 800ebce:	eb73 0808 	sbcs.w	r8, r3, r8
 800ebd2:	d23f      	bcs.n	800ec54 <pow+0xdc>
 800ebd4:	ea52 0301 	orrs.w	r3, r2, r1
 800ebd8:	f04f 0300 	mov.w	r3, #0
 800ebdc:	d10c      	bne.n	800ebf8 <pow+0x80>
 800ebde:	19b6      	adds	r6, r6, r6
 800ebe0:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 800ebe4:	4164      	adcs	r4, r4
 800ebe6:	42b3      	cmp	r3, r6
 800ebe8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ebec:	41a3      	sbcs	r3, r4
 800ebee:	f0c0 808c 	bcc.w	800ed0a <pow+0x192>
 800ebf2:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800ebf6:	e028      	b.n	800ec4a <pow+0xd2>
 800ebf8:	4da3      	ldr	r5, [pc, #652]	; (800ee88 <pow+0x310>)
 800ebfa:	42ac      	cmp	r4, r5
 800ebfc:	bf08      	it	eq
 800ebfe:	429e      	cmpeq	r6, r3
 800ec00:	d107      	bne.n	800ec12 <pow+0x9a>
 800ec02:	1800      	adds	r0, r0, r0
 800ec04:	f487 2700 	eor.w	r7, r7, #524288	; 0x80000
 800ec08:	417f      	adcs	r7, r7
 800ec0a:	4283      	cmp	r3, r0
 800ec0c:	4b9f      	ldr	r3, [pc, #636]	; (800ee8c <pow+0x314>)
 800ec0e:	41bb      	sbcs	r3, r7
 800ec10:	e7ed      	b.n	800ebee <pow+0x76>
 800ec12:	19b6      	adds	r6, r6, r6
 800ec14:	489e      	ldr	r0, [pc, #632]	; (800ee90 <pow+0x318>)
 800ec16:	4164      	adcs	r4, r4
 800ec18:	42b3      	cmp	r3, r6
 800ec1a:	eb70 0504 	sbcs.w	r5, r0, r4
 800ec1e:	d374      	bcc.n	800ed0a <pow+0x192>
 800ec20:	4281      	cmp	r1, r0
 800ec22:	bf08      	it	eq
 800ec24:	429a      	cmpeq	r2, r3
 800ec26:	d170      	bne.n	800ed0a <pow+0x192>
 800ec28:	4a9a      	ldr	r2, [pc, #616]	; (800ee94 <pow+0x31c>)
 800ec2a:	4294      	cmp	r4, r2
 800ec2c:	bf08      	it	eq
 800ec2e:	429e      	cmpeq	r6, r3
 800ec30:	d0df      	beq.n	800ebf2 <pow+0x7a>
 800ec32:	4294      	cmp	r4, r2
 800ec34:	ea6f 0707 	mvn.w	r7, r7
 800ec38:	bf34      	ite	cc
 800ec3a:	2400      	movcc	r4, #0
 800ec3c:	2401      	movcs	r4, #1
 800ec3e:	0fff      	lsrs	r7, r7, #31
 800ec40:	42bc      	cmp	r4, r7
 800ec42:	f040 81d9 	bne.w	800eff8 <pow+0x480>
 800ec46:	ee21 0b01 	vmul.f64	d0, d1, d1
 800ec4a:	b006      	add	sp, #24
 800ec4c:	ecbd 8b0a 	vpop	{d8-d12}
 800ec50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec54:	eb16 0806 	adds.w	r8, r6, r6
 800ec58:	eb44 0904 	adc.w	r9, r4, r4
 800ec5c:	f118 31ff 	adds.w	r1, r8, #4294967295
 800ec60:	f169 0200 	sbc.w	r2, r9, #0
 800ec64:	458e      	cmp	lr, r1
 800ec66:	4193      	sbcs	r3, r2
 800ec68:	d223      	bcs.n	800ecb2 <pow+0x13a>
 800ec6a:	ee20 0b00 	vmul.f64	d0, d0, d0
 800ec6e:	2c00      	cmp	r4, #0
 800ec70:	da12      	bge.n	800ec98 <pow+0x120>
 800ec72:	4639      	mov	r1, r7
 800ec74:	f7ff ff4a 	bl	800eb0c <checkint>
 800ec78:	2801      	cmp	r0, #1
 800ec7a:	d10d      	bne.n	800ec98 <pow+0x120>
 800ec7c:	eeb1 0b40 	vneg.f64	d0, d0
 800ec80:	ea58 0309 	orrs.w	r3, r8, r9
 800ec84:	d10a      	bne.n	800ec9c <pow+0x124>
 800ec86:	2f00      	cmp	r7, #0
 800ec88:	dadf      	bge.n	800ec4a <pow+0xd2>
 800ec8a:	b006      	add	sp, #24
 800ec8c:	ecbd 8b0a 	vpop	{d8-d12}
 800ec90:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec94:	f000 b9f0 	b.w	800f078 <__math_divzero>
 800ec98:	2000      	movs	r0, #0
 800ec9a:	e7f1      	b.n	800ec80 <pow+0x108>
 800ec9c:	2f00      	cmp	r7, #0
 800ec9e:	dad4      	bge.n	800ec4a <pow+0xd2>
 800eca0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800eca4:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800eca8:	ed8d 7b00 	vstr	d7, [sp]
 800ecac:	ed9d 0b00 	vldr	d0, [sp]
 800ecb0:	e7cb      	b.n	800ec4a <pow+0xd2>
 800ecb2:	2c00      	cmp	r4, #0
 800ecb4:	da2c      	bge.n	800ed10 <pow+0x198>
 800ecb6:	4639      	mov	r1, r7
 800ecb8:	f7ff ff28 	bl	800eb0c <checkint>
 800ecbc:	b930      	cbnz	r0, 800eccc <pow+0x154>
 800ecbe:	b006      	add	sp, #24
 800ecc0:	ecbd 8b0a 	vpop	{d8-d12}
 800ecc4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecc8:	f000 b9ee 	b.w	800f0a8 <__math_invalid>
 800eccc:	2801      	cmp	r0, #1
 800ecce:	bf14      	ite	ne
 800ecd0:	2000      	movne	r0, #0
 800ecd2:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
 800ecd6:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ecda:	f3ca 0c0a 	ubfx	ip, sl, #0, #11
 800ecde:	f3c5 020a 	ubfx	r2, r5, #0, #11
 800ece2:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 800ece6:	2b7f      	cmp	r3, #127	; 0x7f
 800ece8:	d92d      	bls.n	800ed46 <pow+0x1ce>
 800ecea:	4b67      	ldr	r3, [pc, #412]	; (800ee88 <pow+0x310>)
 800ecec:	2000      	movs	r0, #0
 800ecee:	429c      	cmp	r4, r3
 800ecf0:	bf08      	it	eq
 800ecf2:	4286      	cmpeq	r6, r0
 800ecf4:	f43f af7d 	beq.w	800ebf2 <pow+0x7a>
 800ecf8:	f240 31bd 	movw	r1, #957	; 0x3bd
 800ecfc:	428a      	cmp	r2, r1
 800ecfe:	d80c      	bhi.n	800ed1a <pow+0x1a2>
 800ed00:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800ed04:	42b0      	cmp	r0, r6
 800ed06:	41a3      	sbcs	r3, r4
 800ed08:	d204      	bcs.n	800ed14 <pow+0x19c>
 800ed0a:	ee31 0b00 	vadd.f64	d0, d1, d0
 800ed0e:	e79c      	b.n	800ec4a <pow+0xd2>
 800ed10:	2000      	movs	r0, #0
 800ed12:	e7e4      	b.n	800ecde <pow+0x166>
 800ed14:	ee30 0b41 	vsub.f64	d0, d0, d1
 800ed18:	e797      	b.n	800ec4a <pow+0xd2>
 800ed1a:	2e01      	cmp	r6, #1
 800ed1c:	eb74 0303 	sbcs.w	r3, r4, r3
 800ed20:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ed24:	bf34      	ite	cc
 800ed26:	2301      	movcc	r3, #1
 800ed28:	2300      	movcs	r3, #0
 800ed2a:	4295      	cmp	r5, r2
 800ed2c:	bf8c      	ite	hi
 800ed2e:	2500      	movhi	r5, #0
 800ed30:	2501      	movls	r5, #1
 800ed32:	42ab      	cmp	r3, r5
 800ed34:	f000 809d 	beq.w	800ee72 <pow+0x2fa>
 800ed38:	b006      	add	sp, #24
 800ed3a:	ecbd 8b0a 	vpop	{d8-d12}
 800ed3e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed42:	f000 b991 	b.w	800f068 <__math_oflow>
 800ed46:	f1bc 0f00 	cmp.w	ip, #0
 800ed4a:	d10b      	bne.n	800ed64 <pow+0x1ec>
 800ed4c:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 800ee80 <pow+0x308>
 800ed50:	ee20 7b07 	vmul.f64	d7, d0, d7
 800ed54:	ec53 2b17 	vmov	r2, r3, d7
 800ed58:	ee17 6a10 	vmov	r6, s14
 800ed5c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800ed60:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 800ed64:	4b4c      	ldr	r3, [pc, #304]	; (800ee98 <pow+0x320>)
 800ed66:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800ed6a:	4423      	add	r3, r4
 800ed6c:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800ed70:	1519      	asrs	r1, r3, #20
 800ed72:	0d1b      	lsrs	r3, r3, #20
 800ed74:	051b      	lsls	r3, r3, #20
 800ed76:	eba4 0903 	sub.w	r9, r4, r3
 800ed7a:	4b48      	ldr	r3, [pc, #288]	; (800ee9c <pow+0x324>)
 800ed7c:	ee04 1a10 	vmov	s8, r1
 800ed80:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 800ed84:	f1b6 0800 	subs.w	r8, r6, #0
 800ed88:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 800ed8c:	ec49 8b15 	vmov	d5, r8, r9
 800ed90:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 800ed94:	eea5 6b07 	vfma.f64	d6, d5, d7
 800ed98:	ed93 7b00 	vldr	d7, [r3]
 800ed9c:	ed93 5b02 	vldr	d5, [r3, #8]
 800eda0:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 800eda4:	eea4 2b07 	vfma.f64	d2, d4, d7
 800eda8:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 800edac:	ee36 ab02 	vadd.f64	d10, d6, d2
 800edb0:	ee32 2b4a 	vsub.f64	d2, d2, d10
 800edb4:	eea4 7b05 	vfma.f64	d7, d4, d5
 800edb8:	ed93 5b04 	vldr	d5, [r3, #16]
 800edbc:	ee32 2b06 	vadd.f64	d2, d2, d6
 800edc0:	ee37 7b02 	vadd.f64	d7, d7, d2
 800edc4:	ee26 5b05 	vmul.f64	d5, d6, d5
 800edc8:	ed93 4b08 	vldr	d4, [r3, #32]
 800edcc:	ee26 0b05 	vmul.f64	d0, d6, d5
 800edd0:	eeb0 9b40 	vmov.f64	d9, d0
 800edd4:	ee95 9b06 	vfnms.f64	d9, d5, d6
 800edd8:	ed93 5b06 	vldr	d5, [r3, #24]
 800eddc:	ee3a 8b00 	vadd.f64	d8, d10, d0
 800ede0:	ee26 bb00 	vmul.f64	d11, d6, d0
 800ede4:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800ede8:	eea6 5b04 	vfma.f64	d5, d6, d4
 800edec:	ee3a ab48 	vsub.f64	d10, d10, d8
 800edf0:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 800edf4:	ee37 9b09 	vadd.f64	d9, d7, d9
 800edf8:	ee3a ab00 	vadd.f64	d10, d10, d0
 800edfc:	eea6 4b03 	vfma.f64	d4, d6, d3
 800ee00:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800ee04:	ee39 ab0a 	vadd.f64	d10, d9, d10
 800ee08:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800ee0c:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800ee10:	eea0 4b03 	vfma.f64	d4, d0, d3
 800ee14:	eea0 5b04 	vfma.f64	d5, d0, d4
 800ee18:	eeab ab05 	vfma.f64	d10, d11, d5
 800ee1c:	ee38 6b0a 	vadd.f64	d6, d8, d10
 800ee20:	ee21 7b06 	vmul.f64	d7, d1, d6
 800ee24:	ee17 3a90 	vmov	r3, s15
 800ee28:	eeb0 5b47 	vmov.f64	d5, d7
 800ee2c:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800ee30:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800ee34:	18b2      	adds	r2, r6, r2
 800ee36:	2a3e      	cmp	r2, #62	; 0x3e
 800ee38:	ee91 5b06 	vfnms.f64	d5, d1, d6
 800ee3c:	ee38 8b46 	vsub.f64	d8, d8, d6
 800ee40:	ee38 ab0a 	vadd.f64	d10, d8, d10
 800ee44:	eea1 5b0a 	vfma.f64	d5, d1, d10
 800ee48:	d92b      	bls.n	800eea2 <pow+0x32a>
 800ee4a:	2a00      	cmp	r2, #0
 800ee4c:	da0b      	bge.n	800ee66 <pow+0x2ee>
 800ee4e:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800ee52:	ee37 0b00 	vadd.f64	d0, d7, d0
 800ee56:	2800      	cmp	r0, #0
 800ee58:	f43f aef7 	beq.w	800ec4a <pow+0xd2>
 800ee5c:	eeb1 0b40 	vneg.f64	d0, d0
 800ee60:	e6f3      	b.n	800ec4a <pow+0xd2>
 800ee62:	2000      	movs	r0, #0
 800ee64:	e77e      	b.n	800ed64 <pow+0x1ec>
 800ee66:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 800ee6a:	d919      	bls.n	800eea0 <pow+0x328>
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	f6bf af63 	bge.w	800ed38 <pow+0x1c0>
 800ee72:	b006      	add	sp, #24
 800ee74:	ecbd 8b0a 	vpop	{d8-d12}
 800ee78:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee7c:	f000 b8ec 	b.w	800f058 <__math_uflow>
 800ee80:	00000000 	.word	0x00000000
 800ee84:	43300000 	.word	0x43300000
 800ee88:	3ff00000 	.word	0x3ff00000
 800ee8c:	fff00000 	.word	0xfff00000
 800ee90:	ffe00000 	.word	0xffe00000
 800ee94:	7fe00000 	.word	0x7fe00000
 800ee98:	c0196aab 	.word	0xc0196aab
 800ee9c:	08010440 	.word	0x08010440
 800eea0:	2600      	movs	r6, #0
 800eea2:	495d      	ldr	r1, [pc, #372]	; (800f018 <pow+0x4a0>)
 800eea4:	ed91 4b02 	vldr	d4, [r1, #8]
 800eea8:	ed91 3b00 	vldr	d3, [r1]
 800eeac:	eeb0 6b44 	vmov.f64	d6, d4
 800eeb0:	eea7 6b03 	vfma.f64	d6, d7, d3
 800eeb4:	ee16 5a10 	vmov	r5, s12
 800eeb8:	ee36 6b44 	vsub.f64	d6, d6, d4
 800eebc:	ed91 4b04 	vldr	d4, [r1, #16]
 800eec0:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800eec4:	eea6 7b04 	vfma.f64	d7, d6, d4
 800eec8:	eeb0 0b47 	vmov.f64	d0, d7
 800eecc:	ed91 7b06 	vldr	d7, [r1, #24]
 800eed0:	18dc      	adds	r4, r3, r3
 800eed2:	f104 030f 	add.w	r3, r4, #15
 800eed6:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800eeda:	eea6 0b07 	vfma.f64	d0, d6, d7
 800eede:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 800eee2:	ee35 0b00 	vadd.f64	d0, d5, d0
 800eee6:	ee20 6b00 	vmul.f64	d6, d0, d0
 800eeea:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 800eeee:	ed91 5b08 	vldr	d5, [r1, #32]
 800eef2:	ee30 7b07 	vadd.f64	d7, d0, d7
 800eef6:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800eefa:	eea0 5b04 	vfma.f64	d5, d0, d4
 800eefe:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 800ef02:	eea6 7b05 	vfma.f64	d7, d6, d5
 800ef06:	ee26 6b06 	vmul.f64	d6, d6, d6
 800ef0a:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 800ef0e:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800ef12:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800ef16:	eea0 5b04 	vfma.f64	d5, d0, d4
 800ef1a:	1940      	adds	r0, r0, r5
 800ef1c:	2700      	movs	r7, #0
 800ef1e:	eb17 020c 	adds.w	r2, r7, ip
 800ef22:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800ef26:	eea6 7b05 	vfma.f64	d7, d6, d5
 800ef2a:	2e00      	cmp	r6, #0
 800ef2c:	d15f      	bne.n	800efee <pow+0x476>
 800ef2e:	42bd      	cmp	r5, r7
 800ef30:	db13      	blt.n	800ef5a <pow+0x3e2>
 800ef32:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800ef36:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800ef3a:	4610      	mov	r0, r2
 800ef3c:	ec41 0b10 	vmov	d0, r0, r1
 800ef40:	eea7 0b00 	vfma.f64	d0, d7, d0
 800ef44:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800f000 <pow+0x488>
 800ef48:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ef4c:	b006      	add	sp, #24
 800ef4e:	ecbd 8b0a 	vpop	{d8-d12}
 800ef52:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef56:	f000 b8bf 	b.w	800f0d8 <__math_check_oflow>
 800ef5a:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800ef5e:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800ef62:	4610      	mov	r0, r2
 800ef64:	ec41 0b15 	vmov	d5, r0, r1
 800ef68:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800ef6c:	ee27 6b05 	vmul.f64	d6, d7, d5
 800ef70:	ee35 7b06 	vadd.f64	d7, d5, d6
 800ef74:	eeb0 3bc7 	vabs.f64	d3, d7
 800ef78:	eeb4 3bc4 	vcmpe.f64	d3, d4
 800ef7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef80:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800f008 <pow+0x490>
 800ef84:	d52a      	bpl.n	800efdc <pow+0x464>
 800ef86:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ef8a:	ee35 5b47 	vsub.f64	d5, d5, d7
 800ef8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef92:	eebf 3b00 	vmov.f64	d3, #240	; 0xbf800000 -1.0
 800ef96:	ee35 6b06 	vadd.f64	d6, d5, d6
 800ef9a:	bf48      	it	mi
 800ef9c:	eeb0 4b43 	vmovmi.f64	d4, d3
 800efa0:	ee37 3b04 	vadd.f64	d3, d7, d4
 800efa4:	ee34 5b43 	vsub.f64	d5, d4, d3
 800efa8:	ee35 7b07 	vadd.f64	d7, d5, d7
 800efac:	ee37 7b06 	vadd.f64	d7, d7, d6
 800efb0:	ee37 7b03 	vadd.f64	d7, d7, d3
 800efb4:	ee37 7b44 	vsub.f64	d7, d7, d4
 800efb8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800efbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efc0:	d104      	bne.n	800efcc <pow+0x454>
 800efc2:	4632      	mov	r2, r6
 800efc4:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800efc8:	ec43 2b17 	vmov	d7, r2, r3
 800efcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800efd0:	ed9d 6b02 	vldr	d6, [sp, #8]
 800efd4:	ee26 6b00 	vmul.f64	d6, d6, d0
 800efd8:	ed8d 6b04 	vstr	d6, [sp, #16]
 800efdc:	ee27 0b00 	vmul.f64	d0, d7, d0
 800efe0:	b006      	add	sp, #24
 800efe2:	ecbd 8b0a 	vpop	{d8-d12}
 800efe6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efea:	f000 b86c 	b.w	800f0c6 <__math_check_uflow>
 800efee:	ec43 2b10 	vmov	d0, r2, r3
 800eff2:	eea7 0b00 	vfma.f64	d0, d7, d0
 800eff6:	e628      	b.n	800ec4a <pow+0xd2>
 800eff8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 800f010 <pow+0x498>
 800effc:	e625      	b.n	800ec4a <pow+0xd2>
 800effe:	bf00      	nop
 800f000:	00000000 	.word	0x00000000
 800f004:	7f000000 	.word	0x7f000000
 800f008:	00000000 	.word	0x00000000
 800f00c:	00100000 	.word	0x00100000
	...
 800f018:	08011488 	.word	0x08011488

0800f01c <with_errno>:
 800f01c:	b513      	push	{r0, r1, r4, lr}
 800f01e:	4604      	mov	r4, r0
 800f020:	ed8d 0b00 	vstr	d0, [sp]
 800f024:	f7f6 fbc2 	bl	80057ac <__errno>
 800f028:	ed9d 0b00 	vldr	d0, [sp]
 800f02c:	6004      	str	r4, [r0, #0]
 800f02e:	b002      	add	sp, #8
 800f030:	bd10      	pop	{r4, pc}

0800f032 <xflow>:
 800f032:	b082      	sub	sp, #8
 800f034:	b158      	cbz	r0, 800f04e <xflow+0x1c>
 800f036:	eeb1 7b40 	vneg.f64	d7, d0
 800f03a:	ed8d 7b00 	vstr	d7, [sp]
 800f03e:	ed9d 7b00 	vldr	d7, [sp]
 800f042:	2022      	movs	r0, #34	; 0x22
 800f044:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f048:	b002      	add	sp, #8
 800f04a:	f7ff bfe7 	b.w	800f01c <with_errno>
 800f04e:	eeb0 7b40 	vmov.f64	d7, d0
 800f052:	e7f2      	b.n	800f03a <xflow+0x8>
 800f054:	0000      	movs	r0, r0
	...

0800f058 <__math_uflow>:
 800f058:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f060 <__math_uflow+0x8>
 800f05c:	f7ff bfe9 	b.w	800f032 <xflow>
 800f060:	00000000 	.word	0x00000000
 800f064:	10000000 	.word	0x10000000

0800f068 <__math_oflow>:
 800f068:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f070 <__math_oflow+0x8>
 800f06c:	f7ff bfe1 	b.w	800f032 <xflow>
 800f070:	00000000 	.word	0x00000000
 800f074:	70000000 	.word	0x70000000

0800f078 <__math_divzero>:
 800f078:	b082      	sub	sp, #8
 800f07a:	2800      	cmp	r0, #0
 800f07c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800f080:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800f084:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800f088:	ed8d 7b00 	vstr	d7, [sp]
 800f08c:	ed9d 0b00 	vldr	d0, [sp]
 800f090:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800f0a0 <__math_divzero+0x28>
 800f094:	2022      	movs	r0, #34	; 0x22
 800f096:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800f09a:	b002      	add	sp, #8
 800f09c:	f7ff bfbe 	b.w	800f01c <with_errno>
	...

0800f0a8 <__math_invalid>:
 800f0a8:	eeb0 7b40 	vmov.f64	d7, d0
 800f0ac:	eeb4 7b47 	vcmp.f64	d7, d7
 800f0b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0b4:	ee30 6b40 	vsub.f64	d6, d0, d0
 800f0b8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800f0bc:	d602      	bvs.n	800f0c4 <__math_invalid+0x1c>
 800f0be:	2021      	movs	r0, #33	; 0x21
 800f0c0:	f7ff bfac 	b.w	800f01c <with_errno>
 800f0c4:	4770      	bx	lr

0800f0c6 <__math_check_uflow>:
 800f0c6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f0ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0ce:	d102      	bne.n	800f0d6 <__math_check_uflow+0x10>
 800f0d0:	2022      	movs	r0, #34	; 0x22
 800f0d2:	f7ff bfa3 	b.w	800f01c <with_errno>
 800f0d6:	4770      	bx	lr

0800f0d8 <__math_check_oflow>:
 800f0d8:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800f0f8 <__math_check_oflow+0x20>
 800f0dc:	eeb0 7bc0 	vabs.f64	d7, d0
 800f0e0:	eeb4 7b46 	vcmp.f64	d7, d6
 800f0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0e8:	dd02      	ble.n	800f0f0 <__math_check_oflow+0x18>
 800f0ea:	2022      	movs	r0, #34	; 0x22
 800f0ec:	f7ff bf96 	b.w	800f01c <with_errno>
 800f0f0:	4770      	bx	lr
 800f0f2:	bf00      	nop
 800f0f4:	f3af 8000 	nop.w
 800f0f8:	ffffffff 	.word	0xffffffff
 800f0fc:	7fefffff 	.word	0x7fefffff

0800f100 <_getpid>:
 800f100:	4b02      	ldr	r3, [pc, #8]	; (800f10c <_getpid+0xc>)
 800f102:	2258      	movs	r2, #88	; 0x58
 800f104:	601a      	str	r2, [r3, #0]
 800f106:	f04f 30ff 	mov.w	r0, #4294967295
 800f10a:	4770      	bx	lr
 800f10c:	20000af0 	.word	0x20000af0

0800f110 <_kill>:
 800f110:	4b02      	ldr	r3, [pc, #8]	; (800f11c <_kill+0xc>)
 800f112:	2258      	movs	r2, #88	; 0x58
 800f114:	601a      	str	r2, [r3, #0]
 800f116:	f04f 30ff 	mov.w	r0, #4294967295
 800f11a:	4770      	bx	lr
 800f11c:	20000af0 	.word	0x20000af0

0800f120 <_exit>:
 800f120:	e7fe      	b.n	800f120 <_exit>
	...

0800f124 <_init>:
 800f124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f126:	bf00      	nop
 800f128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f12a:	bc08      	pop	{r3}
 800f12c:	469e      	mov	lr, r3
 800f12e:	4770      	bx	lr

0800f130 <_fini>:
 800f130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f132:	bf00      	nop
 800f134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f136:	bc08      	pop	{r3}
 800f138:	469e      	mov	lr, r3
 800f13a:	4770      	bx	lr
