// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_1_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_1_x018_dout,
        fifo_C_C_IO_L2_in_1_x018_empty_n,
        fifo_C_C_IO_L2_in_1_x018_read,
        fifo_C_C_IO_L2_in_2_x019_din,
        fifo_C_C_IO_L2_in_2_x019_full_n,
        fifo_C_C_IO_L2_in_2_x019_write,
        fifo_C_PE_0_1_x0106_din,
        fifo_C_PE_0_1_x0106_full_n,
        fifo_C_PE_0_1_x0106_write
);

parameter    ap_ST_fsm_state1 = 35'd1;
parameter    ap_ST_fsm_state2 = 35'd2;
parameter    ap_ST_fsm_state3 = 35'd4;
parameter    ap_ST_fsm_state4 = 35'd8;
parameter    ap_ST_fsm_state5 = 35'd16;
parameter    ap_ST_fsm_state6 = 35'd32;
parameter    ap_ST_fsm_state7 = 35'd64;
parameter    ap_ST_fsm_state8 = 35'd128;
parameter    ap_ST_fsm_state9 = 35'd256;
parameter    ap_ST_fsm_state10 = 35'd512;
parameter    ap_ST_fsm_state11 = 35'd1024;
parameter    ap_ST_fsm_state12 = 35'd2048;
parameter    ap_ST_fsm_state13 = 35'd4096;
parameter    ap_ST_fsm_state14 = 35'd8192;
parameter    ap_ST_fsm_state15 = 35'd16384;
parameter    ap_ST_fsm_state16 = 35'd32768;
parameter    ap_ST_fsm_state17 = 35'd65536;
parameter    ap_ST_fsm_state18 = 35'd131072;
parameter    ap_ST_fsm_state19 = 35'd262144;
parameter    ap_ST_fsm_state20 = 35'd524288;
parameter    ap_ST_fsm_state21 = 35'd1048576;
parameter    ap_ST_fsm_state22 = 35'd2097152;
parameter    ap_ST_fsm_state23 = 35'd4194304;
parameter    ap_ST_fsm_state24 = 35'd8388608;
parameter    ap_ST_fsm_state25 = 35'd16777216;
parameter    ap_ST_fsm_state26 = 35'd33554432;
parameter    ap_ST_fsm_state27 = 35'd67108864;
parameter    ap_ST_fsm_state28 = 35'd134217728;
parameter    ap_ST_fsm_state29 = 35'd268435456;
parameter    ap_ST_fsm_state30 = 35'd536870912;
parameter    ap_ST_fsm_state31 = 35'd1073741824;
parameter    ap_ST_fsm_state32 = 35'd2147483648;
parameter    ap_ST_fsm_state33 = 35'd4294967296;
parameter    ap_ST_fsm_state34 = 35'd8589934592;
parameter    ap_ST_fsm_state35 = 35'd17179869184;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_1_x018_dout;
input   fifo_C_C_IO_L2_in_1_x018_empty_n;
output   fifo_C_C_IO_L2_in_1_x018_read;
output  [511:0] fifo_C_C_IO_L2_in_2_x019_din;
input   fifo_C_C_IO_L2_in_2_x019_full_n;
output   fifo_C_C_IO_L2_in_2_x019_write;
output  [255:0] fifo_C_PE_0_1_x0106_din;
input   fifo_C_PE_0_1_x0106_full_n;
output   fifo_C_PE_0_1_x0106_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_1_x018_read;
reg fifo_C_C_IO_L2_in_2_x019_write;
reg[255:0] fifo_C_PE_0_1_x0106_din;
reg fifo_C_PE_0_1_x0106_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [34:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_1_x018_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state20;
reg    fifo_C_C_IO_L2_in_2_x019_blk_n;
reg    fifo_C_PE_0_1_x0106_blk_n;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln878_93_fu_947_p2;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln878_92_fu_1192_p2;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln878_fu_1346_p2;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_690;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state33;
wire   [2:0] add_ln691_fu_696_p2;
reg   [2:0] add_ln691_reg_1432;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1797_fu_708_p2;
reg   [2:0] add_ln691_1797_reg_1452;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i780_cast_fu_728_p2;
reg   [5:0] add_i_i780_cast_reg_1460;
wire   [0:0] icmp_ln890_1550_fu_714_p2;
wire   [0:0] icmp_ln3319_fu_751_p2;
reg   [0:0] icmp_ln3319_reg_1472;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_675_fu_734_p3;
wire   [0:0] icmp_ln886_12_fu_746_p2;
wire   [3:0] add_ln691_1807_fu_757_p2;
reg   [3:0] add_ln691_1807_reg_1476;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln691_1805_fu_769_p2;
reg   [3:0] add_ln691_1805_reg_1484;
wire   [6:0] tmp_634_cast_fu_779_p3;
reg   [6:0] tmp_634_cast_reg_1489;
wire   [3:0] c3_54_fu_793_p2;
wire   [0:0] icmp_ln890_1556_fu_787_p2;
wire   [0:0] icmp_ln890_1557_fu_763_p2;
wire   [4:0] add_ln691_1808_fu_799_p2;
reg   [4:0] add_ln691_1808_reg_1502;
wire    ap_CS_fsm_state6;
wire   [4:0] add_ln691_1806_fu_811_p2;
reg   [4:0] add_ln691_1806_reg_1510;
wire    ap_CS_fsm_state8;
reg   [6:0] local_C_pong_V_addr_reg_1515;
wire   [7:0] c2_V_150_fu_837_p2;
reg   [7:0] c2_V_150_reg_1523;
wire    ap_CS_fsm_state10;
reg   [0:0] arb_14_reg_323;
reg   [0:0] intra_trans_en_14_reg_310;
wire   [7:0] c2_V_149_fu_849_p2;
reg   [7:0] c2_V_149_reg_1531;
wire   [0:0] arb_fu_861_p2;
wire   [0:0] icmp_ln3429_fu_855_p2;
wire   [0:0] icmp_ln3355_fu_843_p2;
wire   [1:0] add_ln691_1812_fu_867_p2;
reg   [1:0] add_ln691_1812_reg_1544;
wire    ap_CS_fsm_state11;
wire   [5:0] add_ln691_1814_fu_879_p2;
reg   [5:0] add_ln691_1814_reg_1552;
wire    ap_CS_fsm_state12;
reg   [3:0] div_i_i19_reg_1560;
wire   [0:0] icmp_ln890_1566_fu_885_p2;
wire   [0:0] empty_fu_901_p1;
reg   [0:0] empty_reg_1565;
wire   [3:0] add_ln691_1816_fu_905_p2;
reg   [3:0] add_ln691_1816_reg_1570;
wire    ap_CS_fsm_state13;
wire   [4:0] add_ln691_1819_fu_929_p2;
reg   [4:0] add_ln691_1819_reg_1583;
wire    ap_CS_fsm_state15;
wire   [1:0] add_ln691_1820_fu_941_p2;
reg    ap_block_state16;
wire   [511:0] zext_ln1497_92_fu_987_p1;
wire   [0:0] icmp_ln3393_fu_1026_p2;
reg   [0:0] icmp_ln3393_reg_1610;
wire    ap_CS_fsm_state17;
wire   [0:0] tmp_674_fu_1009_p3;
wire   [0:0] icmp_ln886_fu_1021_p2;
wire   [3:0] add_ln691_1801_fu_1032_p2;
reg   [3:0] add_ln691_1801_reg_1614;
wire    ap_CS_fsm_state18;
wire   [3:0] add_ln691_1800_fu_1044_p2;
reg   [3:0] add_ln691_1800_reg_1622;
wire   [6:0] tmp_633_cast_fu_1054_p3;
reg   [6:0] tmp_633_cast_reg_1627;
wire   [3:0] c3_53_fu_1068_p2;
wire   [0:0] icmp_ln890_1554_fu_1062_p2;
wire   [0:0] icmp_ln890_1555_fu_1038_p2;
wire   [4:0] add_ln691_1804_fu_1074_p2;
reg   [4:0] add_ln691_1804_reg_1640;
wire    ap_CS_fsm_state19;
wire   [4:0] add_ln691_1802_fu_1086_p2;
reg   [4:0] add_ln691_1802_reg_1648;
wire    ap_CS_fsm_state21;
reg   [6:0] local_C_ping_V_addr_27_reg_1653;
wire   [1:0] add_ln691_1811_fu_1112_p2;
reg   [1:0] add_ln691_1811_reg_1661;
wire    ap_CS_fsm_state23;
wire   [5:0] add_ln691_1813_fu_1124_p2;
reg   [5:0] add_ln691_1813_reg_1669;
wire    ap_CS_fsm_state24;
reg   [3:0] div_i_i18_reg_1677;
wire   [0:0] icmp_ln890_1565_fu_1130_p2;
wire   [0:0] empty_3646_fu_1146_p1;
reg   [0:0] empty_3646_reg_1682;
wire   [3:0] add_ln691_1815_fu_1150_p2;
reg   [3:0] add_ln691_1815_reg_1687;
wire    ap_CS_fsm_state25;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_107_reg_1700;
wire    ap_CS_fsm_state26;
wire   [4:0] add_ln691_1817_fu_1174_p2;
reg   [4:0] add_ln691_1817_reg_1705;
wire    ap_CS_fsm_state27;
wire   [1:0] add_ln691_1818_fu_1186_p2;
reg    ap_block_state28;
wire   [511:0] zext_ln1497_91_fu_1232_p1;
wire   [7:0] c2_V_146_fu_1254_p2;
reg   [7:0] c2_V_146_reg_1726;
wire    ap_CS_fsm_state29;
wire   [1:0] add_ln691_1795_fu_1266_p2;
reg   [1:0] add_ln691_1795_reg_1734;
wire    ap_CS_fsm_state30;
wire   [5:0] add_ln691_1796_fu_1278_p2;
reg   [5:0] add_ln691_1796_reg_1742;
wire    ap_CS_fsm_state31;
reg   [3:0] div_i_i_reg_1750;
wire   [0:0] icmp_ln890_1552_fu_1284_p2;
wire   [0:0] empty_3647_fu_1300_p1;
reg   [0:0] empty_3647_reg_1755;
wire   [3:0] add_ln691_1798_fu_1304_p2;
reg   [3:0] add_ln691_1798_reg_1760;
wire    ap_CS_fsm_state32;
wire   [4:0] add_ln691_1809_fu_1328_p2;
reg   [4:0] add_ln691_1809_reg_1773;
wire    ap_CS_fsm_state34;
wire   [1:0] add_ln691_1810_fu_1340_p2;
reg    ap_block_state35;
wire   [511:0] zext_ln1497_fu_1386_p1;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_we0;
reg   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_we0;
reg   [2:0] c0_V_reg_274;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_285;
reg   [2:0] c1_V_reg_299;
wire   [0:0] icmp_ln890_fu_702_p2;
wire   [0:0] ap_phi_mux_arb_14_phi_fu_327_p4;
reg   [3:0] c3_52_reg_335;
reg   [3:0] c4_V_52_reg_347;
wire   [0:0] icmp_ln890_1564_fu_805_p2;
reg   [3:0] c4_V_51_reg_358;
wire   [0:0] icmp_ln890_1563_fu_831_p2;
reg   [4:0] c5_V_142_reg_369;
reg    ap_block_state7;
reg   [4:0] c5_V_141_reg_380;
reg   [7:0] c2_V_148_reg_391;
wire   [0:0] icmp_ln890_1559_fu_873_p2;
reg   [7:0] c2_V_147_reg_402;
wire   [0:0] icmp_ln890_1558_fu_1118_p2;
reg   [1:0] c5_V_138_reg_413;
reg   [5:0] c6_V_154_reg_424;
wire   [0:0] icmp_ln890_1568_fu_923_p2;
reg   [3:0] c7_V_92_reg_435;
wire   [0:0] icmp_ln890_1570_fu_935_p2;
reg   [4:0] c8_V_28_reg_446;
reg   [1:0] n_V_92_reg_457;
reg   [511:0] p_Val2_s_reg_468;
reg   [3:0] c3_reg_477;
reg   [3:0] c4_V_50_reg_489;
wire   [0:0] icmp_ln890_1562_fu_1080_p2;
reg   [3:0] c4_V_reg_500;
wire   [0:0] icmp_ln890_1561_fu_1106_p2;
reg   [4:0] c5_V_140_reg_511;
reg    ap_block_state20;
reg   [4:0] c5_V_139_reg_522;
reg   [1:0] c5_V_137_reg_533;
reg   [5:0] c6_V_153_reg_544;
wire   [0:0] icmp_ln890_1567_fu_1168_p2;
reg   [3:0] c7_V_91_reg_555;
wire   [0:0] icmp_ln890_1569_fu_1180_p2;
reg   [4:0] c8_V_27_reg_566;
reg   [1:0] n_V_91_reg_577;
reg   [511:0] p_Val2_119_reg_588;
reg   [7:0] c2_V_reg_597;
wire   [0:0] icmp_ln890_1551_fu_1272_p2;
reg   [1:0] c5_V_reg_608;
wire   [0:0] icmp_ln3473_fu_1260_p2;
reg   [5:0] c6_V_reg_619;
wire   [0:0] icmp_ln890_1553_fu_1322_p2;
reg   [3:0] c7_V_reg_630;
wire   [0:0] icmp_ln890_1560_fu_1334_p2;
reg   [4:0] c8_V_reg_641;
reg   [1:0] n_V_reg_652;
reg   [511:0] p_Val2_120_reg_663;
wire   [63:0] zext_ln3329_1_fu_826_p1;
wire   [63:0] tmp_635_cast_fu_918_p1;
wire   [63:0] zext_ln3403_1_fu_1101_p1;
wire   [63:0] tmp_cast_fu_1163_p1;
wire   [63:0] tmp_632_cast_fu_1317_p1;
reg   [255:0] data_split_V_1_fu_176;
wire   [255:0] data_split_V_1_202_fu_969_p3;
reg   [255:0] data_split_V_1_189_fu_180;
wire   [255:0] data_split_V_1_201_fu_961_p3;
reg   [255:0] data_split_V_1_190_fu_184;
wire   [255:0] data_split_V_1_199_fu_1214_p3;
reg   [255:0] data_split_V_1_191_fu_188;
wire   [255:0] data_split_V_1_198_fu_1206_p3;
reg   [255:0] data_split_V_1_192_fu_200;
wire   [255:0] data_split_V_1_196_fu_1368_p3;
reg   [255:0] data_split_V_1_193_fu_204;
wire   [255:0] data_split_V_1_195_fu_1360_p3;
wire   [255:0] select_ln3378_fu_1001_p3;
wire   [255:0] select_ln3452_fu_1246_p3;
wire   [255:0] select_ln3496_fu_1400_p3;
wire   [5:0] p_shl_fu_720_p3;
wire   [5:0] zext_ln886_12_fu_742_p1;
wire   [2:0] trunc_ln3329_fu_775_p1;
wire   [6:0] zext_ln3329_fu_817_p1;
wire   [6:0] add_ln3329_fu_821_p2;
wire   [7:0] tmp_68_fu_911_p3;
wire   [0:0] trunc_ln3374_fu_957_p1;
wire   [255:0] data_split_V_0_fu_953_p1;
wire   [255:0] r_fu_977_p4;
wire   [5:0] zext_ln886_fu_1017_p1;
wire   [2:0] trunc_ln3403_fu_1050_p1;
wire   [6:0] zext_ln3403_fu_1092_p1;
wire   [6:0] add_ln3403_fu_1096_p2;
wire   [7:0] tmp_fu_1156_p3;
wire   [0:0] trunc_ln3448_fu_1202_p1;
wire   [255:0] data_split_V_0_91_fu_1198_p1;
wire   [255:0] r_110_fu_1222_p4;
wire   [7:0] tmp_s_fu_1310_p3;
wire   [0:0] trunc_ln3492_fu_1356_p1;
wire   [255:0] data_split_V_0_92_fu_1352_p1;
wire   [255:0] r_111_fu_1376_p4;
reg   [34:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 35'd1;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .we0(local_C_ping_V_we0),
    .d0(fifo_C_C_IO_L2_in_1_x018_dout),
    .q0(local_C_ping_V_q0)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .we0(local_C_pong_V_we0),
    .d0(fifo_C_C_IO_L2_in_1_x018_dout),
    .q0(local_C_pong_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln3473_fu_1260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_310 == 1'd0) | ((icmp_ln3429_fu_855_p2 == 1'd1) & (arb_14_reg_323 == 1'd1))) | ((icmp_ln3355_fu_843_p2 == 1'd1) & (arb_14_reg_323 == 1'd0))))) begin
        arb_14_reg_323 <= arb_fu_861_p2;
    end else if (((icmp_ln890_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        arb_14_reg_323 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1550_fu_714_p2 == 1'd1))) begin
        c0_V_reg_274 <= add_ln691_reg_1432;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_274 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_310 == 1'd0) | ((icmp_ln3429_fu_855_p2 == 1'd1) & (arb_14_reg_323 == 1'd1))) | ((icmp_ln3355_fu_843_p2 == 1'd1) & (arb_14_reg_323 == 1'd0))))) begin
        c1_V_reg_299 <= add_ln691_1797_reg_1452;
    end else if (((icmp_ln890_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_299 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((tmp_674_fu_1009_p3 == 1'd1) & (intra_trans_en_14_reg_310 == 1'd1)) | ((icmp_ln886_fu_1021_p2 == 1'd1) & (intra_trans_en_14_reg_310 == 1'd1))))) begin
        c2_V_147_reg_402 <= 8'd0;
    end else if (((icmp_ln890_1558_fu_1118_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        c2_V_147_reg_402 <= c2_V_149_reg_1531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((intra_trans_en_14_reg_310 == 1'd1) & (tmp_675_fu_734_p3 == 1'd1)) | ((intra_trans_en_14_reg_310 == 1'd1) & (icmp_ln886_12_fu_746_p2 == 1'd1))))) begin
        c2_V_148_reg_391 <= 8'd0;
    end else if (((icmp_ln890_1559_fu_873_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c2_V_148_reg_391 <= c2_V_150_reg_1523;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_702_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_V_reg_597 <= 8'd0;
    end else if (((icmp_ln890_1551_fu_1272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        c2_V_reg_597 <= c2_V_146_reg_1726;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_14_phi_fu_327_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1550_fu_714_p2 == 1'd0))) begin
        c3_52_reg_335 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1557_fu_763_p2 == 1'd1) & (icmp_ln3319_reg_1472 == 1'd0)) | ((icmp_ln890_1556_fu_787_p2 == 1'd1) & (icmp_ln3319_reg_1472 == 1'd1))))) begin
        c3_52_reg_335 <= c3_54_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_14_phi_fu_327_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1550_fu_714_p2 == 1'd0))) begin
        c3_reg_477 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((icmp_ln890_1555_fu_1038_p2 == 1'd1) & (icmp_ln3393_reg_1610 == 1'd0)) | ((icmp_ln890_1554_fu_1062_p2 == 1'd1) & (icmp_ln3393_reg_1610 == 1'd1))))) begin
        c3_reg_477 <= c3_53_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1021_p2 == 1'd0) & (tmp_674_fu_1009_p3 == 1'd0) & (icmp_ln3393_fu_1026_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_50_reg_489 <= 4'd0;
    end else if (((icmp_ln890_1562_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_50_reg_489 <= add_ln691_1801_reg_1614;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_12_fu_746_p2 == 1'd0) & (tmp_675_fu_734_p3 == 1'd0) & (icmp_ln3319_fu_751_p2 == 1'd1))) begin
        c4_V_51_reg_358 <= 4'd0;
    end else if (((icmp_ln890_1563_fu_831_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c4_V_51_reg_358 <= add_ln691_1805_reg_1484;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_12_fu_746_p2 == 1'd0) & (tmp_675_fu_734_p3 == 1'd0) & (icmp_ln3319_fu_751_p2 == 1'd0))) begin
        c4_V_52_reg_347 <= 4'd0;
    end else if (((icmp_ln890_1564_fu_805_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_52_reg_347 <= add_ln691_1807_reg_1476;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1021_p2 == 1'd0) & (tmp_674_fu_1009_p3 == 1'd0) & (icmp_ln3393_fu_1026_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_reg_500 <= 4'd0;
    end else if (((icmp_ln890_1561_fu_1106_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c4_V_reg_500 <= add_ln691_1800_reg_1622;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1565_fu_1130_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c5_V_137_reg_533 <= add_ln691_1811_reg_1661;
    end else if (((icmp_ln3429_fu_855_p2 == 1'd0) & (intra_trans_en_14_reg_310 == 1'd1) & (arb_14_reg_323 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_137_reg_533 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1566_fu_885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_138_reg_413 <= add_ln691_1812_reg_1544;
    end else if (((icmp_ln3355_fu_843_p2 == 1'd0) & (intra_trans_en_14_reg_310 == 1'd1) & (arb_14_reg_323 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_138_reg_413 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1554_fu_1062_p2 == 1'd0) & (icmp_ln3393_reg_1610 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_139_reg_522 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        c5_V_139_reg_522 <= add_ln691_1802_reg_1648;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1555_fu_1038_p2 == 1'd0) & (icmp_ln3393_reg_1610 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_140_reg_511 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_140_reg_511 <= add_ln691_1804_reg_1640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1556_fu_787_p2 == 1'd0) & (icmp_ln3319_reg_1472 == 1'd1))) begin
        c5_V_141_reg_380 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_141_reg_380 <= add_ln691_1806_reg_1510;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1557_fu_763_p2 == 1'd0) & (icmp_ln3319_reg_1472 == 1'd0))) begin
        c5_V_142_reg_369 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c5_V_142_reg_369 <= add_ln691_1808_reg_1502;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1552_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        c5_V_reg_608 <= add_ln691_1795_reg_1734;
    end else if (((icmp_ln3473_fu_1260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        c5_V_reg_608 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1567_fu_1168_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c6_V_153_reg_544 <= add_ln691_1813_reg_1669;
    end else if (((icmp_ln890_1558_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        c6_V_153_reg_544 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1568_fu_923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_154_reg_424 <= add_ln691_1814_reg_1552;
    end else if (((icmp_ln890_1559_fu_873_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_154_reg_424 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1553_fu_1322_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        c6_V_reg_619 <= add_ln691_1796_reg_1742;
    end else if (((icmp_ln890_1551_fu_1272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        c6_V_reg_619 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1569_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        c7_V_91_reg_555 <= add_ln691_1815_reg_1687;
    end else if (((icmp_ln890_1565_fu_1130_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c7_V_91_reg_555 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1570_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c7_V_92_reg_435 <= add_ln691_1816_reg_1570;
    end else if (((icmp_ln890_1566_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_92_reg_435 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1560_fu_1334_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        c7_V_reg_630 <= add_ln691_1798_reg_1760;
    end else if (((icmp_ln890_1552_fu_1284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        c7_V_reg_630 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd1))) begin
        c8_V_27_reg_566 <= add_ln691_1817_reg_1705;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        c8_V_27_reg_566 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd1))) begin
        c8_V_28_reg_446 <= add_ln691_1819_reg_1583;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c8_V_28_reg_446 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd1))) begin
        c8_V_reg_641 <= add_ln691_1809_reg_1773;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        c8_V_reg_641 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_310 == 1'd0) | ((icmp_ln3429_fu_855_p2 == 1'd1) & (arb_14_reg_323 == 1'd1))) | ((icmp_ln3355_fu_843_p2 == 1'd1) & (arb_14_reg_323 == 1'd0))))) begin
        intra_trans_en_14_reg_310 <= 1'd1;
    end else if (((icmp_ln890_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_14_reg_310 <= intra_trans_en_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1550_fu_714_p2 == 1'd1))) begin
        intra_trans_en_reg_285 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_285 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd0))) begin
        n_V_91_reg_577 <= add_ln691_1818_fu_1186_p2;
    end else if (((icmp_ln890_1569_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        n_V_91_reg_577 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd0))) begin
        n_V_92_reg_457 <= add_ln691_1820_fu_941_p2;
    end else if (((icmp_ln890_1570_fu_935_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        n_V_92_reg_457 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd0))) begin
        n_V_reg_652 <= add_ln691_1810_fu_1340_p2;
    end else if (((icmp_ln890_1560_fu_1334_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        n_V_reg_652 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd0))) begin
        p_Val2_119_reg_588 <= zext_ln1497_91_fu_1232_p1;
    end else if (((icmp_ln890_1569_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        p_Val2_119_reg_588 <= in_data_V_107_reg_1700;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd0))) begin
        p_Val2_120_reg_663 <= zext_ln1497_fu_1386_p1;
    end else if (((icmp_ln890_1560_fu_1334_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_Val2_120_reg_663 <= reg_690;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd0))) begin
        p_Val2_s_reg_468 <= zext_ln1497_92_fu_987_p1;
    end else if (((icmp_ln890_1570_fu_935_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_s_reg_468 <= reg_690;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1550_fu_714_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1460[5 : 3] <= add_i_i780_cast_fu_728_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln691_1795_reg_1734 <= add_ln691_1795_fu_1266_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln691_1796_reg_1742 <= add_ln691_1796_fu_1278_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1797_reg_1452 <= add_ln691_1797_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln691_1798_reg_1760 <= add_ln691_1798_fu_1304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3393_reg_1610 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln691_1800_reg_1622 <= add_ln691_1800_fu_1044_p2;
        tmp_633_cast_reg_1627[6 : 4] <= tmp_633_cast_fu_1054_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3393_reg_1610 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln691_1801_reg_1614 <= add_ln691_1801_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_1802_reg_1648 <= add_ln691_1802_fu_1086_p2;
        local_C_ping_V_addr_27_reg_1653 <= zext_ln3403_1_fu_1101_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1804_reg_1640 <= add_ln691_1804_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3319_reg_1472 == 1'd1))) begin
        add_ln691_1805_reg_1484 <= add_ln691_1805_fu_769_p2;
        tmp_634_cast_reg_1489[6 : 4] <= tmp_634_cast_fu_779_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1806_reg_1510 <= add_ln691_1806_fu_811_p2;
        local_C_pong_V_addr_reg_1515 <= zext_ln3329_1_fu_826_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3319_reg_1472 == 1'd0))) begin
        add_ln691_1807_reg_1476 <= add_ln691_1807_fu_757_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_1808_reg_1502 <= add_ln691_1808_fu_799_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln691_1809_reg_1773 <= add_ln691_1809_fu_1328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln691_1811_reg_1661 <= add_ln691_1811_fu_1112_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_1812_reg_1544 <= add_ln691_1812_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1813_reg_1669 <= add_ln691_1813_fu_1124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1814_reg_1552 <= add_ln691_1814_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1815_reg_1687 <= add_ln691_1815_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_1816_reg_1570 <= add_ln691_1816_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln691_1817_reg_1705 <= add_ln691_1817_fu_1174_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1819_reg_1583 <= add_ln691_1819_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1432 <= add_ln691_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        c2_V_146_reg_1726 <= c2_V_146_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_14_reg_310 == 1'd1) & (arb_14_reg_323 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_149_reg_1531 <= c2_V_149_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_14_reg_310 == 1'd1) & (arb_14_reg_323 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_150_reg_1523 <= c2_V_150_fu_837_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd0))) begin
        data_split_V_1_189_fu_180 <= data_split_V_1_201_fu_961_p3;
        data_split_V_1_fu_176 <= data_split_V_1_202_fu_969_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd0))) begin
        data_split_V_1_190_fu_184 <= data_split_V_1_199_fu_1214_p3;
        data_split_V_1_191_fu_188 <= data_split_V_1_198_fu_1206_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd0))) begin
        data_split_V_1_192_fu_200 <= data_split_V_1_196_fu_1368_p3;
        data_split_V_1_193_fu_204 <= data_split_V_1_195_fu_1360_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1565_fu_1130_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        div_i_i18_reg_1677 <= {{c6_V_153_reg_544[4:1]}};
        empty_3646_reg_1682 <= empty_3646_fu_1146_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1566_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        div_i_i19_reg_1560 <= {{c6_V_154_reg_424[4:1]}};
        empty_reg_1565 <= empty_fu_901_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1552_fu_1284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        div_i_i_reg_1750 <= {{c6_V_reg_619[4:1]}};
        empty_3647_reg_1755 <= empty_3647_fu_1300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_12_fu_746_p2 == 1'd0) & (tmp_675_fu_734_p3 == 1'd0))) begin
        icmp_ln3319_reg_1472 <= icmp_ln3319_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1021_p2 == 1'd0) & (tmp_674_fu_1009_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        icmp_ln3393_reg_1610 <= icmp_ln3393_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        in_data_V_107_reg_1700 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_690 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if (((icmp_ln3473_fu_1260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln3473_fu_1260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = fifo_C_C_IO_L2_in_1_x018_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_1_x018_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_C_IO_L2_in_2_x019_blk_n = fifo_C_C_IO_L2_in_2_x019_full_n;
    end else begin
        fifo_C_C_IO_L2_in_2_x019_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_2_x019_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_2_x019_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd1)))) begin
        fifo_C_PE_0_1_x0106_blk_n = fifo_C_PE_0_1_x0106_full_n;
    end else begin
        fifo_C_PE_0_1_x0106_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd1))) begin
        fifo_C_PE_0_1_x0106_din = select_ln3496_fu_1400_p3;
    end else if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd1))) begin
        fifo_C_PE_0_1_x0106_din = select_ln3452_fu_1246_p3;
    end else if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd1))) begin
        fifo_C_PE_0_1_x0106_din = select_ln3378_fu_1001_p3;
    end else begin
        fifo_C_PE_0_1_x0106_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd1)) | (~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) | (~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd1)))) begin
        fifo_C_PE_0_1_x0106_write = 1'b1;
    end else begin
        fifo_C_PE_0_1_x0106_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        local_C_ping_V_address0 = tmp_632_cast_fu_1317_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_C_ping_V_address0 = local_C_ping_V_addr_27_reg_1653;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_C_ping_V_address0 = tmp_635_cast_fu_918_p1;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state13) | ((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        local_C_ping_V_we0 = 1'b1;
    end else begin
        local_C_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        local_C_pong_V_address0 = tmp_cast_fu_1163_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_C_pong_V_address0 = local_C_pong_V_addr_reg_1515;
    end else begin
        local_C_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_C_pong_V_we0 = 1'b1;
    end else begin
        local_C_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_702_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1550_fu_714_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_phi_mux_arb_14_phi_fu_327_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1550_fu_714_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_12_fu_746_p2 == 1'd1) | (tmp_675_fu_734_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1557_fu_763_p2 == 1'd1) & (icmp_ln3319_reg_1472 == 1'd0)) | ((icmp_ln890_1556_fu_787_p2 == 1'd1) & (icmp_ln3319_reg_1472 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1556_fu_787_p2 == 1'd0) & (icmp_ln3319_reg_1472 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln890_1564_fu_805_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1563_fu_831_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_310 == 1'd0) | ((icmp_ln3429_fu_855_p2 == 1'd1) & (arb_14_reg_323 == 1'd1))) | ((icmp_ln3355_fu_843_p2 == 1'd1) & (arb_14_reg_323 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln3429_fu_855_p2 == 1'd0) & (intra_trans_en_14_reg_310 == 1'd1) & (arb_14_reg_323 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1559_fu_873_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1566_fu_885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_1568_fu_923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1570_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_93_fu_947_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln886_fu_1021_p2 == 1'd1) | (tmp_674_fu_1009_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (((icmp_ln890_1555_fu_1038_p2 == 1'd1) & (icmp_ln3393_reg_1610 == 1'd0)) | ((icmp_ln890_1554_fu_1062_p2 == 1'd1) & (icmp_ln3393_reg_1610 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln890_1554_fu_1062_p2 == 1'd0) & (icmp_ln3393_reg_1610 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1562_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_1561_fu_1106_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln890_1558_fu_1118_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1565_fu_1130_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1567_fu_1168_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln890_1569_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_92_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln3473_fu_1260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln890_1551_fu_1272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln890_1552_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln890_1553_fu_1322_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln890_1560_fu_1334_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if ((~((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1346_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_728_p2 = ($signed(6'd41) - $signed(p_shl_fu_720_p3));

assign add_ln3329_fu_821_p2 = (tmp_634_cast_reg_1489 + zext_ln3329_fu_817_p1);

assign add_ln3403_fu_1096_p2 = (tmp_633_cast_reg_1627 + zext_ln3403_fu_1092_p1);

assign add_ln691_1795_fu_1266_p2 = (c5_V_reg_608 + 2'd1);

assign add_ln691_1796_fu_1278_p2 = (c6_V_reg_619 + 6'd1);

assign add_ln691_1797_fu_708_p2 = (c1_V_reg_299 + 3'd1);

assign add_ln691_1798_fu_1304_p2 = (c7_V_reg_630 + 4'd1);

assign add_ln691_1800_fu_1044_p2 = (c4_V_reg_500 + 4'd1);

assign add_ln691_1801_fu_1032_p2 = (c4_V_50_reg_489 + 4'd1);

assign add_ln691_1802_fu_1086_p2 = (c5_V_139_reg_522 + 5'd1);

assign add_ln691_1804_fu_1074_p2 = (c5_V_140_reg_511 + 5'd1);

assign add_ln691_1805_fu_769_p2 = (c4_V_51_reg_358 + 4'd1);

assign add_ln691_1806_fu_811_p2 = (c5_V_141_reg_380 + 5'd1);

assign add_ln691_1807_fu_757_p2 = (c4_V_52_reg_347 + 4'd1);

assign add_ln691_1808_fu_799_p2 = (c5_V_142_reg_369 + 5'd1);

assign add_ln691_1809_fu_1328_p2 = (c8_V_reg_641 + 5'd1);

assign add_ln691_1810_fu_1340_p2 = (n_V_reg_652 + 2'd1);

assign add_ln691_1811_fu_1112_p2 = (c5_V_137_reg_533 + 2'd1);

assign add_ln691_1812_fu_867_p2 = (c5_V_138_reg_413 + 2'd1);

assign add_ln691_1813_fu_1124_p2 = (c6_V_153_reg_544 + 6'd1);

assign add_ln691_1814_fu_879_p2 = (c6_V_154_reg_424 + 6'd1);

assign add_ln691_1815_fu_1150_p2 = (c7_V_91_reg_555 + 4'd1);

assign add_ln691_1816_fu_905_p2 = (c7_V_92_reg_435 + 4'd1);

assign add_ln691_1817_fu_1174_p2 = (c8_V_27_reg_566 + 5'd1);

assign add_ln691_1818_fu_1186_p2 = (n_V_91_reg_577 + 2'd1);

assign add_ln691_1819_fu_929_p2 = (c8_V_28_reg_446 + 5'd1);

assign add_ln691_1820_fu_941_p2 = (n_V_92_reg_457 + 2'd1);

assign add_ln691_fu_696_p2 = (c0_V_reg_274 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_93_fu_947_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state20 = ((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state28 = ((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_92_fu_1192_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state35 = ((fifo_C_PE_0_1_x0106_full_n == 1'b0) & (icmp_ln878_fu_1346_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0));
end

assign ap_phi_mux_arb_14_phi_fu_327_p4 = arb_14_reg_323;

assign arb_fu_861_p2 = (arb_14_reg_323 ^ 1'd1);

assign c2_V_146_fu_1254_p2 = (c2_V_reg_597 + 8'd1);

assign c2_V_149_fu_849_p2 = (c2_V_147_reg_402 + 8'd1);

assign c2_V_150_fu_837_p2 = (c2_V_148_reg_391 + 8'd1);

assign c3_53_fu_1068_p2 = (c3_reg_477 + 4'd1);

assign c3_54_fu_793_p2 = (c3_52_reg_335 + 4'd1);

assign data_split_V_0_91_fu_1198_p1 = p_Val2_119_reg_588[255:0];

assign data_split_V_0_92_fu_1352_p1 = p_Val2_120_reg_663[255:0];

assign data_split_V_0_fu_953_p1 = p_Val2_s_reg_468[255:0];

assign data_split_V_1_195_fu_1360_p3 = ((trunc_ln3492_fu_1356_p1[0:0] == 1'b1) ? data_split_V_0_92_fu_1352_p1 : data_split_V_1_193_fu_204);

assign data_split_V_1_196_fu_1368_p3 = ((trunc_ln3492_fu_1356_p1[0:0] == 1'b1) ? data_split_V_1_192_fu_200 : data_split_V_0_92_fu_1352_p1);

assign data_split_V_1_198_fu_1206_p3 = ((trunc_ln3448_fu_1202_p1[0:0] == 1'b1) ? data_split_V_0_91_fu_1198_p1 : data_split_V_1_191_fu_188);

assign data_split_V_1_199_fu_1214_p3 = ((trunc_ln3448_fu_1202_p1[0:0] == 1'b1) ? data_split_V_1_190_fu_184 : data_split_V_0_91_fu_1198_p1);

assign data_split_V_1_201_fu_961_p3 = ((trunc_ln3374_fu_957_p1[0:0] == 1'b1) ? data_split_V_0_fu_953_p1 : data_split_V_1_189_fu_180);

assign data_split_V_1_202_fu_969_p3 = ((trunc_ln3374_fu_957_p1[0:0] == 1'b1) ? data_split_V_1_fu_176 : data_split_V_0_fu_953_p1);

assign empty_3646_fu_1146_p1 = c6_V_153_reg_544[0:0];

assign empty_3647_fu_1300_p1 = c6_V_reg_619[0:0];

assign empty_fu_901_p1 = c6_V_154_reg_424[0:0];

assign fifo_C_C_IO_L2_in_2_x019_din = fifo_C_C_IO_L2_in_1_x018_dout;

assign icmp_ln3319_fu_751_p2 = ((c3_52_reg_335 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln3355_fu_843_p2 = ((c2_V_148_reg_391 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3393_fu_1026_p2 = ((c3_reg_477 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln3429_fu_855_p2 = ((c2_V_147_reg_402 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3473_fu_1260_p2 = ((c2_V_reg_597 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_92_fu_1192_p2 = ((n_V_91_reg_577 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_93_fu_947_p2 = ((n_V_92_reg_457 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1346_p2 = ((n_V_reg_652 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_12_fu_746_p2 = ((zext_ln886_12_fu_742_p1 > add_i_i780_cast_reg_1460) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1021_p2 = ((zext_ln886_fu_1017_p1 > add_i_i780_cast_reg_1460) ? 1'b1 : 1'b0);

assign icmp_ln890_1550_fu_714_p2 = ((c1_V_reg_299 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1551_fu_1272_p2 = ((c5_V_reg_608 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1552_fu_1284_p2 = ((c6_V_reg_619 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1553_fu_1322_p2 = ((c7_V_reg_630 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1554_fu_1062_p2 = ((c4_V_reg_500 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1555_fu_1038_p2 = ((c4_V_50_reg_489 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1556_fu_787_p2 = ((c4_V_51_reg_358 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1557_fu_763_p2 = ((c4_V_52_reg_347 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1558_fu_1118_p2 = ((c5_V_137_reg_533 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1559_fu_873_p2 = ((c5_V_138_reg_413 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1560_fu_1334_p2 = ((c8_V_reg_641 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1561_fu_1106_p2 = ((c5_V_139_reg_522 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1562_fu_1080_p2 = ((c5_V_140_reg_511 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1563_fu_831_p2 = ((c5_V_141_reg_380 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1564_fu_805_p2 = ((c5_V_142_reg_369 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1565_fu_1130_p2 = ((c6_V_153_reg_544 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1566_fu_885_p2 = ((c6_V_154_reg_424 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1567_fu_1168_p2 = ((c7_V_91_reg_555 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1568_fu_923_p2 = ((c7_V_92_reg_435 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1569_fu_1180_p2 = ((c8_V_27_reg_566 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1570_fu_935_p2 = ((c8_V_28_reg_446 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_702_p2 = ((c0_V_reg_274 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_720_p3 = {{c1_V_reg_299}, {3'd0}};

assign r_110_fu_1222_p4 = {{p_Val2_119_reg_588[511:256]}};

assign r_111_fu_1376_p4 = {{p_Val2_120_reg_663[511:256]}};

assign r_fu_977_p4 = {{p_Val2_s_reg_468[511:256]}};

assign select_ln3378_fu_1001_p3 = ((empty_reg_1565[0:0] == 1'b1) ? data_split_V_1_189_fu_180 : data_split_V_1_fu_176);

assign select_ln3452_fu_1246_p3 = ((empty_3646_reg_1682[0:0] == 1'b1) ? data_split_V_1_191_fu_188 : data_split_V_1_190_fu_184);

assign select_ln3496_fu_1400_p3 = ((empty_3647_reg_1755[0:0] == 1'b1) ? data_split_V_1_193_fu_204 : data_split_V_1_192_fu_200);

assign tmp_632_cast_fu_1317_p1 = tmp_s_fu_1310_p3;

assign tmp_633_cast_fu_1054_p3 = {{trunc_ln3403_fu_1050_p1}, {4'd0}};

assign tmp_634_cast_fu_779_p3 = {{trunc_ln3329_fu_775_p1}, {4'd0}};

assign tmp_635_cast_fu_918_p1 = tmp_68_fu_911_p3;

assign tmp_674_fu_1009_p3 = c3_reg_477[32'd3];

assign tmp_675_fu_734_p3 = c3_52_reg_335[32'd3];

assign tmp_68_fu_911_p3 = {{c7_V_92_reg_435}, {div_i_i19_reg_1560}};

assign tmp_cast_fu_1163_p1 = tmp_fu_1156_p3;

assign tmp_fu_1156_p3 = {{c7_V_91_reg_555}, {div_i_i18_reg_1677}};

assign tmp_s_fu_1310_p3 = {{c7_V_reg_630}, {div_i_i_reg_1750}};

assign trunc_ln3329_fu_775_p1 = c4_V_51_reg_358[2:0];

assign trunc_ln3374_fu_957_p1 = n_V_92_reg_457[0:0];

assign trunc_ln3403_fu_1050_p1 = c4_V_reg_500[2:0];

assign trunc_ln3448_fu_1202_p1 = n_V_91_reg_577[0:0];

assign trunc_ln3492_fu_1356_p1 = n_V_reg_652[0:0];

assign zext_ln1497_91_fu_1232_p1 = r_110_fu_1222_p4;

assign zext_ln1497_92_fu_987_p1 = r_fu_977_p4;

assign zext_ln1497_fu_1386_p1 = r_111_fu_1376_p4;

assign zext_ln3329_1_fu_826_p1 = add_ln3329_fu_821_p2;

assign zext_ln3329_fu_817_p1 = c5_V_141_reg_380;

assign zext_ln3403_1_fu_1101_p1 = add_ln3403_fu_1096_p2;

assign zext_ln3403_fu_1092_p1 = c5_V_139_reg_522;

assign zext_ln886_12_fu_742_p1 = c3_52_reg_335;

assign zext_ln886_fu_1017_p1 = c3_reg_477;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1460[2:0] <= 3'b001;
    tmp_634_cast_reg_1489[3:0] <= 4'b0000;
    tmp_633_cast_reg_1627[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_1_x0
