Analysis & Synthesis report for External_connection
Thu Oct 19 21:33:30 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: Top-level Entity: |bridge_module
  6. Parameter Settings for User Entity Instance: uart_port:UART_PORT
  7. Parameter Settings for User Entity Instance: uart_port:UART_PORT|uart_tx:UART_TX
  8. Parameter Settings for User Entity Instance: uart_port:UART_PORT|uart_rx:UART_RX
  9. Parameter Settings for User Entity Instance: master_port:MASTER_PORT
 10. Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_in_port:master_in_port_inst_1
 11. Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_out_port:master_out_port_inst_1
 12. Parameter Settings for User Entity Instance: uart_bridge:BRIDGE
 13. Port Connectivity Checks: "master_port:MASTER_PORT"
 14. Port Connectivity Checks: "slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"
 15. Port Connectivity Checks: "uart_port:UART_PORT"
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Oct 19 21:33:30 2023           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; External_connection                         ;
; Top-level Entity Name              ; bridge_module                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                     ; Setting            ; Default Value       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                     ; EP4CE115F23C7      ;                     ;
; Top-level entity name                                                      ; bridge_module      ; External_connection ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V           ;
; Use smart compilation                                                      ; Off                ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                                ; Off                ; Off                 ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                 ;
; Preserve fewer node names                                                  ; On                 ; On                  ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable              ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto               ; Auto                ;
; Safe State Machine                                                         ; Off                ; Off                 ;
; Extract Verilog State Machines                                             ; On                 ; On                  ;
; Extract VHDL State Machines                                                ; On                 ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                  ;
; Parallel Synthesis                                                         ; On                 ; On                  ;
; DSP Block Balancing                                                        ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                         ; On                 ; On                  ;
; Power-Up Don't Care                                                        ; On                 ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                 ;
; Optimization Technique                                                     ; Balanced           ; Balanced            ;
; Carry Chain Length                                                         ; 70                 ; 70                  ;
; Auto Carry Chains                                                          ; On                 ; On                  ;
; Auto Open-Drain Pins                                                       ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                 ;
; Auto ROM Replacement                                                       ; On                 ; On                  ;
; Auto RAM Replacement                                                       ; On                 ; On                  ;
; Auto DSP Block Replacement                                                 ; On                 ; On                  ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                 ; On                  ;
; Strict RAM Replacement                                                     ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                 ; On                  ;
; Report Parameter Settings                                                  ; On                 ; On                  ;
; Report Source Assignments                                                  ; On                 ; On                  ;
; Report Connectivity Checks                                                 ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                   ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                          ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                 ;
; Clock MUX Protection                                                       ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                 ;
; Block Design Naming                                                        ; Auto               ; Auto                ;
; SDC constraint protection                                                  ; Off                ; Off                 ;
; Synthesis Effort                                                           ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                  ;
+----------------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |bridge_module ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                       ;
; ADDR_LEN       ; 12    ; Signed Integer                                       ;
; DATA_LEN       ; 8     ; Signed Integer                                       ;
; BURST_LEN      ; 12    ; Signed Integer                                       ;
; CLKS_PER_BIT   ; 2604  ; Signed Integer                                       ;
; MAX_COUNT      ; 50000 ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_port:UART_PORT ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                          ;
; CLKS_PER_BIT   ; 2604  ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_port:UART_PORT|uart_tx:UART_TX ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                          ;
; CLKS_PER_BIT   ; 2604  ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_port:UART_PORT|uart_rx:UART_RX ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                          ;
; CLKS_PER_BIT   ; 2604  ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_port:MASTER_PORT ;
+-----------------+-------+--------------------------------------------+
; Parameter Name  ; Value ; Type                                       ;
+-----------------+-------+--------------------------------------------+
; SLAVE_NO        ; 2     ; Signed Integer                             ;
; SLAVE_ADDR_SIZE ; 12    ; Signed Integer                             ;
; WORD_SIZE       ; 8     ; Signed Integer                             ;
; BURST_SIZE      ; 12    ; Signed Integer                             ;
+-----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_in_port:master_in_port_inst_1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WORD_SIZE      ; 8     ; Signed Integer                                                                   ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_out_port:master_out_port_inst_1 ;
+-----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------+
; SLAVE_NO        ; 2     ; Signed Integer                                                                    ;
; SLAVE_ADDR_SIZE ; 12    ; Signed Integer                                                                    ;
; WORD_SIZE       ; 8     ; Signed Integer                                                                    ;
; BURST_SIZE      ; 12    ; Signed Integer                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge:BRIDGE ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                         ;
; ADDR_LEN       ; 12    ; Signed Integer                         ;
; DATA_LEN       ; 8     ; Signed Integer                         ;
; BURST_LEN      ; 12    ; Signed Integer                         ;
; CLKS_PER_BIT   ; 2604  ; Signed Integer                         ;
; MAX_COUNT      ; 50000 ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_port:MASTER_PORT"                                                                                                                                                ;
+-----------------+---------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type    ; Severity         ; Details                                                                                                                                             ;
+-----------------+---------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; instruction     ; Input   ; Warning          ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "instruction[2..2]" will be connected to GND. ;
; slave_select    ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; data_in         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; new_rx          ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; arbitor_busy    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; bus_busy        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; approval_grant  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; tx_slave_select ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; trans_done      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; slave_ready     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                              ;
; s_ready         ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; slave_id        ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; s_data          ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; addr_done       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; split_on        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; burst_done      ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; m_b_tx_valid    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; new_data_in     ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; new_data_out    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; bus_grant       ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; bus_util        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; split_en        ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
+-----------------+---------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; write_en_in1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; address_counter ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "address_counter[7..4]" have no fanouts ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_port:UART_PORT"                                                                                                                                            ;
+----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type    ; Severity         ; Details                                                                                                                                      ;
+----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; send_sig       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; receive_sig    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; send_signal    ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; receive_signal ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 19 21:33:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off External_connection -c External_connection
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_out_port.sv
    Info (12023): Found entity 1: master_out_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_in_port.sv
    Info (12023): Found entity 1: master_in_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_wrapper.sv
    Info (12023): Found entity 1: slave_wrapper File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_out_port.sv
    Info (12023): Found entity 1: slave_out_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_in_port.sv
    Info (12023): Found entity 1: slave_in_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/bram.sv
    Info (12023): Found entity 1: BRAM File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/BRAM.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_port.sv
    Info (12023): Found entity 1: master_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_port.sv
    Info (12023): Found entity 1: slave_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bridge_module.sv
    Info (12023): Found entity 1: bridge_module File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge.sv
    Info (12023): Found entity 1: uart_bridge File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx .sv
    Info (12023): Found entity 1: uart_tx File: D:/ACADEMICS/Sem7/ADS/External/uart_tx .sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx .sv
    Info (12023): Found entity 1: uart_rx File: D:/ACADEMICS/Sem7/ADS/External/uart_rx .sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file uart_port.sv
    Info (12023): Found entity 1: uart_port File: D:/ACADEMICS/Sem7/ADS/External/uart_port.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at slave_out_port.sv(15): created implicit net for "handshake" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at slave_in_port.sv(26): created implicit net for "handshake" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.sv(59): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv Line: 59
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.sv(60): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv Line: 60
Warning (10222): Verilog HDL Parameter Declaration warning at master_in_port.sv(56): Parameter Declaration in module "master_in_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv Line: 56
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx .sv(22): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/External/uart_tx .sv Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx .sv(19): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/External/uart_rx .sv Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at uart_bridge.sv(41): Parameter Declaration in module "uart_bridge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at uart_bridge.sv(44): Parameter Declaration in module "uart_bridge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 44
Info (12127): Elaborating entity "bridge_module" for the top level hierarchy
Info (12128): Elaborating entity "uart_port" for hierarchy "uart_port:UART_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 96
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_port:UART_PORT|uart_tx:UART_TX" File: D:/ACADEMICS/Sem7/ADS/External/uart_port.sv Line: 26
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_port:UART_PORT|uart_rx:UART_RX" File: D:/ACADEMICS/Sem7/ADS/External/uart_port.sv Line: 33
Info (12128): Elaborating entity "slave_port" for hierarchy "slave_port:SLAVE_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 122
Info (10264): Verilog HDL Case Statement information at slave_port.sv(88): all case item expressions in this case statement are onehot File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 88
Warning (10230): Verilog HDL assignment warning at slave_port.sv(217): truncated value with size 32 to match size of target (5) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 217
Warning (10230): Verilog HDL assignment warning at slave_port.sv(230): truncated value with size 32 to match size of target (5) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 230
Info (10264): Verilog HDL Case Statement information at slave_port.sv(210): all case item expressions in this case statement are onehot File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 210
Info (12128): Elaborating entity "slave_in_port" for hierarchy "slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 73
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(108): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 108
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(121): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 121
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(128): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 128
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(180): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 180
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(181): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 181
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(189): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 189
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(190): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 190
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(273): truncated value with size 32 to match size of target (4) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv Line: 273
Info (12128): Elaborating entity "slave_out_port" for hierarchy "slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 83
Info (12128): Elaborating entity "master_port" for hierarchy "master_port:MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Info (12128): Elaborating entity "master_in_port" for hierarchy "master_port:MASTER_PORT|master_in_port:master_in_port_inst_1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv Line: 82
Info (12128): Elaborating entity "master_out_port" for hierarchy "master_port:MASTER_PORT|master_out_port:master_out_port_inst_1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv Line: 114
Info (12128): Elaborating entity "uart_bridge" for hierarchy "uart_bridge:BRIDGE" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 193
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(53): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 53
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(75): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 75
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(84): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 84
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(97): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 97
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(102): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 102
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(113): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 113
Warning (10034): Output port "s_datain" at uart_bridge.sv(29) has no driver File: D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv Line: 29
Error (12002): Port "approval_grant" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "arbitor_busy" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "bus_busy" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "data_in" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "new_rx" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "slave_ready" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "trans_done" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "tx_slave_select" does not exist in macrofunction "MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 157
Error (12002): Port "receive_sig" does not exist in macrofunction "UART_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 96
Error (12002): Port "send_sig" does not exist in macrofunction "UART_PORT" File: D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv Line: 96
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/External/output_files/External_connection.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 28 warnings
    Error: Peak virtual memory: 4713 megabytes
    Error: Processing ended: Thu Oct 19 21:33:30 2023
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ACADEMICS/Sem7/ADS/External/output_files/External_connection.map.smsg.


