# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {Synth 8-256} -limit 10000
set_msg_config -id {Synth 8-638} -limit 10000
create_project -in_memory -part xc7k70tfbv676-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/edit_axi_test_v1_0.cache/wt [current_project]
set_property parent.project_path /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/edit_axi_test_v1_0.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property ip_repo_paths /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/axi_test_1.0 [current_project]
set_property ip_output_repo /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/edit_axi_test_v1_0.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib {
  /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/axi_test_1.0/hdl/testmult.vhd
  /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/axi_test_1.0/hdl/axi_test_v1_0_S00_AXIS.vhd
  /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/axi_test_1.0/hdl/axi_test_v1_0_S00_AXI.vhd
  /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/axi_test_1.0/hdl/axi_test_v1_0_M00_AXIS.vhd
  /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/axi_test_1.0/hdl/axi_test_v1_0.vhd
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}

synth_design -top axi_test_v1_0 -part xc7k70tfbv676-1


write_checkpoint -force -noxdef axi_test_v1_0.dcp

catch { report_utilization -file axi_test_v1_0_utilization_synth.rpt -pb axi_test_v1_0_utilization_synth.pb }
