<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss/etiss/ArchImpl/RV32IMACFD/RV32IMACFD_tum_retInstr.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">Extendable Translating Instruction Set Simulator (version 0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68f76a11ea99f032ab4849590b4a7994.html">etiss</a></li><li class="navelem"><a class="el" href="dir_bcdfdb6990c0b670689582037c0f9ed9.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_ee04a6370c72e1a0aae5c5e50ab6dee0.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RV32IMACFD_tum_retInstr.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="etiss_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h_source.html">RV32IMACFDFuncs.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RV32IMACFD_tum_retInstr.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RV32IMACFD__tum__retInstr_8cpp__incl.png" border="0" usemap="#a_2home_2runner_2work_2etiss_2etiss_2ArchImpl_2RV32IMACFD_2RV32IMACFD__tum__retInstr_8cpp" alt=""/></div>
<map name="a_2home_2runner_2work_2etiss_2etiss_2ArchImpl_2RV32IMACFD_2RV32IMACFD__tum__retInstr_8cpp" id="a_2home_2runner_2work_2etiss_2etiss_2ArchImpl_2RV32IMACFD_2RV32IMACFD__tum__retInstr_8cpp">
<area shape="rect" title=" " alt="" coords="2405,5,2630,61"/>
<area shape="rect" href="RV32IMACFDArch_8h.html" title=" " alt="" coords="1733,109,1883,136"/>
<area shape="rect" href="etiss_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html" title=" " alt="" coords="2648,259,2805,285"/>
<area shape="rect" href="CPUArch_8h.html" title="contains neccesary interfaces for instruction translation." alt="" coords="1745,184,1871,211"/>
<area shape="rect" title=" " alt="" coords="2601,647,2652,673"/>
<area shape="rect" href="Instruction_8h.html" title="contains container classes to store instruction definitions + translation functions and build a trans..." alt="" coords="277,341,416,367"/>
<area shape="rect" href="InterruptVector_8h.html" title="defines a general interface to set interrupt bits" alt="" coords="920,423,1085,449"/>
<area shape="rect" href="etiss_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="3031,341,3151,367"/>
<area shape="rect" href="RV32IMACFDGDBCore_8h.html" title=" " alt="" coords="1249,259,1428,285"/>
<area shape="rect" title=" " alt="" coords="1787,572,1829,599"/>
<area shape="rect" title=" " alt="" coords="1044,647,1103,673"/>
<area shape="rect" href="CodePart_8h.html" title="classes to hold code and additional information used for optimization of instruction translations" alt="" coords="1325,423,1451,449"/>
<area shape="rect" href="GDBCore_8h.html" title=" " alt="" coords="1282,333,1451,375"/>
<area shape="rect" title=" " alt="" coords="2766,423,2879,449"/>
<area shape="rect" href="Plugin_8h.html" title="plugins for extensions to code translation and instruction execution" alt="" coords="1899,341,2008,367"/>
<area shape="rect" title=" " alt="" coords="2042,423,2177,449"/>
<area shape="rect" href="VirtualStruct_8h.html" title=" " alt="" coords="1605,341,1755,367"/>
<area shape="rect" title=" " alt="" coords="2527,341,2689,367"/>
<area shape="rect" href="MMU_8h.html" title="Modeling hardware memory management for virtual memory &#45;&gt; physical memory translation and protection." alt="" coords="2083,259,2216,285"/>
<area shape="rect" title=" " alt="" coords="905,572,948,599"/>
<area shape="rect" title=" " alt="" coords="818,572,881,599"/>
<area shape="rect" title=" " alt="" coords="719,572,793,599"/>
<area shape="rect" title=" " alt="" coords="2037,647,2117,673"/>
<area shape="rect" title=" " alt="" coords="1111,572,1233,599"/>
<area shape="rect" href="Misc_8h.html" title="general configuration and logging" alt="" coords="1381,497,1480,524"/>
<area shape="rect" title=" " alt="" coords="1309,572,1395,599"/>
<area shape="rect" title=" " alt="" coords="972,572,1036,599"/>
<area shape="rect" title=" " alt="" coords="1420,572,1479,599"/>
<area shape="rect" title=" " alt="" coords="1503,572,1579,599"/>
<area shape="rect" href="config_8h.html" title="contains defines to configure ETISS." alt="" coords="1603,572,1711,599"/>
<area shape="rect" href="ClassDefs_8h.html" title=" " alt="" coords="1854,572,1989,599"/>
<area shape="rect" title=" " alt="" coords="23,423,89,449"/>
<area shape="rect" title=" " alt="" coords="113,423,180,449"/>
<area shape="rect" title=" " alt="" coords="204,423,279,449"/>
<area shape="rect" title=" " alt="" coords="303,423,390,449"/>
<area shape="rect" title=" " alt="" coords="1483,423,1642,449"/>
<area shape="rect" href="Injector_8h.html" title="contains the fault injector interface class." alt="" coords="649,423,799,449"/>
<area shape="rect" title=" " alt="" coords="1161,423,1231,449"/>
<area shape="rect" title=" " alt="" coords="2313,647,2391,673"/>
<area shape="rect" href="Fault_8h.html" title="contains the fault container class that stores triggers and actions for fault injection" alt="" coords="567,497,702,524"/>
<area shape="rect" title=" " alt="" coords="726,497,799,524"/>
<area shape="rect" title=" " alt="" coords="474,572,561,599"/>
<area shape="rect" title=" " alt="" coords="585,572,644,599"/>
<area shape="rect" href="PTE_8h.html" title=" " alt="" coords="2271,423,2393,449"/>
<area shape="rect" href="PageFaultVector_8h.html" title="Internal fault inside MMU and." alt="" coords="2093,497,2294,524"/>
<area shape="rect" href="TLB_8h.html" title="Modeling Tranlation Look&#45;up Table (TLB)" alt="" coords="2279,341,2401,367"/>
<area shape="rect" href="PTEFormat_8h.html" title=" " alt="" coords="2267,572,2437,599"/>
<area shape="rect" href="PTEFormatBuilder_8h.html" title=" " alt="" coords="2370,497,2585,524"/>
<area shape="rect" title=" " alt="" coords="2987,423,3053,449"/>
<area shape="rect" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="2764,341,3007,367"/>
</map>
</div>
</div>
<p><a href="RV32IMACFD__tum__retInstr_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__tum__retInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">ETISS_ARCH_STATIC_FN_ONLY</a></td></tr>
<tr class="memdesc:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generated on Thu, 03 Mar 2022 12:13:52 +0100.  <a href="RV32IMACFD__tum__retInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">More...</a><br /></td></tr>
<tr class="separator:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a605731b9808a08914935e928a3484a0f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__tum__retInstr_8cpp.html#a605731b9808a08914935e928a3484a0f">uret_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;uret&quot;,(uint32_t) 0x200073,(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//URET\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = 0U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] &amp; 16U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] &amp; 1U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(65U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;uret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a605731b9808a08914935e928a3484a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35edf6d297c49b4e81ffed93f85cb50"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__tum__retInstr_8cpp.html#af35edf6d297c49b4e81ffed93f85cb50">sret_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sret&quot;,(uint32_t) 0x10200073,(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRET\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 256U) &gt;&gt; 8U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] ^ (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 256U);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 32U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 2U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(321U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;sret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:af35edf6d297c49b4e81ffed93f85cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35de48643f01a3f5a7f0ea19668a6d40"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__tum__retInstr_8cpp.html#a35de48643f01a3f5a7f0ea19668a6d40">mret_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;mret&quot;,(uint32_t) 0x30200073,(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//MRET\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 6144U) &gt;&gt; 11U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] ^ (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 6144U);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 128U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 8U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(833U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;mret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a35de48643f01a3f5a7f0ea19668a6d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6ef25a5438ef06eb72dc1bacfe9b1296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef25a5438ef06eb72dc1bacfe9b1296">&#9670;&nbsp;</a></span>ETISS_ARCH_STATIC_FN_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETISS_ARCH_STATIC_FN_ONLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generated on Thu, 03 Mar 2022 12:13:52 +0100. </p>
<p>This file contains the instruction behavior models of the tum_ret instruction set for the <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> core architecture. </p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFD__tum__retInstr_8cpp_source.html#l00010">10</a> of file <a class="el" href="RV32IMACFD__tum__retInstr_8cpp_source.html">RV32IMACFD_tum_retInstr.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a35de48643f01a3f5a7f0ea19668a6d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35de48643f01a3f5a7f0ea19668a6d40">&#9670;&nbsp;</a></span>mret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mret_(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;mret&quot;,(uint32_t) 0x30200073,(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//MRET\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 6144U) &gt;&gt; 11U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] ^ (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 6144U);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 128U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 8U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(833U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;mret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();}) </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;mret&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>)&#160;</td>
          <td class="paramname"><em>0x30200073</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>)&#160;</td>
          <td class="paramname"><em>0xffffffff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">[] (<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//MRET\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 6144U) &gt;&gt; 11U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] ^ (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 6144U);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 128U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] &amp; 8U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(833U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">[] (<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;mret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();}&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af35edf6d297c49b4e81ffed93f85cb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35edf6d297c49b4e81ffed93f85cb50">&#9670;&nbsp;</a></span>sret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sret_(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sret&quot;,(uint32_t) 0x10200073,(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRET\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 256U) &gt;&gt; 8U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] ^ (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 256U);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 32U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 2U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(321U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;sret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();}) </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;sret&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>)&#160;</td>
          <td class="paramname"><em>0x10200073</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>)&#160;</td>
          <td class="paramname"><em>0xffffffff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">[] (<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRET\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 256U) &gt;&gt; 8U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] ^ (*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 256U);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 32U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] &amp; 2U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(321U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">[] (<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;sret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();}&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a605731b9808a08914935e928a3484a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605731b9808a08914935e928a3484a0f">&#9670;&nbsp;</a></span>uret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> uret_(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;uret&quot;,(uint32_t) 0x200073,(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//URET\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = 0U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] &amp; 16U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] &amp; 1U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(65U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;uret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();}) </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;uret&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>)&#160;</td>
          <td class="paramname"><em>0x200073</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">(<a class="el" href="arm__mve_8h.html#af00580252c06da726850a6127145d528">uint32_t</a>)&#160;</td>
          <td class="paramname"><em>0xffffffff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">[] (<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//URET\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(3088U)+&quot;] = 0U;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] ^ ((*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] &amp; 16U) &gt;&gt; 4U) ^ (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;] &amp; 1U);\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;CSR[&quot;+std::to_string(65U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(768U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(256U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;CSR[&quot;+std::to_string(0U)+&quot;];\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="stdbool_8h.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">[] (<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;uret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();}&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 15 2022 16:59:08 for ETISS 0.8.0 by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
