{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415315437242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415315437243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 18:10:36 2014 " "Processing started: Thu Nov 06 18:10:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415315437243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415315437243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415315437244 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415315438442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 4 4 " "Found 4 design units, including 4 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438761 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project2 " "Found entity 2: Project2" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438761 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438761 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg " "Found entity 1: pipeline_reg" {  } { { "pipeline_reg.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/pipeline_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bufregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufRegister " "Found entity 1: bufRegister" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/bufRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415315438911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415315438911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memWrenOut Project2.v(141) " "Verilog HDL Implicit Net warning at Project2.v(141): created implicit net for \"memWrenOut\"" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415315438912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415315439092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project2.v" "clkdi" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project2.v" "pc" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project2.v" "pcLogic" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project2.v" "muxPcOut" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project2.v" "instMem" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439403 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415315439407 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project2.v" "cont" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project2.v" "regFile" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project2.v" "alu1" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project2.v" "se" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxAluIn " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxAluIn\"" {  } { { "Project2.v" "muxAluIn" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg pipeline_reg:pipe_reg " "Elaborating entity \"pipeline_reg\" for hierarchy \"pipeline_reg:pipe_reg\"" {  } { { "Project2.v" "pipe_reg" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:regWrEnBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:regWrEnBuff\"" {  } { { "pipeline_reg.v" "regWrEnBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/pipeline_reg.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bufRegister.v(12) " "Verilog HDL assignment warning at bufRegister.v(12): truncated value with size 32 to match size of target (1)" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/bufRegister.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415315439475 "|Project2|pipeline_reg:pipe_reg|bufRegister:regWrEnBuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:mulSelBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:mulSelBuff\"" {  } { { "pipeline_reg.v" "mulSelBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/pipeline_reg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bufRegister.v(12) " "Verilog HDL assignment warning at bufRegister.v(12): truncated value with size 32 to match size of target (2)" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/bufRegister.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415315439497 "|Project2|pipeline_reg:pipe_reg|bufRegister:mulSelBuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:regWrAddrBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:regWrAddrBuff\"" {  } { { "pipeline_reg.v" "regWrAddrBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/pipeline_reg.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bufRegister.v(12) " "Verilog HDL assignment warning at bufRegister.v(12): truncated value with size 32 to match size of target (4)" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/bufRegister.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415315439506 "|Project2|pipeline_reg:pipe_reg|bufRegister:regWrAddrBuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:aluOutBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:aluOutBuff\"" {  } { { "pipeline_reg.v" "aluOutBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/pipeline_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negRegister negRegister:dataReg " "Elaborating entity \"negRegister\" for hierarchy \"negRegister:dataReg\"" {  } { { "Project2.v" "dataReg" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project2.v" "dataMem" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project2.v" "bac" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project2.v" "ioCtrl" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:hex0Converter " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:hex0Converter\"" {  } { { "Project2.v" "hex0Converter" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415315439645 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:regFile\|data " "RAM logic \"RegisterFile:regFile\|data\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "data" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/RegisterFile.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1415315441476 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1415315441476 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415315462361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415315464125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415315464125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2567 " "Implemented 2567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415315466591 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415315466591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2506 " "Implemented 2506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415315466591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415315466591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415315466650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 18:11:06 2014 " "Processing ended: Thu Nov 06 18:11:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415315466650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415315466650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415315466650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415315466650 ""}
