

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Wed May 13 18:57:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.606 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MixColumns_label36  |        4|        4|         1|          -|          -|     4|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     185|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|     525|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     312|    -|
|Register         |        -|      -|     261|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     261|    1022|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+-------+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+---------------------+---------+-------+---+----+-----+
    |Cipher_mux_42_8_1_1_U51  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U52  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U53  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U54  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U55  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U56  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U57  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U58  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U59  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U60  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U61  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U62  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U63  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U64  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U65  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U66  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U67  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U68  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U69  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U70  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U71  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U72  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U73  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U74  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    |Cipher_mux_42_8_1_1_U75  |Cipher_mux_42_8_1_1  |        0|      0|  0|  21|    0|
    +-------------------------+---------------------+---------+-------+---+----+-----+
    |Total                    |                     |        0|      0|  0| 525|    0|
    +-------------------------+---------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_319_p2               |     +    |      0|  0|  12|           3|           1|
    |icmp_ln315_fu_313_p2      |   icmp   |      0|  0|   9|           3|           4|
    |select_ln307_1_fu_547_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln307_2_fu_677_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln307_3_fu_793_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln307_fu_417_p3    |  select  |      0|  0|   5|           1|           5|
    |Tm_1_fu_527_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_2_fu_657_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_3_fu_773_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_fu_385_p2              |    xor   |      0|  0|   8|           8|           8|
    |Tmp_fu_397_p2             |    xor   |      0|  0|   8|           8|           8|
    |xor_ln318_1_fu_391_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln319_1_fu_437_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln319_2_fu_431_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln319_fu_425_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln320_1_fu_567_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln320_2_fu_561_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln320_fu_555_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln321_1_fu_697_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln321_2_fu_691_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln321_fu_685_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_1_fu_813_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_2_fu_807_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_fu_801_p2       |    xor   |      0|  0|   8|           8|           8|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 185|         154|         169|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  15|          3|    1|          3|
    |ap_return_0          |   9|          2|    8|         16|
    |ap_return_1          |   9|          2|    8|         16|
    |ap_return_10         |   9|          2|    8|         16|
    |ap_return_11         |   9|          2|    8|         16|
    |ap_return_12         |   9|          2|    8|         16|
    |ap_return_13         |   9|          2|    8|         16|
    |ap_return_14         |   9|          2|    8|         16|
    |ap_return_15         |   9|          2|    8|         16|
    |ap_return_2          |   9|          2|    8|         16|
    |ap_return_3          |   9|          2|    8|         16|
    |ap_return_4          |   9|          2|    8|         16|
    |ap_return_5          |   9|          2|    8|         16|
    |ap_return_6          |   9|          2|    8|         16|
    |ap_return_7          |   9|          2|    8|         16|
    |ap_return_8          |   9|          2|    8|         16|
    |ap_return_9          |   9|          2|    8|         16|
    |i_0_reg_302          |   9|          2|    3|          6|
    |state_0_0_0_reg_158  |   9|          2|    8|         16|
    |state_0_1_0_reg_167  |   9|          2|    8|         16|
    |state_0_2_0_reg_176  |   9|          2|    8|         16|
    |state_0_3_0_reg_185  |   9|          2|    8|         16|
    |state_1_0_0_reg_194  |   9|          2|    8|         16|
    |state_1_1_0_reg_203  |   9|          2|    8|         16|
    |state_1_2_0_reg_212  |   9|          2|    8|         16|
    |state_1_3_0_reg_221  |   9|          2|    8|         16|
    |state_2_0_0_reg_230  |   9|          2|    8|         16|
    |state_2_1_0_reg_239  |   9|          2|    8|         16|
    |state_2_2_0_reg_248  |   9|          2|    8|         16|
    |state_2_3_0_reg_257  |   9|          2|    8|         16|
    |state_3_0_0_reg_266  |   9|          2|    8|         16|
    |state_3_1_0_reg_275  |   9|          2|    8|         16|
    |state_3_2_0_reg_284  |   9|          2|    8|         16|
    |state_3_3_0_reg_293  |   9|          2|    8|         16|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 312|         69|  260|        521|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  2|   0|    2|          0|
    |ap_return_0_preg     |  8|   0|    8|          0|
    |ap_return_10_preg    |  8|   0|    8|          0|
    |ap_return_11_preg    |  8|   0|    8|          0|
    |ap_return_12_preg    |  8|   0|    8|          0|
    |ap_return_13_preg    |  8|   0|    8|          0|
    |ap_return_14_preg    |  8|   0|    8|          0|
    |ap_return_15_preg    |  8|   0|    8|          0|
    |ap_return_1_preg     |  8|   0|    8|          0|
    |ap_return_2_preg     |  8|   0|    8|          0|
    |ap_return_3_preg     |  8|   0|    8|          0|
    |ap_return_4_preg     |  8|   0|    8|          0|
    |ap_return_5_preg     |  8|   0|    8|          0|
    |ap_return_6_preg     |  8|   0|    8|          0|
    |ap_return_7_preg     |  8|   0|    8|          0|
    |ap_return_8_preg     |  8|   0|    8|          0|
    |ap_return_9_preg     |  8|   0|    8|          0|
    |i_0_reg_302          |  3|   0|    3|          0|
    |state_0_0_0_reg_158  |  8|   0|    8|          0|
    |state_0_1_0_reg_167  |  8|   0|    8|          0|
    |state_0_2_0_reg_176  |  8|   0|    8|          0|
    |state_0_3_0_reg_185  |  8|   0|    8|          0|
    |state_1_0_0_reg_194  |  8|   0|    8|          0|
    |state_1_1_0_reg_203  |  8|   0|    8|          0|
    |state_1_2_0_reg_212  |  8|   0|    8|          0|
    |state_1_3_0_reg_221  |  8|   0|    8|          0|
    |state_2_0_0_reg_230  |  8|   0|    8|          0|
    |state_2_1_0_reg_239  |  8|   0|    8|          0|
    |state_2_2_0_reg_248  |  8|   0|    8|          0|
    |state_2_3_0_reg_257  |  8|   0|    8|          0|
    |state_3_0_0_reg_266  |  8|   0|    8|          0|
    |state_3_1_0_reg_275  |  8|   0|    8|          0|
    |state_3_2_0_reg_284  |  8|   0|    8|          0|
    |state_3_3_0_reg_293  |  8|   0|    8|          0|
    +---------------------+---+----+-----+-----------+
    |Total                |261|   0|  261|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_0     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_1     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_2     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_3     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_4     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_5     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_6     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_7     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_8     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_9     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_10    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_11    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_12    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_13    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_14    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_15    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|state_0_0_read  |  in |    8|   ap_none  | state_0_0_read |    scalar    |
|state_0_1_read  |  in |    8|   ap_none  | state_0_1_read |    scalar    |
|state_0_2_read  |  in |    8|   ap_none  | state_0_2_read |    scalar    |
|state_0_3_read  |  in |    8|   ap_none  | state_0_3_read |    scalar    |
|state_1_0_read  |  in |    8|   ap_none  | state_1_0_read |    scalar    |
|state_1_1_read  |  in |    8|   ap_none  | state_1_1_read |    scalar    |
|state_1_2_read  |  in |    8|   ap_none  | state_1_2_read |    scalar    |
|state_1_3_read  |  in |    8|   ap_none  | state_1_3_read |    scalar    |
|state_2_0_read  |  in |    8|   ap_none  | state_2_0_read |    scalar    |
|state_2_1_read  |  in |    8|   ap_none  | state_2_1_read |    scalar    |
|state_2_2_read  |  in |    8|   ap_none  | state_2_2_read |    scalar    |
|state_2_3_read  |  in |    8|   ap_none  | state_2_3_read |    scalar    |
|state_3_0_read  |  in |    8|   ap_none  | state_3_0_read |    scalar    |
|state_3_1_read  |  in |    8|   ap_none  | state_3_1_read |    scalar    |
|state_3_2_read  |  in |    8|   ap_none  | state_3_2_read |    scalar    |
|state_3_3_read  |  in |    8|   ap_none  | state_3_3_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

