int F_1 ( unsigned long V_1 , unsigned long V_2 , unsigned long V_3 ,\r\nT_1 * V_4 , unsigned long V_5 , unsigned long V_6 ,\r\nint V_7 , unsigned int V_8 )\r\n{\r\nunsigned int V_9 , V_10 ;\r\nunsigned char * V_11 ;\r\nunsigned long V_12 , V_13 , V_14 ;\r\nunsigned long V_15 , V_16 ;\r\nint V_17 , V_18 = V_19 ;\r\nunsigned long V_20 , V_21 , V_22 , V_23 ;\r\ndo {\r\nT_1 V_24 = F_2 ( * V_4 ) ;\r\nV_15 = F_3 ( V_24 ) ;\r\nif ( F_4 ( V_15 & V_25 ) )\r\nreturn 0 ;\r\nif ( F_4 ( V_15 & V_26 ) )\r\nreturn 0 ;\r\nif ( F_4 ( V_2 & ~ V_15 ) )\r\nreturn 1 ;\r\nV_16 = V_15 | V_25 | V_27 ;\r\nif ( V_2 & V_28 )\r\nV_16 |= V_29 ;\r\n} while ( V_15 != F_5 ( ( unsigned long * ) V_4 ,\r\nV_15 , V_16 ) );\r\nV_12 = V_16 & V_30 ;\r\nif ( ( V_16 & V_30 ) && ! ( ( V_16 & V_28 ) &&\r\n( V_16 & V_29 ) ) )\r\nV_12 |= 0x1 ;\r\nV_12 |= ( ( V_16 & V_31 ) ? 0 : V_32 ) ;\r\n#if 0\r\nif (!cpu_has_feature(CPU_FTR_COHERENT_ICACHE)) {\r\nrflags = hash_page_do_lazy_icache(rflags, __pte(old_pte), trap);\r\n}\r\n#endif\r\nV_22 = V_33 [ V_8 ] . V_22 ;\r\nV_9 = ( V_1 & ~ V_34 ) >> V_22 ;\r\nF_6 ( V_9 >= 4096 ) ;\r\nV_20 = F_7 ( V_1 , V_3 , V_7 ) ;\r\nV_11 = F_8 ( V_4 ) ;\r\nif ( V_8 == V_35 ) {\r\nif ( ( V_15 & V_36 ) && ! ( V_15 & V_37 ) )\r\nF_9 ( V_3 , V_1 , V_4 , V_38 ,\r\nV_7 , V_6 ) ;\r\n}\r\nV_10 = F_10 ( V_11 , V_9 ) ;\r\nif ( V_10 ) {\r\nV_21 = F_11 ( V_20 , V_22 , V_7 ) ;\r\nV_14 = F_12 ( V_11 , V_9 ) ;\r\nif ( V_14 & V_39 )\r\nV_21 = ~ V_21 ;\r\nV_23 = ( V_21 & V_40 ) * V_41 ;\r\nV_23 += V_14 & V_42 ;\r\nV_17 = V_43 . V_44 ( V_23 , V_12 , V_20 ,\r\nV_8 , V_18 , V_7 , V_6 ) ;\r\nif ( V_17 == - 1 ) {\r\nV_10 = 0 ;\r\nV_11 [ V_9 ] = 0 ;\r\n}\r\n}\r\nif ( ! V_10 ) {\r\nunsigned long V_45 ;\r\nV_21 = F_11 ( V_20 , V_22 , V_7 ) ;\r\nV_13 = F_13 ( F_14 ( V_15 ) ) << V_46 ;\r\nV_16 |= V_36 ;\r\nV_12 |= ( V_16 & ( V_47 | V_48 |\r\nV_49 ) ) ;\r\nV_12 |= V_50 ;\r\nV_51:\r\nV_45 = ( ( V_21 & V_40 ) * V_41 ) & ~ 0x7UL ;\r\nV_23 = V_43 . V_52 ( V_45 , V_20 , V_13 , V_12 , 0 ,\r\nV_8 , V_18 , V_7 ) ;\r\nif ( F_4 ( V_23 == - 1 ) ) {\r\nV_45 = ( ( ~ V_21 & V_40 ) *\r\nV_41 ) & ~ 0x7UL ;\r\nV_23 = V_43 . V_52 ( V_45 , V_20 , V_13 ,\r\nV_12 , V_53 ,\r\nV_8 , V_18 , V_7 ) ;\r\nif ( V_23 == - 1 ) {\r\nif ( F_15 () & 0x1 )\r\nV_45 = ( ( V_21 & V_40 ) *\r\nV_41 ) & ~ 0x7UL ;\r\nV_43 . V_54 ( V_45 ) ;\r\ngoto V_51;\r\n}\r\n}\r\nif ( F_4 ( V_23 == - 2 ) ) {\r\n* V_4 = F_14 ( V_15 ) ;\r\nF_16 ( V_1 , V_2 , V_3 , V_5 , V_7 ,\r\nV_8 , V_18 , V_15 ) ;\r\nreturn - 1 ;\r\n}\r\nF_17 ( V_11 , V_9 , V_23 ) ;\r\n}\r\nif ( V_8 == V_35 )\r\nV_16 |= V_37 ;\r\nF_18 () ;\r\n* V_4 = F_14 ( V_16 & ~ V_25 ) ;\r\nreturn 0 ;\r\n}
