/verification_project

    /design          --> your RTL/VHDL/Verilog files
    /tb              --> all testbenches
        /env         --> environment class
        /agent       --> agents
        /monitor     --> monitors
        /scoreboard  --> scoreboard
        /sequence    --> sequences
    /sim             --> simulation scripts, waveforms, logs
