m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/karl/git/Bonfire/RTL/Chip_Designs/IMMORTAL_Chip_2017/Not-tested/With_checkers_and_FI
Eallocator
Z1 w1491921546
Z2 DPx4 work 14 component_pack 0 22 GUTJ:5zYdi9XdCkSz^=R=2
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8Allocator_with_checkers_with_FI/allocator_with_checkers_with_FI.vhd
Z8 FAllocator_with_checkers_with_FI/allocator_with_checkers_with_FI.vhd
l0
L9
V0mCn9b_9M[1jfoZP^gI@M1
!s100 NhRVM=ob:06W=0<c46Ibb3
Z9 OL;C;10.4c_1;61
32
Z10 !s110 1491924518
!i10b 1
Z11 !s108 1491924518.000000
Z12 !s90 -reportprogress|300|-cover|bcesfx|Allocator_with_checkers_with_FI/allocator_with_checkers_with_FI.vhd|
Z13 !s107 Allocator_with_checkers_with_FI/allocator_with_checkers_with_FI.vhd|
!i113 1
Z14 !s102 -cover bcesfx
Z15 o-cover bcesfx
Z16 tExplicit 1 CreateSource 1
Abehavior
R2
R3
R4
R5
R6
DEx4 work 9 allocator 0 22 0mCn9b_9M[1jfoZP^gI@M1
l367
L288
V[fnUil[5nG_>Hj@8eS;5Z3
!s100 dUo<V3SJ9?XI4A?`TA>M`3
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
R16
Eallocator_credit_counter_logic_pseudo_checkers
R1
R3
R4
R5
R6
R0
Z17 8Allocator_with_checkers_with_FI/allocator_credit_counter_logic_pseudo_checkers.vhd
Z18 FAllocator_with_checkers_with_FI/allocator_credit_counter_logic_pseudo_checkers.vhd
l0
L8
VUVJ9^VI]@3BF8Z@9n@P6O3
!s100 G0F=4=mggOEAJ5^[gQ@jz2
R9
32
R10
!i10b 1
Z19 !s108 1491924517.000000
Z20 !s90 -reportprogress|300|-cover|bcesfx|Allocator_with_checkers_with_FI/allocator_credit_counter_logic_pseudo_checkers.vhd|
Z21 !s107 Allocator_with_checkers_with_FI/allocator_credit_counter_logic_pseudo_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R3
R4
R5
R6
DEx4 work 46 allocator_credit_counter_logic_pseudo_checkers 0 22 UVJ9^VI]@3BF8Z@9n@P6O3
l57
L55
V:dz`If^5SQ2?G90OkVazP0
!s100 9g6Wmzb?ZDUMYX[4<fV7a1
R9
32
R10
!i10b 1
R19
R20
R21
!i113 1
R14
R15
R16
Eallocator_logic_pseudo_checkers
R1
R3
R4
R5
R6
R0
Z22 8Allocator_with_checkers_with_FI/allocator_logic_pseudo_checkers.vhd
Z23 FAllocator_with_checkers_with_FI/allocator_logic_pseudo_checkers.vhd
l0
L8
V1M1E918AVja1Qj_if8IVQ2
!s100 ?1O:^:5AEMBEHSO5k_>cR0
R9
32
Z24 !s110 1491924517
!i10b 1
R19
Z25 !s90 -reportprogress|300|-cover|bcesfx|Allocator_with_checkers_with_FI/allocator_logic_pseudo_checkers.vhd|
Z26 !s107 Allocator_with_checkers_with_FI/allocator_logic_pseudo_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R3
R4
R5
R6
DEx4 work 31 allocator_logic_pseudo_checkers 0 22 1M1E918AVja1Qj_if8IVQ2
l70
L68
V9R^G0JEPGX=Pc?DT@;:MK0
!s100 @EAi@>IH26478d6aQmXPB3
R9
32
R24
!i10b 1
R19
R25
R26
!i113 1
R14
R15
R16
Ealu
R1
Z27 DPx4 work 10 mlite_pack 0 22 h07Tb0BQQ<R5CHN`LGaBM2
R5
R6
R0
Z28 8plasma_RTL/alu.vhd
Z29 Fplasma_RTL/alu.vhd
l0
L16
V6BIVAI6lokSzRUWiFS<9C3
!s100 R_McTV6XQ]f?WP4hnI9IY0
R9
32
R10
!i10b 1
R11
Z30 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/alu.vhd|
Z31 !s107 plasma_RTL/alu.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 3 alu 0 22 6BIVAI6lokSzRUWiFS<9C3
l28
L24
V`k[:nDlheFhG^a6zB5A>^2
!s100 JdBY:PD1KXL[b?0GhYEOM0
R9
32
R10
!i10b 1
R11
R30
R31
!i113 1
R14
R15
R16
Earbiter_in
R1
R2
R5
R6
R0
Z32 8Allocator_with_checkers_with_FI/Arbiter_in_one_hot_with_checkers_with_FI.vhd
Z33 FAllocator_with_checkers_with_FI/Arbiter_in_one_hot_with_checkers_with_FI.vhd
l0
L8
VI47hS9PYSAQZlA9mEiKg50
!s100 8KUH[A9O>?CU<Dm1fY44J0
R9
32
R24
!i10b 1
R19
Z34 !s90 -reportprogress|300|-cover|bcesfx|Allocator_with_checkers_with_FI/Arbiter_in_one_hot_with_checkers_with_FI.vhd|
Z35 !s107 Allocator_with_checkers_with_FI/Arbiter_in_one_hot_with_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R5
R6
DEx4 work 10 arbiter_in 0 22 I47hS9PYSAQZlA9mEiKg50
l88
L40
VQ41LREYfkQnI8clFKk44z0
!s100 gm:=Lof^0<I5FYNzNW;7f3
R9
32
R24
!i10b 1
R19
R34
R35
!i113 1
R14
R15
R16
Earbiter_in_one_hot_checkers
R1
R2
Z36 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
Z37 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R5
R6
R0
Z38 8Allocator_with_checkers_with_FI/Arbiter_in_one_hot_checkers.vhd
Z39 FAllocator_with_checkers_with_FI/Arbiter_in_one_hot_checkers.vhd
l0
L10
V]ARN<:daWTdl;S3FSWo2J1
!s100 B5hkdmGEh@YA6XNi8c[Sa2
R9
32
R24
!i10b 1
R19
Z40 !s90 -reportprogress|300|-cover|bcesfx|Allocator_with_checkers_with_FI/Arbiter_in_one_hot_checkers.vhd|
Z41 !s107 Allocator_with_checkers_with_FI/Arbiter_in_one_hot_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R36
R37
R3
R4
R5
R6
DEx4 work 27 arbiter_in_one_hot_checkers 0 22 ]ARN<:daWTdl;S3FSWo2J1
l41
L35
V_M26?@zBen?X3>`5U<nPC2
!s100 AULQ`=>PJlf27Q5o2PAdY0
R9
32
R24
!i10b 1
R19
R40
R41
!i113 1
R14
R15
R16
Earbiter_out
R1
R2
R5
R6
R0
Z42 8Allocator_with_checkers_with_FI/arbiter_out_one_hot_with_checkers_with_FI.vhd
Z43 FAllocator_with_checkers_with_FI/arbiter_out_one_hot_with_checkers_with_FI.vhd
l0
L7
VZo;6EDdD]P_oU`[iNE?n_1
!s100 BCanSE[<5ZM=XMd9E]n1P0
R9
32
R24
!i10b 1
R19
Z44 !s90 -reportprogress|300|-cover|bcesfx|Allocator_with_checkers_with_FI/arbiter_out_one_hot_with_checkers_with_FI.vhd|
Z45 !s107 Allocator_with_checkers_with_FI/arbiter_out_one_hot_with_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R5
R6
DEx4 work 11 arbiter_out 0 22 Zo;6EDdD]P_oU`[iNE?n_1
l76
L46
VOPJRf0:ImYoSPRK]gi6;80
!s100 A;>69gm>jBPm=5?kO^3zz1
R9
32
R24
!i10b 1
R19
R44
R45
!i113 1
R14
R15
R16
Earbiter_out_one_hot_pseudo_checkers
R1
R2
R36
R37
R3
R4
R5
R6
R0
Z46 8Allocator_with_checkers_with_FI/Arbiter_out_one_hot_pseudo_checkers.vhd
Z47 FAllocator_with_checkers_with_FI/Arbiter_out_one_hot_pseudo_checkers.vhd
l0
L11
VE4iE[4;7<fY3_ock`U1VR1
!s100 [Ih<CDoDZbl_YVb<62ZWW0
R9
32
R24
!i10b 1
R19
Z48 !s90 -reportprogress|300|-cover|bcesfx|Allocator_with_checkers_with_FI/Arbiter_out_one_hot_pseudo_checkers.vhd|
Z49 !s107 Allocator_with_checkers_with_FI/Arbiter_out_one_hot_pseudo_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R36
R37
R3
R4
R5
R6
DEx4 work 35 arbiter_out_one_hot_pseudo_checkers 0 22 E4iE[4;7<fY3_ock`U1VR1
l47
L42
Vz0G47cP9?UC;6Dk4iD7X12
!s100 ?nG3n^TaE>5`V42G0_LYF0
R9
32
R24
!i10b 1
R19
R48
R49
!i113 1
R14
R15
R16
Ebus_mux
R1
R27
R5
R6
R0
Z50 8plasma_RTL/bus_mux.vhd
Z51 Fplasma_RTL/bus_mux.vhd
l0
L22
VdbF>I;k]El7E[gWP1eDWl1
!s100 0]1[:k@2Slz<kD;E?`U_k3
R9
32
R10
!i10b 1
R11
Z52 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/bus_mux.vhd|
Z53 !s107 plasma_RTL/bus_mux.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 7 bus_mux 0 22 dbF>I;k]El7E[gWP1eDWl1
l44
L43
VeOHGZk5dO2nPPCBb28;J>2
!s100 4:A=K9Zmii@>k@^WkfK@b2
R9
32
R10
!i10b 1
R11
R52
R53
!i113 1
R14
R15
R16
Ecache
R1
R27
R4
R3
R5
R6
R0
Z54 8plasma_RTL/cache.vhd
Z55 Fplasma_RTL/cache.vhd
l0
L21
Veg[1]Z9]5Dn1L[ce6D>[C3
!s100 RDnJ?XPEYEBe>fn@MkVB93
R9
32
R10
!i10b 1
R11
Z56 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/cache.vhd|
Z57 !s107 plasma_RTL/cache.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R4
R3
R5
R6
DEx4 work 5 cache 0 22 eg[1]Z9]5Dn1L[ce6D>[C3
l51
L35
Vjc1o<2gX`cohkghEHcRF20
!s100 R[4Al^o8bC@o?D2T4HWc[1
R9
32
R10
!i10b 1
R11
R56
R57
!i113 1
R14
R15
R16
Echeckers_counter_threshold_classifier
R1
R36
R37
R3
R4
R5
R6
R0
Z58 8checkers_counter_threshold.vhd
Z59 Fcheckers_counter_threshold.vhd
l0
L13
V4FV<gUOo9c?K<^3H2m^OH1
!s100 <aWEA]gSRe4B910V_mCVW3
R9
32
R10
!i10b 1
R11
Z60 !s90 -reportprogress|300|-cover|bcesfx|checkers_counter_threshold.vhd|
Z61 !s107 checkers_counter_threshold.vhd|
!i113 1
R14
R15
R16
Abehavior
R36
R37
R3
R4
R5
R6
DEx4 work 37 checkers_counter_threshold_classifier 0 22 4FV<gUOo9c?K<^3H2m^OH1
l36
L26
V;n;FUBXCmQCa_j1CN6oii3
!s100 4B=?3zQFb;jQe;P46DXP<3
R9
32
R10
!i10b 1
R11
R60
R61
!i113 1
R14
R15
R16
Pcomponent_pack
R5
R6
R1
R0
8component_pack.vhd
Fcomponent_pack.vhd
l0
L5
VGUTJ:5zYdi9XdCkSz^=R=2
!s100 j8U8MN;O8kS2dFEGi;]`12
R9
32
R24
!i10b 1
R19
!s90 -reportprogress|300|-cover|bcesfx|component_pack.vhd|
!s107 component_pack.vhd|
!i113 1
R14
R15
R16
Econtrol
R1
R27
R5
R6
R0
Z62 8plasma_RTL/control.vhd
Z63 Fplasma_RTL/control.vhd
l0
L31
VmdHm=1:V^KAEheGa=00<O3
!s100 a;6OZSTE;o1B5G]Sb<hD>3
R9
32
R10
!i10b 1
R11
Z64 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/control.vhd|
Z65 !s107 plasma_RTL/control.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 7 control 0 22 mdHm=1:V^KAEheGa=00<O3
l53
L52
VXZg<mY;]c1^>SUZO7]`XX2
!s100 k1MX3TALcfibU]EJ:io6z0
R9
32
R10
!i10b 1
R11
R64
R65
!i113 1
R14
R15
R16
Ecounter_threshold_classifier
R1
R36
R37
R3
R4
R5
R6
R0
Z66 8counter_threshold.vhd
Z67 Fcounter_threshold.vhd
l0
L13
V^zg[::XW6<m:kiV7I]9l51
!s100 NGAIAF89?ZXE9Pm4baKBB3
R9
32
R10
!i10b 1
R11
Z68 !s90 -reportprogress|300|-cover|bcesfx|counter_threshold.vhd|
Z69 !s107 counter_threshold.vhd|
!i113 1
R14
R15
R16
Abehavior
R36
R37
R3
R4
R5
R6
DEx4 work 28 counter_threshold_classifier 0 22 ^zg[::XW6<m:kiV7I]9l51
l36
L26
VMNc?Gl1zE:h7W`?<A5B`D3
!s100 __5TWL<hL6aE0F6AP4mY22
R9
32
R10
!i10b 1
R11
R68
R69
!i113 1
R14
R15
R16
Ecx_reconf_pseudo_checkers
R1
R36
R37
R3
R4
R5
R6
R0
Z70 8LBDR_packet_drop_with_checkers_with_FI/Cx_Reconf_pseudo_checkers.vhd
Z71 FLBDR_packet_drop_with_checkers_with_FI/Cx_Reconf_pseudo_checkers.vhd
l0
L10
V5dg9bShL1WSQlOA9WzOVc0
!s100 5N?d[F6oTASK;4AX3DF0l2
R9
32
R10
!i10b 1
R11
Z72 !s90 -reportprogress|300|-cover|bcesfx|LBDR_packet_drop_with_checkers_with_FI/Cx_Reconf_pseudo_checkers.vhd|
Z73 !s107 LBDR_packet_drop_with_checkers_with_FI/Cx_Reconf_pseudo_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R36
R37
R3
R4
R5
R6
DEx4 work 25 cx_reconf_pseudo_checkers 0 22 5dg9bShL1WSQlOA9WzOVc0
l45
L41
VaXHZRnK=YIPGLAAK<LDg31
!s100 f7g5kJFlmjX<CnD@g_B`E1
R9
32
R10
!i10b 1
R11
R72
R73
!i113 1
R14
R15
R16
Eddr_ctrl
R1
R27
R4
R3
R5
R6
R0
Z74 8plasma_RTL/ddr_ctrl.vhd
Z75 Fplasma_RTL/ddr_ctrl.vhd
l0
L57
Vg5A^TcSKIRSXkS2P7[>gJ3
!s100 4@z`KA[?<JRodlVEGZDTo3
R9
32
R10
!i10b 1
R11
Z76 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/ddr_ctrl.vhd|
Z77 !s107 plasma_RTL/ddr_ctrl.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R4
R3
R5
R6
DEx4 work 8 ddr_ctrl 0 22 g5A^TcSKIRSXkS2P7[>gJ3
l127
L90
V<7_[C2eQOahfSmC2SX^5[1
!s100 X1jm@RT28Eo`Kg3nzfHP41
R9
32
R10
!i10b 1
R11
R76
R77
!i113 1
R14
R15
R16
Eeth_dma
R1
R27
R4
R3
R5
R6
R0
Z78 8plasma_RTL/eth_dma.vhd
Z79 Fplasma_RTL/eth_dma.vhd
l0
L22
VhbQUXk6Qi]Xbcf=m@Sda]3
!s100 hhgDbY7Y245WKSEEjg2ND0
R9
32
R10
!i10b 1
R11
Z80 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/eth_dma.vhd|
Z81 !s107 plasma_RTL/eth_dma.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R4
R3
R5
R6
DEx4 work 7 eth_dma 0 22 hbQUXk6Qi]Xbcf=m@Sda]3
l67
L49
V>?D6I<R;kCA7lmbik0C9j1
!s100 kmFU>Z7ikJkzoFS`hc<kP1
R9
32
R10
!i10b 1
R11
R80
R81
!i113 1
R14
R15
R16
Efault_injector
R1
R37
R5
R6
R0
Z82 8Fault_injector.vhd
Z83 FFault_injector.vhd
l0
L9
Vl^U<419T50JFDV>kbVU:F2
!s100 C56kSNfHF;Gkkza<ZZ1NA2
R9
32
R10
!i10b 1
R11
Z84 !s90 -reportprogress|300|-cover|bcesfx|Fault_injector.vhd|
Z85 !s107 Fault_injector.vhd|
!i113 1
R14
R15
R16
Abehavior
R37
R5
R6
DEx4 work 14 fault_injector 0 22 l^U<419T50JFDV>kbVU:F2
l25
L23
VMA7CDmWRj?;I`@k?<lhn32
!s100 WG?Ri^PA1:H?iiA@6OKGZ3
R9
32
R10
!i10b 1
R11
R84
R85
!i113 1
R14
R15
R16
Efifo_credit_based
R1
R2
R3
R4
Z86 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z87 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
R5
R6
R0
Z88 8FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI.vhd
Z89 FFIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI.vhd
l0
L10
VP`OeVXLaPn0V731iNCHge2
!s100 FPGlFzgKjU99J6GYjXGg53
R9
32
R10
!i10b 1
R11
Z90 !s90 -reportprogress|300|-cover|bcesfx|FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI.vhd|
Z91 !s107 FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R3
R4
R86
R87
R5
R6
DEx4 work 17 fifo_credit_based 0 22 P`OeVXLaPn0V731iNCHge2
l205
L142
V1ZgUQ7RR?^YA[kC?=SW543
!s100 dCZB6Vm`kLebUHJ2:Gi>h2
R9
32
R10
!i10b 1
R11
R90
R91
!i113 1
R14
R15
R16
Efifo_credit_based_control_part_checkers
R1
R36
R37
R3
R4
R5
R6
R0
Z92 8FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_checkers.vhd
Z93 FFIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_checkers.vhd
l0
L10
V]IaSD97IjO7VEScTc9=o>2
!s100 2Q`<^H41PnPBSzLjkC^>81
R9
32
R10
!i10b 1
R11
Z94 !s90 -reportprogress|300|-cover|bcesfx|FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_checkers.vhd|
Z95 !s107 FIFO_one_hot_credit_based_packet_drop_classifier_support_with_checkers_with_FI/FIFO_one_hot_credit_based_packet_drop_classifier_support_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R36
R37
R3
R4
R5
R6
DEx4 work 39 fifo_credit_based_control_part_checkers 0 22 ]IaSD97IjO7VEScTc9=o>2
l176
L168
VGNTmUnK<m3k[a8`>i3jNX2
!s100 nMNW`E?^b7gk8A1gYXWP42
R9
32
R10
!i10b 1
R11
R94
R95
!i113 1
R14
R15
R16
Elbdr_packet_drop
R1
R2
R36
R37
R3
R4
R5
R6
R0
Z96 8LBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_with_checkers_with_FI.vhd
Z97 FLBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_with_checkers_with_FI.vhd
l0
L11
VYdh>TJ932dib[I[[iZLbk2
!s100 :@:2J`PRjJz07V`LEeKfV1
R9
32
R10
!i10b 1
R11
Z98 !s90 -reportprogress|300|-cover|bcesfx|LBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_with_checkers_with_FI.vhd|
Z99 !s107 LBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_with_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R36
R37
R3
R4
R5
R6
DEx4 work 16 lbdr_packet_drop 0 22 Ydh>TJ932dib[I[[iZLbk2
l135
L82
VHndd@0XG_0h8o`SH2I?_61
!s100 A40^cFao1_:e?8>f[=Xe50
R9
32
R10
!i10b 1
R11
R98
R99
!i113 1
R14
R15
R16
Elbdr_packet_drop_routing_part_pseudo_checkers
R1
R36
R37
R3
R4
R5
R6
R0
Z100 8LBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_routing_part_pseudo_checkers.vhd
Z101 FLBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_routing_part_pseudo_checkers.vhd
l0
L9
V6fIOcIe=>V5aj5?`NQJ?m0
!s100 e4CiS8iSDmUAb4NBM4_;R0
R9
32
R10
!i10b 1
R11
Z102 !s90 -reportprogress|300|-cover|bcesfx|LBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_routing_part_pseudo_checkers.vhd|
Z103 !s107 LBDR_packet_drop_with_checkers_with_FI/LBDR_packet_drop_routing_part_pseudo_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R36
R37
R3
R4
R5
R6
DEx4 work 45 lbdr_packet_drop_routing_part_pseudo_checkers 0 22 6fIOcIe=>V5aj5?`NQJ?m0
l59
L51
VKdOcL`00RD`BCJX4d4;`=2
!s100 J8mja`Id30=g[o@T98?:D0
R9
32
R10
!i10b 1
R11
R102
R103
!i113 1
R14
R15
R16
Emem_ctrl
R1
R27
R5
R6
R0
Z104 8plasma_RTL/mem_ctrl.vhd
Z105 Fplasma_RTL/mem_ctrl.vhd
l0
L17
V^G;KVZX?[I@X:I]3D7VzB0
!s100 Fn9:RK@NONlF;RK[AU3GQ3
R9
32
Z106 !s110 1491924519
!i10b 1
R11
Z107 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/mem_ctrl.vhd|
Z108 !s107 plasma_RTL/mem_ctrl.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 8 mem_ctrl 0 22 ^G;KVZX?[I@X:I]3D7VzB0
l52
L40
V;PDLn2:8ZN;k@_Q4RS3741
!s100 NRoKfT>f^6RZY`PHhJXoj2
R9
32
R106
!i10b 1
R11
R107
R108
!i113 1
R14
R15
R16
Emlite_cpu
R1
R4
R3
R5
R6
R27
R0
Z109 8plasma_RTL/mlite_cpu.vhd
Z110 Fplasma_RTL/mlite_cpu.vhd
l0
L82
V[03c4DnSm1:kFfDMP?X`?0
!s100 0V68V]g]k4lbYORc?P:ma0
R9
32
R106
!i10b 1
Z111 !s108 1491924519.000000
Z112 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/mlite_cpu.vhd|
Z113 !s107 plasma_RTL/mlite_cpu.vhd|
!i113 1
R14
R15
R16
Alogic
R4
R3
R5
R6
R27
DEx4 work 9 mlite_cpu 0 22 [03c4DnSm1:kFfDMP?X`?0
l156
L105
VRIm;?<k1dmnH60WSQL?:D0
!s100 1H[JPZ^ITCN^HiVDBz6cf1
R9
32
R106
!i10b 1
R111
R112
R113
!i113 1
R14
R15
R16
Pmlite_pack
R5
R6
R1
R0
Z114 8plasma_RTL/mlite_pack.vhd
Z115 Fplasma_RTL/mlite_pack.vhd
l0
L21
Vh07Tb0BQQ<R5CHN`LGaBM2
!s100 n>XnEM]Rd_k_ND0C]Cg:A3
R9
32
b1
R24
!i10b 1
R19
Z116 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/mlite_pack.vhd|
Z117 !s107 plasma_RTL/mlite_pack.vhd|
!i113 1
R14
R15
R16
Bbody
R27
R5
R6
l0
L570
VR4IY]cTnR@B>ANbdG`RK10
!s100 3Q]Xg=Ma9TEe;7iIM<3gg3
R9
32
R24
!i10b 1
R19
R116
R117
!i113 1
R14
R15
R16
nbody
Emult
R1
R27
R4
R3
R5
R6
R0
Z118 8plasma_RTL/mult.vhd
Z119 Fplasma_RTL/mult.vhd
l0
L45
VK1b@[jaSBAHzT79kgmeIH1
!s100 n@k]Ned<EnQQ_j4Q_]_nT0
R9
32
R106
!i10b 1
R111
Z120 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/mult.vhd|
Z121 !s107 plasma_RTL/mult.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R4
R3
R5
R6
DEx4 work 4 mult 0 22 K1b@[jaSBAHzT79kgmeIH1
l74
L55
Vmd4?X<iiQPA:R@b9eIkc21
!s100 OEWDezLcc3fQ0n@G[MlGN1
R9
32
R106
!i10b 1
R111
R120
R121
!i113 1
R14
R15
R16
Enetwork_2x2
R1
R37
R3
R4
R5
R6
R0
Z122 8network_2x2_customized_packet_drop_SHMU_credit_based_with_checkers.vhd
Z123 Fnetwork_2x2_customized_packet_drop_SHMU_credit_based_with_checkers.vhd
l0
L17
VGf[RCZWdLNl;HmYdT;zRb1
!s100 mc1?YQ>f^i:zY<obTNh`b1
R9
32
R106
!i10b 1
R111
Z124 !s90 -reportprogress|300|-cover|bcesfx|network_2x2_customized_packet_drop_SHMU_credit_based_with_checkers.vhd|
Z125 !s107 network_2x2_customized_packet_drop_SHMU_credit_based_with_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R37
R3
R4
R5
R6
DEx4 work 11 network_2x2 0 22 Gf[RCZWdLNl;HmYdT;zRb1
l391
L86
V[7WQF:Do=YGW0l]KGbk?=1
!s100 9^OZWGD0;H335<9o2Z^5j3
R9
32
R106
!i10b 1
R111
R124
R125
!i113 1
R14
R15
R16
Eni
R1
R27
Z126 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R37
R3
R4
R86
R87
R5
R6
R0
Z127 8NI.vhd
Z128 FNI.vhd
l0
L23
VbbRKWN;P1?Tj7T3l_`ejK1
!s100 bXSGX^=Nm8`9GME?JLco@2
R9
32
R10
!i10b 1
R11
Z129 !s90 -reportprogress|300|-cover|bcesfx|NI.vhd|
Z130 !s107 NI.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R126
R37
R3
R4
R86
R87
R5
R6
DEx4 work 2 ni 0 22 bbRKWN;P1?Tj7T3l_`ejK1
l112
L66
V5EM]FQRjJTb[dEZBD_52S0
!s100 oJoZ]ZbRUX;5cbFToMA1N3
R9
32
R10
!i10b 1
R11
R129
R130
!i113 1
R14
R15
R16
Enoc_node
Z131 w1491923931
R4
R3
R27
R5
R6
R0
Z132 8NoC_Node.vhd
Z133 FNoC_Node.vhd
l0
L17
VU;N[f_g3HX^gTSZl0>Ibi3
!s100 iF8^zl7nLFk_aok>a2TEZ0
R9
32
R106
!i10b 1
R111
Z134 !s90 -reportprogress|300|-cover|bcesfx|NoC_Node.vhd|
Z135 !s107 NoC_Node.vhd|
!i113 1
R14
R15
R16
Aupdated
R4
R3
R27
R5
R6
DEx4 work 8 noc_node 0 22 U;N[f_g3HX^gTSZl0>Ibi3
l76
L45
V_m9856S@aCa2f1`lAR[ZQ1
!s100 cJWNVogh5h^JDXl2cYbe?1
R9
32
R106
!i10b 1
R111
R134
R135
!i113 1
R14
R15
R16
Eparity_checker_for_lbdr
R1
R86
R87
R5
R6
R0
Z136 8ParityChecker_for_LBDR.vhd
Z137 FParityChecker_for_LBDR.vhd
l0
L7
VcJh2973J5jUWo0goaOW8E0
!s100 ?1EBGWbjHhb;5kc?KgF?K1
R9
32
R10
!i10b 1
R11
Z138 !s90 -reportprogress|300|-cover|bcesfx|ParityChecker_for_LBDR.vhd|
Z139 !s107 ParityChecker_for_LBDR.vhd|
!i113 1
R14
R15
R16
Abehavior
R86
R87
R5
R6
DEx4 work 23 parity_checker_for_lbdr 0 22 cJh2973J5jUWo0goaOW8E0
l20
L16
VXeZZe^SiWAdzkC4]ngS7M0
!s100 LiWPCCjDXnERegoagc]D_3
R9
32
R10
!i10b 1
R11
R138
R139
!i113 1
R14
R15
R16
Epc_next
R1
R27
R5
R6
R0
Z140 8plasma_RTL/pc_next.vhd
Z141 Fplasma_RTL/pc_next.vhd
l0
L16
V?`CkCiEl44Q4]J5<7M]N:3
!s100 mb_hhoIkITlCk[JB6Q5YI0
R9
32
R106
!i10b 1
R111
Z142 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/pc_next.vhd|
Z143 !s107 plasma_RTL/pc_next.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 7 pc_next 0 22 ?`CkCiEl44Q4]J5<7M]N:3
l31
L29
VGe7_oMD2oaNP[2RV52WFY2
!s100 7DI:nTGfGzXUIBO<J9cRT0
R9
32
R106
!i10b 1
R111
R142
R143
!i113 1
R14
R15
R16
Epipeline
R1
R27
R5
R6
R0
Z144 8plasma_RTL/pipeline.vhd
Z145 Fplasma_RTL/pipeline.vhd
l0
L18
VmVJCSdXamA3SSh1]8oioJ0
!s100 M]_ZzN>Uh8Vh>G`jU:_fb0
R9
32
R106
!i10b 1
R111
Z146 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/pipeline.vhd|
Z147 !s107 plasma_RTL/pipeline.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 8 pipeline 0 22 mVJCSdXamA3SSh1]8oioJ0
l54
L48
V5lCTgY=2Fl@RV[QL[z[cG1
!s100 aWF@QU?<RK`T<?3G9abMa2
R9
32
R106
!i10b 1
R111
R146
R147
!i113 1
R14
R15
R16
Eplasma
R1
R27
R5
R6
R0
Z148 8plasma_RTL/plasma.vhd
Z149 Fplasma_RTL/plasma.vhd
l0
L45
VFRQ<gWZY[;X;_YRNDFES63
!s100 o>=KiH0=m;fG8b?gj]A1P3
R9
32
R106
!i10b 1
R111
Z150 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/plasma.vhd|
Z151 !s107 plasma_RTL/plasma.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 6 plasma 0 22 FRQ<gWZY[;X;_YRNDFES63
l136
L87
V`oOEzcS@DGak;ZASf^z4e2
!s100 XWm3lE4YSYiT3k`Xg5^dQ1
R9
32
R106
!i10b 1
R111
R150
R151
!i113 1
R14
R15
R16
Eram
R1
R27
R126
R3
R4
R86
R87
R5
R6
R0
Z152 8plasma_RTL/ram.vhd
Z153 Fplasma_RTL/ram.vhd
l0
L24
VkJPO[:LY8n@I5^0JSzicm0
!s100 D@]lDkVUTRG9YQ@zgol?82
R9
32
R106
!i10b 1
R111
Z154 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/ram.vhd|
Z155 !s107 plasma_RTL/ram.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R126
R3
R4
R86
R87
R5
R6
DEx4 work 3 ram 0 22 kJPO[:LY8n@I5^0JSzicm0
l42
L36
VUJOgI>25NK@1g<gKdOkQJ0
!s100 ;[X3EgVkgTOO9>RREMm492
R9
32
R106
!i10b 1
R111
R154
R155
!i113 1
R14
R15
R16
Ereg_bank
R1
R27
R4
R3
R5
R6
R0
Z156 8plasma_RTL/reg_bank.vhd
Z157 Fplasma_RTL/reg_bank.vhd
l0
L20
V`cN@V?ZC4AJPhmNGSmOai3
!s100 RADb[Co4az?e1g5<Az^2?2
R9
32
R106
!i10b 1
R111
Z158 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/reg_bank.vhd|
Z159 !s107 plasma_RTL/reg_bank.vhd|
!i113 1
R14
R15
R16
Aram_block
R27
R4
R3
R5
R6
DEx4 work 8 reg_bank 0 22 `cN@V?ZC4AJPhmNGSmOai3
l52
L42
V4A2BGV;=QeOK^HOb5j=662
!s100 1T8f1?S5M?RMelCQ8UmaA0
R9
32
R106
!i10b 1
R111
R158
R159
!i113 1
R14
R15
R16
Erouter_ne_credit_based_pd_c_shmu
R1
R2
R86
R87
R3
R4
R5
R6
R0
Z160 8customized_routers/Router_32_bit_NE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
Z161 Fcustomized_routers/Router_32_bit_NE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
l0
L10
V4?0lhTzmTQT3R;jSm0DIH2
!s100 Z?JLRQ3YiHJT1HGZKdW2;2
R9
32
R106
!i10b 1
R111
Z162 !s90 -reportprogress|300|-cover|bcesfx|customized_routers/Router_32_bit_NE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
Z163 !s107 customized_routers/Router_32_bit_NE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R86
R87
R3
R4
R5
R6
DEx4 work 32 router_ne_credit_based_pd_c_shmu 0 22 4?0lhTzmTQT3R;jSm0DIH2
l967
L55
V2<2e]UOAgFCY]06W<^]8F0
!s100 MMb]e_Bij5ZDeQQD2z7bQ1
R9
32
R106
!i10b 1
R111
R162
R163
!i113 1
R14
R15
R16
Erouter_nw_credit_based_pd_c_shmu
R1
R2
R86
R87
R3
R4
R5
R6
R0
Z164 8customized_routers/Router_32_bit_NW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
Z165 Fcustomized_routers/Router_32_bit_NW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
l0
L10
VK]iCTSmk^9=[Z;lPM2_@j0
!s100 ogYEE8[bVbJ2G8@iNadgK0
R9
32
R106
!i10b 1
R111
Z166 !s90 -reportprogress|300|-cover|bcesfx|customized_routers/Router_32_bit_NW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
Z167 !s107 customized_routers/Router_32_bit_NW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R86
R87
R3
R4
R5
R6
DEx4 work 32 router_nw_credit_based_pd_c_shmu 0 22 K]iCTSmk^9=[Z;lPM2_@j0
l967
L55
V<GQOjX3gi?^[FKf3mhFdd3
!s100 Qe`Zg@ImU=oJY`6:h6<OO2
R9
32
R106
!i10b 1
R111
R166
R167
!i113 1
R14
R15
R16
Erouter_se_credit_based_pd_c_shmu
R1
R2
R86
R87
R3
R4
R5
R6
R0
Z168 8customized_routers/Router_32_bit_SE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
Z169 Fcustomized_routers/Router_32_bit_SE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
l0
L10
V[]]6D4b4U]DaJDW58zKgb3
!s100 lNd;AXJlKM;R;3_HBi=lb1
R9
32
R106
!i10b 1
R111
Z170 !s90 -reportprogress|300|-cover|bcesfx|customized_routers/Router_32_bit_SE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
Z171 !s107 customized_routers/Router_32_bit_SE_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R86
R87
R3
R4
R5
R6
DEx4 work 32 router_se_credit_based_pd_c_shmu 0 22 []]6D4b4U]DaJDW58zKgb3
l967
L55
VG54RQgdfhcgZQ_WL9bCg_1
!s100 miBffW]];0z:i4eiRn`<00
R9
32
R106
!i10b 1
R111
R170
R171
!i113 1
R14
R15
R16
Erouter_sw_credit_based_pd_c_shmu
R1
R2
R86
R87
R3
R4
R5
R6
R0
Z172 8customized_routers/Router_32_bit_SW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
Z173 Fcustomized_routers/Router_32_bit_SW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd
l0
L10
V5gneY>@?VkjZDSmfZ5BFi0
!s100 OhRCRCIkXDWj8P^1D6JWZ1
R9
32
R106
!i10b 1
R111
Z174 !s90 -reportprogress|300|-cover|bcesfx|customized_routers/Router_32_bit_SW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
Z175 !s107 customized_routers/Router_32_bit_SW_credit_based_packet_drop_classifier_SHMU_will_full_set_of_checkers_with_FI.vhd|
!i113 1
R14
R15
R16
Abehavior
R2
R86
R87
R3
R4
R5
R6
DEx4 work 32 router_sw_credit_based_pd_c_shmu 0 22 5gneY>@?VkjZDSmfZ5BFi0
l967
L55
VO?X`;4I^CfF;gILoB4>aM2
!s100 E0g10YgOZ;]n;nhCcjgDQ3
R9
32
R106
!i10b 1
R111
R174
R175
!i113 1
R14
R15
R16
Erxy_reconf_pseudo_checkers
R1
R36
R37
R3
R4
R5
R6
R0
Z176 8LBDR_packet_drop_with_checkers_with_FI/Rxy_Reconf_pseudo_checkers.vhd
Z177 FLBDR_packet_drop_with_checkers_with_FI/Rxy_Reconf_pseudo_checkers.vhd
l0
L10
V@hAYA1bMM=FWo@^[BihW43
!s100 L`<X@iYY<=^ZbQ_`CEmic2
R9
32
R10
!i10b 1
R11
Z178 !s90 -reportprogress|300|-cover|bcesfx|LBDR_packet_drop_with_checkers_with_FI/Rxy_Reconf_pseudo_checkers.vhd|
Z179 !s107 LBDR_packet_drop_with_checkers_with_FI/Rxy_Reconf_pseudo_checkers.vhd|
!i113 1
R14
R15
R16
Abehavior
R36
R37
R3
R4
R5
R6
DEx4 work 26 rxy_reconf_pseudo_checkers 0 22 @hAYA1bMM=FWo@^[BihW43
l34
L33
V8MTBnM8FCO5[;:H;<e35R1
!s100 ^m`5WE`Fg;[8B_X]He?T?3
R9
32
R10
!i10b 1
R11
R178
R179
!i113 1
R14
R15
R16
Escanmux
R1
R5
R6
R0
Z180 8ScanMux.vhd
Z181 FScanMux.vhd
l0
L6
VzQGPdVEE1VdaV>U_V7>Gj2
!s100 gl0Mn43R7^Q[@3[:7hn5g2
R9
32
R10
!i10b 1
R11
Z182 !s90 -reportprogress|300|-cover|bcesfx|ScanMux.vhd|
Z183 !s107 ScanMux.vhd|
!i113 1
R14
R15
R16
Ascanmux_arch
R5
R6
DEx4 work 7 scanmux 0 22 zQGPdVEE1VdaV>U_V7>Gj2
l17
L13
V_CQLI`IH@a6JaniAH:^EO2
!s100 f0W;83YKhI57V^I][2LQ]0
R9
32
R10
!i10b 1
R11
R182
R183
!i113 1
R14
R15
R16
Escanregister
R1
R5
R6
R0
Z184 8ScanRegister.vhd
Z185 FScanRegister.vhd
l0
L6
V@AL8oY>V`:C?m5bbn0KZ23
!s100 9PiajcEKSHEW5cCjb9chj1
R9
32
R10
!i10b 1
R11
Z186 !s90 -reportprogress|300|-cover|bcesfx|ScanRegister.vhd|
Z187 !s107 ScanRegister.vhd|
!i113 1
R14
R15
R16
Ascanregister_arch
R5
R6
DEx4 work 12 scanregister 0 22 @AL8oY>V`:C?m5bbn0KZ23
l31
L23
VF=4VMn^UOO1JQ:l4oCRAV1
!s100 P>mcVRIEjV6VKGD4L3ER[3
R9
32
R10
!i10b 1
R11
R186
R187
!i113 1
R14
R15
R16
Eshift_register_serial_in
R1
R5
R6
R0
Z188 8shift_register_serial_in.vhd
Z189 Fshift_register_serial_in.vhd
l0
L6
V6oBG^^b@ZYbU[gzXZG6Sb3
!s100 PHfCWl]cSzN?J`anUP:Cc2
R9
32
R10
!i10b 1
R11
Z190 !s90 -reportprogress|300|-cover|bcesfx|shift_register_serial_in.vhd|
Z191 !s107 shift_register_serial_in.vhd|
!i113 1
R14
R15
R16
Abehavior
R5
R6
DEx4 work 24 shift_register_serial_in 0 22 6oBG^^b@ZYbU[gzXZG6Sb3
l23
L20
Vc?Hh>nYm:kCM5CWD[@bIS2
!s100 gYc6HCmnU1mC=UBi4G`O33
R9
32
R10
!i10b 1
R11
R190
R191
!i113 1
R14
R15
R16
Eshifter
R1
R27
R5
R6
R0
Z192 8plasma_RTL/shifter.vhd
Z193 Fplasma_RTL/shifter.vhd
l0
L17
Vzn^=KaREgAl[d]nkTiM<53
!s100 99L1j9JcLNT=eo_6H@Z9h1
R9
32
R106
!i10b 1
R111
Z194 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/shifter.vhd|
Z195 !s107 plasma_RTL/shifter.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R5
R6
DEx4 work 7 shifter 0 22 zn^=KaREgAl[d]nkTiM<53
l34
L25
V@jFf8LfkK^<9dhFCB`^W43
!s100 9lZYE;fI5>3CQ]O@kNS@j2
R9
32
R106
!i10b 1
R111
R194
R195
!i113 1
R14
R15
R16
Esib_mux_pre_fcx_selgate
R1
R5
R6
R0
Z196 8SIB_mux_pre_FCX_SELgate.vhd
Z197 FSIB_mux_pre_FCX_SELgate.vhd
l0
L6
VB5=b:I2MJ:RX_jHD@XeK90
!s100 [h[60alS6C>65F4AB9_oD0
R9
32
R10
!i10b 1
R11
Z198 !s90 -reportprogress|300|-cover|bcesfx|SIB_mux_pre_FCX_SELgate.vhd|
Z199 !s107 SIB_mux_pre_FCX_SELgate.vhd|
!i113 1
R14
R15
R16
Asib_mux_pre_fcx_arch
R5
R6
DEx4 work 23 sib_mux_pre_fcx_selgate 0 22 B5=b:I2MJ:RX_jHD@XeK90
l66
L32
VUfi<LhFkS_3=E:JkOZnJZ3
!s100 85X?W2UI1^T<7Wd?8N8^R1
R9
32
R10
!i10b 1
R11
R198
R199
!i113 1
R14
R15
R16
Etb_network_2x2
Z200 w1491924316
R36
R37
R3
R4
R5
R6
R0
Z201 8network_2x2_NI_PE_credit_based_tb.vhd
Z202 Fnetwork_2x2_NI_PE_credit_based_tb.vhd
l0
L19
VA1;@2^cX];X8zeeH:Fma<1
!s100 PXbOn9oHVz>BZE6X2YOai2
R9
32
Z203 !s110 1491924520
!i10b 1
R111
Z204 !s90 -reportprogress|300|-cover|bcesfx|network_2x2_NI_PE_credit_based_tb.vhd|
Z205 !s107 network_2x2_NI_PE_credit_based_tb.vhd|
!i113 1
R14
R15
R16
Abehavior
R36
R37
R3
R4
R5
R6
Z206 DEx4 work 14 tb_network_2x2 0 22 A1;@2^cX];X8zeeH:Fma<1
l159
L23
Z207 V:0^kMn[29<h4Ga8kFR]]g2
Z208 !s100 W447bQlm8>7K`QnT>IlNA0
R9
32
R203
!i10b 1
R111
R204
R205
!i113 1
R14
R15
R16
Euart
R1
R27
R3
R126
R4
R86
R87
R5
R6
R0
Z209 8plasma_RTL/uart.vhd
Z210 Fplasma_RTL/uart.vhd
l0
L21
Vd0SP4_DgbzmAi6Yfdc05R0
!s100 gIj`b8oBf^BZHk2YYjPzC2
R9
32
R106
!i10b 1
R111
Z211 !s90 -reportprogress|300|-cover|bcesfx|plasma_RTL/uart.vhd|
Z212 !s107 plasma_RTL/uart.vhd|
!i113 1
R14
R15
R16
Alogic
R27
R3
R126
R4
R86
R87
R5
R6
DEx4 work 4 uart 0 22 d0SP4_DgbzmAi6Yfdc05R0
l47
L35
V7`QQjnJXJGDK5zSZzGL8d2
!s100 Qd@4Nlz1Y[>DLFg?z7>472
R9
32
R106
!i10b 1
R111
R211
R212
!i113 1
R14
R15
R16
Exbar
R1
R5
R6
R0
Z213 8xbar.vhd
Z214 Fxbar.vhd
l0
L6
V>?]PRBbUFH0eAB>?XQn692
!s100 D=`ok3LT=8SgPN@S[ROKe3
R9
32
R10
!i10b 1
R11
Z215 !s90 -reportprogress|300|-cover|bcesfx|xbar.vhd|
Z216 !s107 xbar.vhd|
!i113 1
R14
R15
R16
Abehavior
R5
R6
DEx4 work 4 xbar 0 22 >?]PRBbUFH0eAB>?XQn692
l22
L21
VY=RFgjeIBFnYSoHbRl41e2
!s100 J[JdM4EJE^<P2iDncTR]M0
R9
32
R10
!i10b 1
R11
R215
R216
!i113 1
R14
R15
R16
