// Seed: 3275776405
module module_0 (
    output wire id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd58
) (
    output tri id_0,
    inout tri id_1,
    input uwire id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    output tri0 _id_8,
    input uwire id_9,
    input wor id_10,
    input tri1 id_11,
    output supply0 id_12,
    input uwire id_13
);
  logic [id_8 : -1] id_15;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_4,
      id_9,
      id_7,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
