

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
================================================================
* Date:           Thu Mar 27 00:01:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.647 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12292|    12292|  98.336 us|  98.336 us|  12292|  12292|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP  |    12290|    12290|         4|          1|          1|  12288|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     318|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     318|    260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln115_1_fu_250_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln115_fu_262_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln119_fu_308_p2       |         +|   0|  0|  14|          13|           1|
    |icmp_ln115_fu_244_p2      |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln119_fu_268_p2      |      icmp|   0|  0|  17|          13|          14|
    |select_ln115_1_fu_282_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln115_fu_274_p3    |    select|   0|  0|  13|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  92|          59|          36|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_k_load                 |   9|          2|   13|         26|
    |i_fu_88                                 |   9|          2|    2|          4|
    |indvar_flatten13_fu_92                  |   9|          2|   14|         28|
    |k_fu_84                                 |   9|          2|   13|         26|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   60|        120|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INTTTwiddleIn_load_reg_422        |  32|   0|   32|          0|
    |NTTTwiddleIn_load_reg_414         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_477_reg_395                 |   2|   0|    2|          0|
    |empty_reg_390                     |  12|   0|   12|          0|
    |i_fu_88                           |   2|   0|    2|          0|
    |indvar_flatten13_fu_92            |  14|   0|   14|          0|
    |k_fu_84                           |  13|   0|   13|          0|
    |lshr_ln_reg_399                   |  10|   0|   10|          0|
    |select_ln115_1_reg_384            |   2|   0|    2|          0|
    |empty_477_reg_395                 |  64|  32|    2|          0|
    |lshr_ln_reg_399                   |  64|  32|   10|          0|
    |select_ln115_1_reg_384            |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 318|  96|  140|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|NTTTWiddleRAM_0_address0     |  out|   12|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_ce0          |  out|    1|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_we0          |  out|    1|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_d0           |  out|   32|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_1_address0   |  out|   12|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_1_ce0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_1_we0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_1_d0         |  out|   32|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_2_address0   |  out|   12|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_2_ce0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_2_we0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_2_d0         |  out|   32|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_3_address0   |  out|   12|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|NTTTWiddleRAM_0_3_ce0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|NTTTWiddleRAM_0_3_we0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|NTTTWiddleRAM_0_3_d0         |  out|   32|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_address0    |  out|   12|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_ce0         |  out|    1|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_we0         |  out|    1|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_d0          |  out|   32|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_1_address0  |  out|   12|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_1_ce0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_1_we0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_1_d0        |  out|   32|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_2_address0  |  out|   12|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_2_ce0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_2_we0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_2_d0        |  out|   32|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_3_address0  |  out|   12|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_3_ce0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_3_we0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_3_d0        |  out|   32|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|NTTTwiddleIn_address0        |  out|   14|   ap_memory|                                                NTTTwiddleIn|         array|
|NTTTwiddleIn_ce0             |  out|    1|   ap_memory|                                                NTTTwiddleIn|         array|
|NTTTwiddleIn_q0              |   in|   32|   ap_memory|                                                NTTTwiddleIn|         array|
|INTTTwiddleIn_address0       |  out|   14|   ap_memory|                                               INTTTwiddleIn|         array|
|INTTTwiddleIn_ce0            |  out|    1|   ap_memory|                                               INTTTwiddleIn|         array|
|INTTTwiddleIn_q0             |   in|   32|   ap_memory|                                               INTTTwiddleIn|         array|
+-----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc185"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [Crypto1.cpp:115]   --->   Operation 18 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.81ns)   --->   "%icmp_ln115 = icmp_eq  i14 %indvar_flatten13_load, i14 12288" [Crypto1.cpp:115]   --->   Operation 20 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.81ns)   --->   "%add_ln115_1 = add i14 %indvar_flatten13_load, i14 1" [Crypto1.cpp:115]   --->   Operation 21 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc191, void %sw.epilog.loopexit33.exitStub" [Crypto1.cpp:115]   --->   Operation 22 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_load = load i13 %k" [Crypto1.cpp:119]   --->   Operation 23 'load' 'k_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [Crypto1.cpp:115]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln115 = add i2 %i_load, i2 1" [Crypto1.cpp:115]   --->   Operation 25 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.67ns)   --->   "%icmp_ln119 = icmp_eq  i13 %k_load, i13 4096" [Crypto1.cpp:119]   --->   Operation 26 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%select_ln115 = select i1 %icmp_ln119, i13 0, i13 %k_load" [Crypto1.cpp:115]   --->   Operation 27 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln115_1 = select i1 %icmp_ln119, i2 %add_ln115, i2 %i_load" [Crypto1.cpp:115]   --->   Operation 28 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i13 %select_ln115" [Crypto1.cpp:115]   --->   Operation 29 'trunc' 'empty' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_477 = trunc i13 %select_ln115" [Crypto1.cpp:115]   --->   Operation 30 'trunc' 'empty_477' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln115, i32 2, i32 11" [Crypto1.cpp:119]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.86ns)   --->   "%switch_ln120 = switch i2 %empty_477, void %arrayidx18465.case.3, i2 0, void %arrayidx18465.case.0, i2 1, void %arrayidx18465.case.1, i2 2, void %arrayidx18465.case.2" [Crypto1.cpp:120]   --->   Operation 32 'switch' 'switch_ln120' <Predicate = (!icmp_ln115)> <Delay = 1.86>
ST_1 : Operation 33 [1/1] (1.67ns)   --->   "%add_ln119 = add i13 %select_ln115, i13 1" [Crypto1.cpp:119]   --->   Operation 33 'add' 'add_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln119 = store i14 %add_ln115_1, i14 %indvar_flatten13" [Crypto1.cpp:119]   --->   Operation 34 'store' 'store_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln119 = store i2 %select_ln115_1, i2 %i" [Crypto1.cpp:119]   --->   Operation 35 'store' 'store_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln119 = store i13 %add_ln119, i13 %k" [Crypto1.cpp:119]   --->   Operation 36 'store' 'store_ln119' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc185" [Crypto1.cpp:119]   --->   Operation 37 'br' 'br_ln119' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %select_ln115_1, i12 %empty" [Crypto1.cpp:120]   --->   Operation 38 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i14 %tmp_49" [Crypto1.cpp:120]   --->   Operation 39 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %zext_ln120" [Crypto1.cpp:120]   --->   Operation 40 'getelementptr' 'NTTTwiddleIn_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %zext_ln120" [Crypto1.cpp:121]   --->   Operation 41 'getelementptr' 'INTTTwiddleIn_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr" [Crypto1.cpp:120]   --->   Operation 42 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr" [Crypto1.cpp:121]   --->   Operation 43 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr" [Crypto1.cpp:120]   --->   Operation 44 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr" [Crypto1.cpp:121]   --->   Operation 45 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12288, i64 12288, i64 12288"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [Crypto1.cpp:119]   --->   Operation 49 'specloopname' 'specloopname_ln119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %select_ln115_1, i10 %lshr_ln" [Crypto1.cpp:120]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i12 %tmp_s" [Crypto1.cpp:120]   --->   Operation 51 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_addr = getelementptr i32 %NTTTWiddleRAM_0, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 52 'getelementptr' 'NTTTWiddleRAM_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_1_addr = getelementptr i32 %NTTTWiddleRAM_0_1, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 53 'getelementptr' 'NTTTWiddleRAM_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_2_addr = getelementptr i32 %NTTTWiddleRAM_0_2, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 54 'getelementptr' 'NTTTWiddleRAM_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_0_3_addr = getelementptr i32 %NTTTWiddleRAM_0_3, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:120]   --->   Operation 55 'getelementptr' 'NTTTWiddleRAM_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_addr = getelementptr i32 %INTTTWiddleRAM_0, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 56 'getelementptr' 'INTTTWiddleRAM_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_1_addr = getelementptr i32 %INTTTWiddleRAM_0_1, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 57 'getelementptr' 'INTTTWiddleRAM_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_2_addr = getelementptr i32 %INTTTWiddleRAM_0_2, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 58 'getelementptr' 'INTTTWiddleRAM_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_0_3_addr = getelementptr i32 %INTTTWiddleRAM_0_3, i64 0, i64 %zext_ln120_1" [Crypto1.cpp:121]   --->   Operation 59 'getelementptr' 'INTTTWiddleRAM_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_2_addr" [Crypto1.cpp:120]   --->   Operation 60 'store' 'store_ln120' <Predicate = (empty_477 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_2_addr" [Crypto1.cpp:121]   --->   Operation 61 'store' 'store_ln121' <Predicate = (empty_477 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 62 'br' 'br_ln121' <Predicate = (empty_477 == 2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_1_addr" [Crypto1.cpp:120]   --->   Operation 63 'store' 'store_ln120' <Predicate = (empty_477 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_1_addr" [Crypto1.cpp:121]   --->   Operation 64 'store' 'store_ln121' <Predicate = (empty_477 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 65 'br' 'br_ln121' <Predicate = (empty_477 == 1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_addr" [Crypto1.cpp:120]   --->   Operation 66 'store' 'store_ln120' <Predicate = (empty_477 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_addr" [Crypto1.cpp:121]   --->   Operation 67 'store' 'store_ln121' <Predicate = (empty_477 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 68 'br' 'br_ln121' <Predicate = (empty_477 == 0)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_3_addr" [Crypto1.cpp:120]   --->   Operation 69 'store' 'store_ln120' <Predicate = (empty_477 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_3_addr" [Crypto1.cpp:121]   --->   Operation 70 'store' 'store_ln121' <Predicate = (empty_477 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx18465.exit" [Crypto1.cpp:121]   --->   Operation 71 'br' 'br_ln121' <Predicate = (empty_477 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NTTTWiddleRAM_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ NTTTWiddleRAM_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ NTTTWiddleRAM_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ NTTTWiddleRAM_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ INTTTWiddleRAM_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ INTTTWiddleRAM_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ INTTTWiddleRAM_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ INTTTWiddleRAM_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ NTTTwiddleIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ INTTTwiddleIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 01000]
i                       (alloca           ) [ 01000]
indvar_flatten13        (alloca           ) [ 01000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
indvar_flatten13_load   (load             ) [ 00000]
specpipeline_ln0        (specpipeline     ) [ 00000]
icmp_ln115              (icmp             ) [ 01110]
add_ln115_1             (add              ) [ 00000]
br_ln115                (br               ) [ 00000]
k_load                  (load             ) [ 00000]
i_load                  (load             ) [ 00000]
add_ln115               (add              ) [ 00000]
icmp_ln119              (icmp             ) [ 00000]
select_ln115            (select           ) [ 00000]
select_ln115_1          (select           ) [ 01111]
empty                   (trunc            ) [ 01100]
empty_477               (trunc            ) [ 01111]
lshr_ln                 (partselect       ) [ 01111]
switch_ln120            (switch           ) [ 00000]
add_ln119               (add              ) [ 00000]
store_ln119             (store            ) [ 00000]
store_ln119             (store            ) [ 00000]
store_ln119             (store            ) [ 00000]
br_ln119                (br               ) [ 00000]
tmp_49                  (bitconcatenate   ) [ 00000]
zext_ln120              (zext             ) [ 00000]
NTTTwiddleIn_addr       (getelementptr    ) [ 01010]
INTTTwiddleIn_addr      (getelementptr    ) [ 01010]
NTTTwiddleIn_load       (load             ) [ 01001]
INTTTwiddleIn_load      (load             ) [ 01001]
specloopname_ln0        (specloopname     ) [ 00000]
speclooptripcount_ln0   (speclooptripcount) [ 00000]
specpipeline_ln0        (specpipeline     ) [ 00000]
specloopname_ln119      (specloopname     ) [ 00000]
tmp_s                   (bitconcatenate   ) [ 00000]
zext_ln120_1            (zext             ) [ 00000]
NTTTWiddleRAM_0_addr    (getelementptr    ) [ 00000]
NTTTWiddleRAM_0_1_addr  (getelementptr    ) [ 00000]
NTTTWiddleRAM_0_2_addr  (getelementptr    ) [ 00000]
NTTTWiddleRAM_0_3_addr  (getelementptr    ) [ 00000]
INTTTWiddleRAM_0_addr   (getelementptr    ) [ 00000]
INTTTWiddleRAM_0_1_addr (getelementptr    ) [ 00000]
INTTTWiddleRAM_0_2_addr (getelementptr    ) [ 00000]
INTTTWiddleRAM_0_3_addr (getelementptr    ) [ 00000]
store_ln120             (store            ) [ 00000]
store_ln121             (store            ) [ 00000]
br_ln121                (br               ) [ 00000]
store_ln120             (store            ) [ 00000]
store_ln121             (store            ) [ 00000]
br_ln121                (br               ) [ 00000]
store_ln120             (store            ) [ 00000]
store_ln121             (store            ) [ 00000]
br_ln121                (br               ) [ 00000]
store_ln120             (store            ) [ 00000]
store_ln121             (store            ) [ 00000]
br_ln121                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NTTTWiddleRAM_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NTTTWiddleRAM_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NTTTWiddleRAM_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NTTTWiddleRAM_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="NTTTWiddleRAM_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NTTTWiddleRAM_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="NTTTWiddleRAM_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NTTTWiddleRAM_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INTTTWiddleRAM_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INTTTWiddleRAM_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INTTTWiddleRAM_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INTTTWiddleRAM_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INTTTWiddleRAM_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INTTTWiddleRAM_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INTTTWiddleRAM_0_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INTTTWiddleRAM_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="NTTTwiddleIn">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="INTTTwiddleIn">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i2.i12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i2.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten13_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="NTTTwiddleIn_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NTTTwiddleIn_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="INTTTwiddleIn_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INTTTwiddleIn_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NTTTwiddleIn_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="INTTTwiddleIn_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="NTTTWiddleRAM_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NTTTWiddleRAM_0_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="NTTTWiddleRAM_0_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="12" slack="0"/>
<pin id="133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NTTTWiddleRAM_0_1_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="NTTTWiddleRAM_0_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="0"/>
<pin id="140" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NTTTWiddleRAM_0_2_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="NTTTWiddleRAM_0_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="12" slack="0"/>
<pin id="147" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NTTTWiddleRAM_0_3_addr/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="INTTTWiddleRAM_0_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INTTTWiddleRAM_0_addr/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="INTTTWiddleRAM_0_1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="12" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INTTTWiddleRAM_0_1_addr/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="INTTTWiddleRAM_0_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INTTTWiddleRAM_0_2_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="INTTTWiddleRAM_0_3_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="12" slack="0"/>
<pin id="175" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INTTTWiddleRAM_0_3_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln120_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln121_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln120_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln121_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln120_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln121_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln120_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln121_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="14" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="13" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten13_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="0"/>
<pin id="243" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln115_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="0" index="1" bw="14" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln115_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="k_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln115_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln119_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="13" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln115_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="13" slack="0"/>
<pin id="277" dir="0" index="2" bw="13" slack="0"/>
<pin id="278" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln115_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="0" index="2" bw="2" slack="0"/>
<pin id="286" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="empty_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="empty_477_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_477/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="lshr_ln_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="13" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="0" index="3" bw="5" slack="0"/>
<pin id="303" dir="1" index="4" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln119_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln119_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="0"/>
<pin id="316" dir="0" index="1" bw="14" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln119_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln119_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="0" index="1" bw="13" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_49_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="1"/>
<pin id="332" dir="0" index="2" bw="12" slack="1"/>
<pin id="333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln120_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="3"/>
<pin id="344" dir="0" index="2" bw="10" slack="3"/>
<pin id="345" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln120_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="k_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_flatten13_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="0"/>
<pin id="375" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln115_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="384" class="1005" name="select_ln115_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="1"/>
<pin id="386" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln115_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="empty_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="1"/>
<pin id="392" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="395" class="1005" name="empty_477_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="3"/>
<pin id="397" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_477 "/>
</bind>
</comp>

<comp id="399" class="1005" name="lshr_ln_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="3"/>
<pin id="401" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="404" class="1005" name="NTTTwiddleIn_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="1"/>
<pin id="406" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="NTTTwiddleIn_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="INTTTwiddleIn_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="1"/>
<pin id="411" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="INTTTwiddleIn_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="NTTTwiddleIn_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="NTTTwiddleIn_load "/>
</bind>
</comp>

<comp id="422" class="1005" name="INTTTwiddleIn_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="INTTTwiddleIn_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="136" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="164" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="129" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="157" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="122" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="150" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="143" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="171" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="241" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="256" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="256" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="268" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="262" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="259" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="274" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="274" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="274" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="274" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="250" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="282" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="308" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="329" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="346"><net_src comp="82" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="341" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="362"><net_src comp="84" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="369"><net_src comp="88" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="376"><net_src comp="92" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="383"><net_src comp="244" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="282" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="393"><net_src comp="290" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="398"><net_src comp="294" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="298" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="407"><net_src comp="96" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="412"><net_src comp="103" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="417"><net_src comp="110" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="425"><net_src comp="116" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="220" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NTTTWiddleRAM_0 | {4 }
	Port: NTTTWiddleRAM_0_1 | {4 }
	Port: NTTTWiddleRAM_0_2 | {4 }
	Port: NTTTWiddleRAM_0_3 | {4 }
	Port: INTTTWiddleRAM_0 | {4 }
	Port: INTTTWiddleRAM_0_1 | {4 }
	Port: INTTTWiddleRAM_0_2 | {4 }
	Port: INTTTWiddleRAM_0_3 | {4 }
	Port: NTTTwiddleIn | {}
	Port: INTTTwiddleIn | {}
 - Input state : 
	Port: Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP : NTTTwiddleIn | {2 3 }
	Port: Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP : INTTTwiddleIn | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln115 : 2
		add_ln115_1 : 2
		br_ln115 : 3
		k_load : 1
		i_load : 1
		add_ln115 : 2
		icmp_ln119 : 2
		select_ln115 : 3
		select_ln115_1 : 3
		empty : 4
		empty_477 : 4
		lshr_ln : 4
		switch_ln120 : 5
		add_ln119 : 4
		store_ln119 : 3
		store_ln119 : 4
		store_ln119 : 5
	State 2
		zext_ln120 : 1
		NTTTwiddleIn_addr : 2
		INTTTwiddleIn_addr : 2
		NTTTwiddleIn_load : 3
		INTTTwiddleIn_load : 3
	State 3
	State 4
		zext_ln120_1 : 1
		NTTTWiddleRAM_0_addr : 2
		NTTTWiddleRAM_0_1_addr : 2
		NTTTWiddleRAM_0_2_addr : 2
		NTTTWiddleRAM_0_3_addr : 2
		INTTTWiddleRAM_0_addr : 2
		INTTTWiddleRAM_0_1_addr : 2
		INTTTWiddleRAM_0_2_addr : 2
		INTTTWiddleRAM_0_3_addr : 2
		store_ln120 : 3
		store_ln121 : 3
		store_ln120 : 3
		store_ln121 : 3
		store_ln120 : 3
		store_ln121 : 3
		store_ln120 : 3
		store_ln121 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln115_1_fu_250  |    0    |    17   |
|    add   |    add_ln115_fu_262   |    0    |    10   |
|          |    add_ln119_fu_308   |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln115_fu_244   |    0    |    17   |
|          |   icmp_ln119_fu_268   |    0    |    14   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln115_fu_274  |    0    |    13   |
|          | select_ln115_1_fu_282 |    0    |    2    |
|----------|-----------------------|---------|---------|
|   trunc  |      empty_fu_290     |    0    |    0    |
|          |    empty_477_fu_294   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     lshr_ln_fu_298    |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     tmp_49_fu_329     |    0    |    0    |
|          |      tmp_s_fu_341     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln120_fu_335   |    0    |    0    |
|          |  zext_ln120_1_fu_347  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    87   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|INTTTwiddleIn_addr_reg_409|   14   |
|INTTTwiddleIn_load_reg_422|   32   |
| NTTTwiddleIn_addr_reg_404|   14   |
| NTTTwiddleIn_load_reg_414|   32   |
|     empty_477_reg_395    |    2   |
|       empty_reg_390      |   12   |
|         i_reg_366        |    2   |
|    icmp_ln115_reg_380    |    1   |
| indvar_flatten13_reg_373 |   14   |
|         k_reg_359        |   13   |
|      lshr_ln_reg_399     |   10   |
|  select_ln115_1_reg_384  |    2   |
+--------------------------+--------+
|           Total          |   148  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   148  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   148  |   105  |
+-----------+--------+--------+--------+
