# Simulation Result after parasitic extraction
The result here is not include parasitic parameters of tri_buffer and bitcell. Include all parasitic parameters lead to a wrong behavior. One possible reason is the current bitcell size may cause read upset again after extraction, even it passed Pre-layout Simulation. This, unfortunately, would require a large amount of work to correct, refitting the bit cells and reconnecting both our row decoders and our bit line connections. 

![image](https://user-images.githubusercontent.com/108848834/179028049-0eaca447-6fcb-4e8e-bbe5-8b45fbfb3552.png)
# Rise Time
![image](https://user-images.githubusercontent.com/108848834/179027463-b97dea5c-d8a3-478b-b574-5316b54eaff6.png)
# Specfications
![image](https://user-images.githubusercontent.com/108848834/179027552-80972fdf-4942-4a59-bc3f-f7da2f22acb8.png)
# Whole Layout(After Parasitic Extraction)
![image](https://user-images.githubusercontent.com/108848834/179026217-08ad8ffa-28af-450c-aa43-6c8c4a54c7da.png)
# Bitcell Layout
![image](https://user-images.githubusercontent.com/108848834/179026382-6c61e1dd-1094-4e3d-bfdc-15898d1af6db.png)
# Row Decoder Layout
![image](https://user-images.githubusercontent.com/108848834/179026817-43ce28fc-f1e9-4919-8ae8-71e25ba78cc2.png)
# MUX Layout
![image](https://user-images.githubusercontent.com/108848834/179027101-341e2576-6b1e-4b09-8588-109b9f3cbc14.png)
# Bit Conditioning Layout
![image](https://user-images.githubusercontent.com/108848834/179027161-c5a72a04-606e-4c17-8599-fa27c361509b.png)
# Write Enable Layout
![image](https://user-images.githubusercontent.com/108848834/179027247-8875a381-9a44-4ef5-ae20-01aae4115558.png)
# Tri Buffer Layout
![image](https://user-images.githubusercontent.com/108848834/179027344-843849d1-8d64-448f-9b95-fb971d9eca9e.png)


