Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 11 16:37:21 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/matrixmul_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------+
|      Characteristics      |             Path #1            |
+---------------------------+--------------------------------+
| Requirement               | 10.000                         |
| Path Delay                | 2.448                          |
| Logic Delay               | 0.813(34%)                     |
| Net Delay                 | 1.635(66%)                     |
| Clock Skew                | -0.049                         |
| Slack                     | 6.944                          |
| Clock Uncertainty         | 0.035                          |
| Clock Relationship        | Timed                          |
| Clock Delay Group         | Same Clock                     |
| Logic Levels              | 1                              |
| Routes                    | NA                             |
| Logical Path              | FDSE/C-(33)-LUT4-(11)-FDRE/R   |
| Start Point Clock         | ap_clk                         |
| End Point Clock           | ap_clk                         |
| DSP Block                 | None                           |
| RAM Registers             | None-None                      |
| IO Crossings              | 0                              |
| Config Crossings          | 0                              |
| SLR Crossings             | 0                              |
| PBlocks                   | 0                              |
| High Fanout               | 33                             |
| Dont Touch                | 0                              |
| Mark Debug                | 0                              |
| Start Point Pin Primitive | FDSE/C                         |
| End Point Pin Primitive   | FDRE/R                         |
| Start Point Pin           | ap_CS_fsm_reg[0]/C             |
| End Point Pin             | indvar_flatten1_fu_58_reg[0]/R |
+---------------------------+--------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |
+-----------------+-------------+-----+----+----+
| ap_clk          | 10.000ns    | 123 | 35 | 13 |
+-----------------+-------------+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 171 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


