<p float="left">
<a href="https://ecap5.github.io/ECAP5-DPROC/report.html"><img src="https://img.shields.io/endpoint?url=https%3A%2F%2Fgist.githubusercontent.com%2Fcchaine%2Fd719fab2aa54dae4252f2acadd03cb33%2Fraw%2Ftest-result-badge.json?"/></a>
<a href="https://ecap5.github.io/ECAP5-DPROC/report.html"><img src="https://img.shields.io/endpoint?url=https%3A%2F%2Fgist.githubusercontent.com%2Fcchaine%2Fd719fab2aa54dae4252f2acadd03cb33%2Fraw%2Ftraceability-result-badge.json?"/></a>
</p>

<br />
<div align="center">
    <img src="docs/src/assets/logo-rounded.svg" alt="Logo" width="80" height="80">

  <h3 align="center">ECAP5-DWBMEM-BRAM</h3>

  <p align="center">
    BRAM memory accessible through a Wishbone bus
    <br />
    <a href="https://ecap5.github.io/ECAP5-DWBMEM-BRAM/"><strong>Explore the docs Â»</strong></a>
    <br />
  </p>
</div>

<!-- LICENSE -->
## License

Distributed under the GPL-3.0 license. See `LICENSE.txt` for more information.
