<profile>

<section name = "Vivado HLS Report for 'dct_dct_1d'" level="0">
<item name = "Date">Mon Jun 13 11:06:09 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution5</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.79, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">13, 13, 13, 13, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">11, 11, 5, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 8, -, -</column>
<column name="Expression">-, -, 0, 72</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 119, 16</column>
<column name="Multiplexer">-, -, -, 6</column>
<column name="Register">-, -, 472, 9</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dct_mac_muladd_14ns_16s_29s_29_1_U11">dct_mac_muladd_14ns_16s_29s_29_1, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15s_16s_14ns_29_1_U16">dct_mac_muladd_15s_16s_14ns_29_1, i0 * i1 + i2</column>
<column name="dct_mac_muladd_15s_16s_29s_29_1_U9">dct_mac_muladd_15s_16s_29s_29_1, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15s_16s_29s_29_1_U10">dct_mac_muladd_15s_16s_29s_29_1, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15s_16s_29s_29_1_U15">dct_mac_muladd_15s_16s_29s_29_1, i0 * i1 + i2</column>
<column name="dct_mul_mul_15s_16s_29_1_U12">dct_mul_mul_15s_16s_29_1, i0 * i1</column>
<column name="dct_mul_mul_15s_16s_29_1_U13">dct_mul_mul_15s_16s_29_1, i0 * i1</column>
<column name="dct_mul_mul_15s_16s_29_1_U14">dct_mul_mul_15s_16s_29_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_dct_1d_dct_coeff_table_0, 0, 14, 2, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_dct_1d_dct_coeff_table_1, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_dct_1d_dct_coeff_table_2, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_dct_1d_dct_coeff_table_3, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_dct_1d_dct_coeff_table_4, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_dct_1d_dct_coeff_table_5, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_dct_1d_dct_coeff_table_6, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_dct_1d_dct_coeff_table_7, 0, 15, 2, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_1_fu_331_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp1_fu_406_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp4_fu_410_p2">+, 0, 0, 14, 29, 29</column>
<column name="tmp_8_fu_353_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_s_fu_414_p2">+, 0, 0, 14, 29, 29</column>
<column name="exitcond1_fu_325_p2">icmp, 0, 0, 2, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it4">1, 2, 1, 2</column>
<column name="k_reg_290">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_0_load_reg_591_pp0_iter2">14, 0, 14, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_2_load_reg_606_pp0_iter2">15, 0, 15, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_4_load_reg_621_pp0_iter2">15, 0, 15, 0</column>
<column name="dct_coeff_table_0_load_reg_591">14, 0, 14, 0</column>
<column name="dct_coeff_table_1_load_reg_596">15, 0, 15, 0</column>
<column name="dct_coeff_table_2_load_reg_606">15, 0, 15, 0</column>
<column name="dct_coeff_table_3_load_reg_611">15, 0, 15, 0</column>
<column name="dct_coeff_table_4_load_reg_621">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_load_reg_626">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_load_reg_636">15, 0, 15, 0</column>
<column name="dct_coeff_table_7_load_reg_646">15, 0, 15, 0</column>
<column name="exitcond1_reg_537">1, 0, 1, 0</column>
<column name="k_reg_290">4, 0, 4, 0</column>
<column name="src1_addr_reg_502">3, 0, 3, 0</column>
<column name="src1_load_reg_601">16, 0, 16, 0</column>
<column name="src2_addr_reg_507">3, 0, 3, 0</column>
<column name="src2_load_reg_666">16, 0, 16, 0</column>
<column name="src3_addr_reg_512">3, 0, 3, 0</column>
<column name="src3_load_reg_616">16, 0, 16, 0</column>
<column name="src4_addr_reg_517">3, 0, 3, 0</column>
<column name="src4_load_reg_676">16, 0, 16, 0</column>
<column name="src5_addr_reg_522">3, 0, 3, 0</column>
<column name="src5_load_reg_631">16, 0, 16, 0</column>
<column name="src6_addr_reg_527">3, 0, 3, 0</column>
<column name="src6_load_reg_641">16, 0, 16, 0</column>
<column name="src7_addr_reg_532">3, 0, 3, 0</column>
<column name="src7_load_reg_651">16, 0, 16, 0</column>
<column name="src_addr_reg_497">3, 0, 3, 0</column>
<column name="src_load_reg_656">16, 0, 16, 0</column>
<column name="tmp6_reg_686">29, 0, 29, 0</column>
<column name="tmp_10_1_reg_661">29, 0, 29, 0</column>
<column name="tmp_10_3_reg_671">29, 0, 29, 0</column>
<column name="tmp_10_5_reg_681">29, 0, 29, 0</column>
<column name="tmp_18_cast_reg_492">4, 0, 8, 4</column>
<column name="tmp_7_reg_691">16, 0, 16, 0</column>
<column name="tmp_8_reg_546">8, 0, 8, 0</column>
<column name="exitcond1_reg_537">0, 1, 1, 0</column>
<column name="tmp_8_reg_546">0, 8, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="src_address0">out, 3, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="src1_address0">out, 3, ap_memory, src1, array</column>
<column name="src1_ce0">out, 1, ap_memory, src1, array</column>
<column name="src1_q0">in, 16, ap_memory, src1, array</column>
<column name="src2_address0">out, 3, ap_memory, src2, array</column>
<column name="src2_ce0">out, 1, ap_memory, src2, array</column>
<column name="src2_q0">in, 16, ap_memory, src2, array</column>
<column name="src3_address0">out, 3, ap_memory, src3, array</column>
<column name="src3_ce0">out, 1, ap_memory, src3, array</column>
<column name="src3_q0">in, 16, ap_memory, src3, array</column>
<column name="src4_address0">out, 3, ap_memory, src4, array</column>
<column name="src4_ce0">out, 1, ap_memory, src4, array</column>
<column name="src4_q0">in, 16, ap_memory, src4, array</column>
<column name="src5_address0">out, 3, ap_memory, src5, array</column>
<column name="src5_ce0">out, 1, ap_memory, src5, array</column>
<column name="src5_q0">in, 16, ap_memory, src5, array</column>
<column name="src6_address0">out, 3, ap_memory, src6, array</column>
<column name="src6_ce0">out, 1, ap_memory, src6, array</column>
<column name="src6_q0">in, 16, ap_memory, src6, array</column>
<column name="src7_address0">out, 3, ap_memory, src7, array</column>
<column name="src7_ce0">out, 1, ap_memory, src7, array</column>
<column name="src7_q0">in, 16, ap_memory, src7, array</column>
<column name="tmp_2">in, 4, ap_none, tmp_2, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="tmp_21">in, 4, ap_none, tmp_21, scalar</column>
</table>
</item>
</section>
</profile>
