

================================================================
== Vivado HLS Report for 'decimate_strm'
================================================================
* Date:           Sun Aug 23 11:10:18 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        proj_hls_stream
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.935 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      376| 10.000 ns | 1.880 us |    2|  376|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- STREAM_LOOP_DECIMATE_LOOP  |        0|      374|         4|          1|          1| 0 ~ 372 |    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    154|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    111|    -|
|Register         |        0|      -|    206|     32|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    206|    297|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_fu_206_p2                     |     +    |      0|  0|  41|          34|          34|
    |add_ln144_fu_175_p2               |     +    |      0|  0|  21|          14|           1|
    |j_fu_218_p2                       |     +    |      0|  0|  12|           3|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln144_fu_170_p2              |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln148_fu_181_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln153_fu_212_p2              |   icmp   |      0|  0|   9|           3|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln148_1_fu_195_p3          |  select  |      0|  0|  34|           1|           1|
    |select_ln148_fu_187_p3            |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 154|          80|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_0_i_reg_140                   |   9|          2|   34|         68|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_phi_mux_acc_0_i_phi_fu_144_p4  |   9|          2|   34|         68|
    |ap_phi_mux_j_0_i_phi_fu_132_p4    |   9|          2|    3|          6|
    |indvar_flatten_reg_117            |   9|          2|   14|         28|
    |j_0_i_reg_128                     |   9|          2|    3|          6|
    |strm_in_V_blk_n                   |   9|          2|    1|          2|
    |strm_out_V_blk_n                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 111|         24|   94|        190|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_0_i_reg_140          |  34|   0|   34|          0|
    |acc_reg_253              |  34|   0|   34|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |icmp_ln144_reg_239       |   1|   0|    1|          0|
    |icmp_ln153_reg_259       |   1|   0|    1|          0|
    |indvar_flatten_reg_117   |  14|   0|   14|          0|
    |j_0_i_reg_128            |   3|   0|    3|          0|
    |j_reg_263                |   3|   0|    3|          0|
    |tmp_8_reg_234            |  12|   0|   14|          2|
    |tmp_reg_248              |  32|   0|   32|          0|
    |icmp_ln144_reg_239       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 206|  32|  145|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_start           |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_done            | out |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_idle            | out |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_ready           | out |    1| ap_ctrl_hs | decimate_strm | return value |
|strm_out_V_din     | out |   32|   ap_fifo  |   strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |   strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |   strm_out_V  |    pointer   |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V   |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V   |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V   |    pointer   |
|strm_len           |  in |   14|   ap_none  |    strm_len   |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str10, [1 x i8]* @p_str11, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str12, [1 x i8]* @p_str13)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%strm_len_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %strm_len)"   --->   Operation 9 'read' 'strm_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %strm_len_read, i32 2, i32 13)"   --->   Operation 10 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_7, i2 0)"   --->   Operation 11 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.66ns)   --->   "br label %0" [bytestrm_dwordproc.cpp:144->bytestrm_dwordproc.cpp:128]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %entry ], [ %add_ln144, %DECIMATE_LOOP_end ]" [bytestrm_dwordproc.cpp:144->bytestrm_dwordproc.cpp:128]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ 0, %entry ], [ %j, %DECIMATE_LOOP_end ]"   --->   Operation 14 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%acc_0_i = phi i34 [ 0, %entry ], [ %acc, %DECIMATE_LOOP_end ]"   --->   Operation 15 'phi' 'acc_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.15ns)   --->   "%icmp_ln144 = icmp eq i14 %indvar_flatten, %tmp_8" [bytestrm_dwordproc.cpp:144->bytestrm_dwordproc.cpp:128]   --->   Operation 16 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.13ns)   --->   "%add_ln144 = add i14 %indvar_flatten, 1" [bytestrm_dwordproc.cpp:144->bytestrm_dwordproc.cpp:128]   --->   Operation 17 'add' 'add_ln144' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln144, label %decimate_strm.exit, label %DECIMATE_LOOP_begin" [bytestrm_dwordproc.cpp:144->bytestrm_dwordproc.cpp:128]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 19 [1/1] (2.18ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V)" [bytestrm_dwordproc.cpp:150->bytestrm_dwordproc.cpp:128]   --->   Operation 19 'read' 'tmp' <Predicate = (!icmp_ln144)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 20 [1/1] (1.18ns)   --->   "%icmp_ln148 = icmp eq i3 %j_0_i, -4" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:128]   --->   Operation 20 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln144)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i3 0, i3 %j_0_i" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:128]   --->   Operation 21 'select' 'select_ln148' <Predicate = (!icmp_ln144)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%select_ln148_1 = select i1 %icmp_ln148, i34 0, i34 %acc_0_i" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:128]   --->   Operation 22 'select' 'select_ln148_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%sext_ln150 = sext i32 %tmp to i34" [bytestrm_dwordproc.cpp:150->bytestrm_dwordproc.cpp:128]   --->   Operation 23 'sext' 'sext_ln150' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (2.74ns) (out node of the LUT)   --->   "%acc = add i34 %sext_ln150, %select_ln148_1" [bytestrm_dwordproc.cpp:150->bytestrm_dwordproc.cpp:128]   --->   Operation 24 'add' 'acc' <Predicate = (!icmp_ln144)> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (1.18ns)   --->   "%icmp_ln153 = icmp eq i3 %select_ln148, 3" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:128]   --->   Operation 25 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln144)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %1, label %DECIMATE_LOOP_end" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:128]   --->   Operation 26 'br' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.68ns)   --->   "%j = add i3 %select_ln148, 1" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:128]   --->   Operation 27 'add' 'j' <Predicate = (!icmp_ln144)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @STREAM_LOOP_DECIMATE)"   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 372, i64 184)"   --->   Operation 29 'speclooptripcount' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:128]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:128]   --->   Operation 31 'specregionbegin' 'tmp_8_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:128]   --->   Operation 32 'specpipeline' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %acc, i32 2, i32 33)" [bytestrm_dwordproc.cpp:154->bytestrm_dwordproc.cpp:128]   --->   Operation 33 'partselect' 'tmp_3' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V, i32 %tmp_3)" [bytestrm_dwordproc.cpp:154->bytestrm_dwordproc.cpp:128]   --->   Operation 34 'write' <Predicate = (icmp_ln153)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %DECIMATE_LOOP_end" [bytestrm_dwordproc.cpp:154->bytestrm_dwordproc.cpp:128]   --->   Operation 35 'br' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_8_i)" [bytestrm_dwordproc.cpp:155->bytestrm_dwordproc.cpp:128]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 37 'br' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [bytestrm_dwordproc.cpp:128]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
strm_len_read         (read             ) [ 0000000]
tmp_7                 (partselect       ) [ 0000000]
tmp_8                 (bitconcatenate   ) [ 0011110]
br_ln144              (br               ) [ 0111110]
indvar_flatten        (phi              ) [ 0010000]
j_0_i                 (phi              ) [ 0011100]
acc_0_i               (phi              ) [ 0011100]
icmp_ln144            (icmp             ) [ 0011110]
add_ln144             (add              ) [ 0111110]
br_ln144              (br               ) [ 0000000]
tmp                   (read             ) [ 0010100]
icmp_ln148            (icmp             ) [ 0000000]
select_ln148          (select           ) [ 0000000]
select_ln148_1        (select           ) [ 0000000]
sext_ln150            (sext             ) [ 0000000]
acc                   (add              ) [ 0110010]
icmp_ln153            (icmp             ) [ 0010010]
br_ln153              (br               ) [ 0000000]
j                     (add              ) [ 0110010]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specloopname_ln148    (specloopname     ) [ 0000000]
tmp_8_i               (specregionbegin  ) [ 0000000]
specpipeline_ln149    (specpipeline     ) [ 0000000]
tmp_3                 (partselect       ) [ 0000000]
write_ln154           (write            ) [ 0000000]
br_ln154              (br               ) [ 0000000]
empty                 (specregionend    ) [ 0000000]
br_ln0                (br               ) [ 0111110]
ret_ln128             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_len">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_len"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STREAM_LOOP_DECIMATE"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="strm_len_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="14" slack="0"/>
<pin id="101" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="strm_len_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln154_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln154/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="indvar_flatten_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="1"/>
<pin id="119" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j_0_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="1"/>
<pin id="130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_0_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="3" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="acc_0_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="34" slack="1"/>
<pin id="142" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="acc_0_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="34" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_i/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="14" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="5" slack="0"/>
<pin id="157" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_8_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln144_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="1"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln144_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln148_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="2"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln148_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="2"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln148_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="34" slack="0"/>
<pin id="198" dir="0" index="2" bw="34" slack="2"/>
<pin id="199" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_1/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln150_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="acc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="34" slack="0"/>
<pin id="209" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln153_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="34" slack="1"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="7" slack="0"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_8_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln144_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln144_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="253" class="1005" name="acc_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="34" slack="1"/>
<pin id="255" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln153_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="263" class="1005" name="j_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="94" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="98" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="152" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="121" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="121" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="128" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="128" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="181" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="140" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="195" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="187" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="187" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="92" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="233"><net_src comp="224" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="237"><net_src comp="162" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="242"><net_src comp="170" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="175" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="251"><net_src comp="104" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="256"><net_src comp="206" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="262"><net_src comp="212" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="218" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {5 }
 - Input state : 
	Port: decimate_strm : strm_in_V | {3 }
	Port: decimate_strm : strm_len | {1 }
  - Chain level:
	State 1
		tmp_8 : 1
	State 2
		icmp_ln144 : 1
		add_ln144 : 1
		br_ln144 : 2
	State 3
	State 4
		select_ln148 : 1
		select_ln148_1 : 1
		acc : 2
		icmp_ln153 : 2
		br_ln153 : 3
		j : 2
	State 5
		write_ln154 : 1
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln144_fu_175     |    0    |    21   |
|    add   |        acc_fu_206        |    0    |    41   |
|          |         j_fu_218         |    0    |    12   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln148_fu_187   |    0    |    3    |
|          |   select_ln148_1_fu_195  |    0    |    34   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln144_fu_170    |    0    |    13   |
|   icmp   |     icmp_ln148_fu_181    |    0    |    9    |
|          |     icmp_ln153_fu_212    |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   | strm_len_read_read_fu_98 |    0    |    0    |
|          |      tmp_read_fu_104     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln154_write_fu_110 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_7_fu_152       |    0    |    0    |
|          |       tmp_3_fu_224       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_8_fu_162       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln150_fu_203    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   142   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    acc_0_i_reg_140   |   34   |
|      acc_reg_253     |   34   |
|   add_ln144_reg_243  |   14   |
|  icmp_ln144_reg_239  |    1   |
|  icmp_ln153_reg_259  |    1   |
|indvar_flatten_reg_117|   14   |
|     j_0_i_reg_128    |    3   |
|       j_reg_263      |    3   |
|     tmp_8_reg_234    |   14   |
|      tmp_reg_248     |   32   |
+----------------------+--------+
|         Total        |   150  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
|  j_0_i_reg_128  |  p0  |   2  |   3  |    6   ||    9    |
| acc_0_i_reg_140 |  p0  |   2  |  34  |   68   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   74   ||  3.328  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   150  |   160  |
+-----------+--------+--------+--------+
