

================================================================
== Vitis HLS Report for 'compute_edge_embedding'
================================================================
* Date:           Mon Apr 12 16:03:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1                             |   600000|   600000|          1|          1|          1|  600000|       yes|
        |- VITIS_LOOP_212_1_VITIS_LOOP_213_2  |        ?|        ?|  308 ~ 310|          -|          -|       ?|        no|
        | + VITIS_LOOP_199_1                  |        0|        2|          2|          1|          1|   0 ~ 2|       yes|
        | + VITIS_LOOP_215_3                  |      300|      300|          2|          1|          1|     300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
  Pipeline-2 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 14 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 15 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer_cast = zext i3 %layer_read"   --->   Operation 16 'zext' 'layer_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln211 = br void %memset.loop" [GIN_compute.cpp:211]   --->   Operation 20 'br' 'br_ln211' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = phi i20 0, void, i20 %empty_97, void %memset.loop.split"   --->   Operation 21 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.80ns)   --->   "%empty_97 = add i20 %empty, i20 1"   --->   Operation 22 'add' 'empty_97' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.72ns)   --->   "%exitcond548 = icmp_eq  i20 %empty, i20 600000"   --->   Operation 24 'icmp' 'exitcond548' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600000, i64 600000, i64 600000"   --->   Operation 25 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond548, void %memset.loop.split, void %split"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast = zext i20 %empty"   --->   Operation 27 'zext' 'p_cast' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %p_cast"   --->   Operation 28 'getelementptr' 'edge_embedding_V_addr' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i20 %edge_embedding_V_addr"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond548)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond548)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.91>
ST_3 : Operation 31 [1/1] (0.91ns)   --->   "%mul_i = mul i7 %layer_cast, i7 13"   --->   Operation 31 'mul' 'mul_i' <Predicate = true> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%cast = zext i32 %num_of_edges_read"   --->   Operation 32 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_edges_read, i2 0"   --->   Operation 33 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.90ns)   --->   "%bound = sub i34 %p_shl2, i34 %cast"   --->   Operation 34 'sub' 'bound' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln212 = br void" [GIN_compute.cpp:212]   --->   Operation 35 'br' 'br_ln212' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i34 0, void %split, i34 %add_ln212_1, void" [GIN_compute.cpp:212]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%e = phi i32 0, void %split, i32 %select_ln212_1, void" [GIN_compute.cpp:212]   --->   Operation 37 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ef = phi i2 0, void %split, i2 %add_ln213, void" [GIN_compute.cpp:213]   --->   Operation 38 'phi' 'ef' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.90ns)   --->   "%add_ln212_1 = add i34 %indvar_flatten, i34 1" [GIN_compute.cpp:212]   --->   Operation 39 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i32 %e" [GIN_compute.cpp:212]   --->   Operation 40 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_99 = trunc i32 %e" [GIN_compute.cpp:212]   --->   Operation 41 'trunc' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_99, i2 0" [GIN_compute.cpp:212]   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.75ns)   --->   "%empty_100 = sub i13 %p_shl, i13 %trunc_ln212" [GIN_compute.cpp:212]   --->   Operation 43 'sub' 'empty_100' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.90ns)   --->   "%icmp_ln212 = icmp_eq  i34 %indvar_flatten, i34 %bound" [GIN_compute.cpp:212]   --->   Operation 44 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %.split6, void %._crit_edge.loopexit" [GIN_compute.cpp:212]   --->   Operation 45 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln212 = add i32 %e, i32 1" [GIN_compute.cpp:212]   --->   Operation 46 'add' 'add_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.34ns)   --->   "%icmp_ln213 = icmp_eq  i2 %ef, i2 3" [GIN_compute.cpp:213]   --->   Operation 47 'icmp' 'icmp_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln212 = select i1 %icmp_ln213, i2 0, i2 %ef" [GIN_compute.cpp:212]   --->   Operation 48 'select' 'select_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.22ns)   --->   "%select_ln212_1 = select i1 %icmp_ln213, i32 %add_ln212, i32 %e" [GIN_compute.cpp:212]   --->   Operation 49 'select' 'select_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %select_ln212_1"   --->   Operation 50 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 51 'mul' 'mul_ln703' <Predicate = (!icmp_ln212)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln212_1 = trunc i32 %add_ln212" [GIN_compute.cpp:212]   --->   Operation 52 'trunc' 'trunc_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_103 = trunc i32 %add_ln212" [GIN_compute.cpp:212]   --->   Operation 53 'trunc' 'empty_103' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_103, i2 0" [GIN_compute.cpp:212]   --->   Operation 54 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.75ns)   --->   "%p_mid1 = sub i13 %p_shl_mid1, i13 %trunc_ln212_1" [GIN_compute.cpp:212]   --->   Operation 55 'sub' 'p_mid1' <Predicate = (!icmp_ln212)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln214)   --->   "%select_ln212_2 = select i1 %icmp_ln213, i13 %p_mid1, i13 %empty_100" [GIN_compute.cpp:212]   --->   Operation 56 'select' 'select_ln212_2' <Predicate = (!icmp_ln212)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln214)   --->   "%zext_ln213 = zext i2 %select_ln212" [GIN_compute.cpp:213]   --->   Operation 57 'zext' 'zext_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln214 = add i13 %select_ln212_2, i13 %zext_ln213" [GIN_compute.cpp:214]   --->   Operation 58 'add' 'add_ln214' <Predicate = (!icmp_ln212)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i13 %add_ln214" [GIN_compute.cpp:214]   --->   Operation 59 'zext' 'zext_ln214' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %zext_ln214" [GIN_compute.cpp:214]   --->   Operation 60 'getelementptr' 'edge_attr_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.24ns)   --->   "%e_f = load i13 %edge_attr_addr" [GIN_compute.cpp:214]   --->   Operation 61 'load' 'e_f' <Predicate = (!icmp_ln212)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6000> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [GIN_compute.cpp:233]   --->   Operation 62 'ret' 'ret_ln233' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 63 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 63 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/2] (1.24ns)   --->   "%e_f = load i13 %edge_attr_addr" [GIN_compute.cpp:214]   --->   Operation 64 'load' 'e_f' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6000> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_104 = trunc i32 %e_f" [GIN_compute.cpp:214]   --->   Operation 65 'trunc' 'empty_104' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 66 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 66 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.38>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_212_1_VITIS_LOOP_213_2_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 68 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GIN_compute.cpp:213]   --->   Operation 69 'specloopname' 'specloopname_ln213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln199 = br void" [GIN_compute.cpp:199]   --->   Operation 70 'br' 'br_ln199' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.65>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln199, void %.split, i2 0, void %.split6" [GIN_compute.cpp:199]   --->   Operation 71 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%addr = phi i4 %addr_2, void %.split, i4 0, void %.split6"   --->   Operation 72 'phi' 'addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.43ns)   --->   "%add_ln199 = add i2 %i, i2 1" [GIN_compute.cpp:199]   --->   Operation 73 'add' 'add_ln199' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.34ns)   --->   "%icmp_ln199 = icmp_eq  i2 %i, i2 %select_ln212" [GIN_compute.cpp:199]   --->   Operation 75 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 0"   --->   Operation 76 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %.split, void %_Z15get_ed_emb_addrii.exit.loopexit" [GIN_compute.cpp:199]   --->   Operation 77 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [GIN_compute.cpp:199]   --->   Operation 78 'zext' 'i_cast' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%ed_feature_table_1_addr = getelementptr i3 %ed_feature_table_1, i64 0, i64 %i_cast" [GIN_compute.cpp:200]   --->   Operation 79 'getelementptr' 'ed_feature_table_1_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (0.65ns)   --->   "%ed_feature_table_1_load = load i2 %ed_feature_table_1_addr" [GIN_compute.cpp:200]   --->   Operation 80 'load' 'ed_feature_table_1_load' <Predicate = (!icmp_ln199)> <Delay = 0.65> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 3> <ROM>

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [GIN_compute.cpp:198]   --->   Operation 81 'specloopname' 'specloopname_ln198' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.65ns)   --->   "%ed_feature_table_1_load = load i2 %ed_feature_table_1_addr" [GIN_compute.cpp:200]   --->   Operation 82 'load' 'ed_feature_table_1_load' <Predicate = (!icmp_ln199)> <Delay = 0.65> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 3> <ROM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%ed_feature_table_1_load_cast = zext i3 %ed_feature_table_1_load" [GIN_compute.cpp:200]   --->   Operation 83 'zext' 'ed_feature_table_1_load_cast' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.70ns)   --->   "%addr_2 = add i4 %ed_feature_table_1_load_cast, i4 %addr" [GIN_compute.cpp:200]   --->   Operation 84 'add' 'addr_2' <Predicate = (!icmp_ln199)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.42>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%addr_cast = zext i4 %addr" [GIN_compute.cpp:200]   --->   Operation 86 'zext' 'addr_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i7 %mul_i, i7 %addr_cast" [GIN_compute.cpp:200]   --->   Operation 87 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 88 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add3 = add i7 %tmp, i7 %empty_104" [GIN_compute.cpp:200]   --->   Operation 88 'add' 'add3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i7 %add3" [GIN_compute.cpp:215]   --->   Operation 89 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.70ns)   --->   "%mul_ln215 = mul i15 %zext_ln215, i15 300" [GIN_compute.cpp:215]   --->   Operation 90 'mul' 'mul_ln215' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln215 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GIN_compute.cpp:215]   --->   Operation 91 'br' 'br_ln215' <Predicate = true> <Delay = 0.38>

State 11 <SV = 9> <Delay = 2.84>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %_Z15get_ed_emb_addrii.exit.loopexit, i9 %add_ln215, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split" [GIN_compute.cpp:215]   --->   Operation 92 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.71ns)   --->   "%add_ln215 = add i9 %dim, i9 1" [GIN_compute.cpp:215]   --->   Operation 93 'add' 'add_ln215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 94 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.59ns)   --->   "%icmp_ln215 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:215]   --->   Operation 95 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 96 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void" [GIN_compute.cpp:215]   --->   Operation 97 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %dim"   --->   Operation 98 'zext' 'zext_ln703' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i9 %dim"   --->   Operation 99 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln703_7 = add i20 %mul_ln703, i20 %zext_ln703_7"   --->   Operation 100 'add' 'add_ln703_7' <Predicate = (!icmp_ln215)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i20 %add_ln703_7"   --->   Operation 101 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr_1 = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_8"   --->   Operation 102 'getelementptr' 'edge_embedding_V_addr_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.77ns)   --->   "%add_ln218 = add i15 %mul_ln215, i15 %zext_ln703" [GIN_compute.cpp:218]   --->   Operation 103 'add' 'add_ln218' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i15 %add_ln218" [GIN_compute.cpp:218]   --->   Operation 104 'zext' 'zext_ln218' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln218" [GIN_compute.cpp:218]   --->   Operation 105 'getelementptr' 'edge_embedding_table_V_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 106 [2/2] (1.86ns)   --->   "%emb_value_V = load i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:218]   --->   Operation 106 'load' 'emb_value_V' <Predicate = (!icmp_ln215)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_11 : Operation 107 [2/2] (2.03ns)   --->   "%edge_embedding_V_load = load i20 %edge_embedding_V_addr_1"   --->   Operation 107 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln215)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>

State 12 <SV = 10> <Delay = 4.95>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [GIN_compute.cpp:215]   --->   Operation 108 'specloopname' 'specloopname_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 109 [1/2] (1.86ns)   --->   "%emb_value_V = load i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:218]   --->   Operation 109 'load' 'emb_value_V' <Predicate = (!icmp_ln215)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_12 : Operation 110 [1/2] (2.03ns)   --->   "%edge_embedding_V_load = load i20 %edge_embedding_V_addr_1"   --->   Operation 110 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln215)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_12 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln703 = add i32 %edge_embedding_V_load, i32 %emb_value_V"   --->   Operation 111 'add' 'add_ln703' <Predicate = (!icmp_ln215)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i20 %edge_embedding_V_addr_1"   --->   Operation 112 'store' 'store_ln703' <Predicate = (!icmp_ln215)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.43>
ST_13 : Operation 114 [1/1] (0.43ns)   --->   "%add_ln213 = add i2 %select_ln212, i2 1" [GIN_compute.cpp:213]   --->   Operation 114 'add' 'add_ln213' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_97') [19]  (0.387 ns)

 <State 2>: 2.76ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_97') [19]  (0 ns)
	'getelementptr' operation ('edge_embedding_V_addr') [27]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'edge_embedding_V' [28]  (2.04 ns)
	blocking operation 0.722 ns on control path)

 <State 3>: 0.91ns
The critical path consists of the following:
	'mul' operation ('mul_i') [31]  (0.91 ns)

 <State 4>: 3.64ns
The critical path consists of the following:
	'phi' operation ('e', GIN_compute.cpp:212) with incoming values : ('select_ln212_1', GIN_compute.cpp:212) [38]  (0 ns)
	'add' operation ('add_ln212', GIN_compute.cpp:212) [48]  (0.88 ns)
	'sub' operation ('p_mid1', GIN_compute.cpp:212) [58]  (0.755 ns)
	'select' operation ('select_ln212_2', GIN_compute.cpp:212) [59]  (0 ns)
	'add' operation ('add_ln214', GIN_compute.cpp:214) [62]  (0.755 ns)
	'getelementptr' operation ('edge_attr_addr', GIN_compute.cpp:214) [64]  (0 ns)
	'load' operation ('e_f', GIN_compute.cpp:214) on array 'edge_attr' [65]  (1.25 ns)

 <State 5>: 1.25ns
The critical path consists of the following:
	'load' operation ('e_f', GIN_compute.cpp:214) on array 'edge_attr' [65]  (1.25 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[54] ('mul_ln703') [54]  (0.535 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', GIN_compute.cpp:199) with incoming values : ('add_ln199', GIN_compute.cpp:199) [69]  (0.387 ns)

 <State 8>: 0.651ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:199) with incoming values : ('add_ln199', GIN_compute.cpp:199) [69]  (0 ns)
	'getelementptr' operation ('ed_feature_table_1_addr', GIN_compute.cpp:200) [79]  (0 ns)
	'load' operation ('ed_feature_table_1_load', GIN_compute.cpp:200) on array 'ed_feature_table_1' [80]  (0.651 ns)

 <State 9>: 1.36ns
The critical path consists of the following:
	'load' operation ('ed_feature_table_1_load', GIN_compute.cpp:200) on array 'ed_feature_table_1' [80]  (0.651 ns)
	'add' operation ('addr', GIN_compute.cpp:200) [82]  (0.708 ns)

 <State 10>: 2.42ns
The critical path consists of the following:
	'add' operation ('tmp', GIN_compute.cpp:200) [86]  (0 ns)
	'add' operation ('add3', GIN_compute.cpp:200) [87]  (0.723 ns)
	'mul' operation ('mul_ln215', GIN_compute.cpp:215) [89]  (1.7 ns)

 <State 11>: 2.85ns
The critical path consists of the following:
	'phi' operation ('dim', GIN_compute.cpp:215) with incoming values : ('add_ln215', GIN_compute.cpp:215) [92]  (0 ns)
	'add' operation ('add_ln703_7') [101]  (0.809 ns)
	'getelementptr' operation ('edge_embedding_V_addr_1') [103]  (0 ns)
	'load' operation ('edge_embedding_V_load') on array 'edge_embedding_V' [109]  (2.04 ns)

 <State 12>: 4.95ns
The critical path consists of the following:
	'load' operation ('edge_embedding_V_load') on array 'edge_embedding_V' [109]  (2.04 ns)
	'add' operation ('add_ln703') [110]  (0.88 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'edge_embedding_V' [111]  (2.04 ns)

 <State 13>: 0.436ns
The critical path consists of the following:
	'add' operation ('add_ln213', GIN_compute.cpp:213) [114]  (0.436 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
