# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/program_mem.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/reg_file.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/program_counter.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/inst_fetch.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/inst_decoder.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/branch_control.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/alu.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/ctrl_unit.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sim_1/new/main_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
