==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.3
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 4ns.
@I [HLS-10] Analyzing design file 'xfft2real.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base' ().
@I [XFORM-603] Inlining function 'xfft2real<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 10, true>' into 'hls_xfft2real' (xfft2real.cpp:60).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-1101] Packing variable 'din.V.data' (xfft2real.cpp:51) into a 32-bit variable.
@I [XFORM-1101] Packing variable 'dout.V' (xfft2real.cpp:52) into a 32-bit variable.
@I [XFORM-101] Partitioning array 'descramble_buf._M_real.V' (./xfft2real.h:63) in dimension 1 with a block factor 2.
@I [XFORM-101] Partitioning array 'descramble_buf._M_imag.V' (./xfft2real.h:63) in dimension 1 with a block factor 2.
@I [XFORM-721] Changing loop 'Loop_realfft_be_buffer_proc' (./xfft2real.h:73) to a process function for dataflow in function 'hls_xfft2real'.
@I [XFORM-721] Changing loop 'Loop_realfft_be_descramble_proc' (./xfft2real.h:82) to a process function for dataflow in function 'hls_xfft2real'.
@I [XFORM-712] Applying dataflow to function 'hls_xfft2real' (xfft2real.cpp:51), detected/extracted 2 process function(s):
	 'Loop_realfft_be_buffer_proc'
	 'Loop_realfft_be_descramble_proc'.
@I [XFORM-401] Performing if-conversion on hyperblock from (./xfft2real.h:82:43) to (./xfft2real.h:101:7) in function 'Loop_realfft_be_descramble_proc'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (./xfft2real.h:104:18) in function 'Loop_realfft_be_descramble_proc'... converting 7 basic blocks.
@W [XFORM-631] Renaming function 'Loop_realfft_be_descramble_proc' (./xfft2real.h:82:37) into Loop_realfft_be_descramble_pro.
@I [XFORM-531] Rewinding loop 'realfft_be_buffer' (./xfft2real.h:73) in function 'Loop_realfft_be_buffer_proc'.
@I [HLS-111] Elapsed time: 139.84 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'hls_xfft2real' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_xfft2real_Loop_realfft_be_buffer_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'realfft_be_buffer'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_xfft2real_Loop_realfft_be_buffer_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_xfft2real_Loop_realfft_be_descramble_pro' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'realfft_be_descramble'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@W [SCHED-21] Estimated clock period (4.81ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
@W [SCHED-21] The critical path consists of the following:
	'icmp' operation ('exitcond_i', ./xfft2real.h:82->xfft2real.cpp:60) (2.07 ns)
	blocking operation 2.74 ns on control path)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_xfft2real_Loop_realfft_be_descramble_pro' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_xfft2real' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_xfft2real' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_xfft2real_Loop_realfft_be_buffer_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'hls_xfft2real_Loop_realfft_be_buffer_proc'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_xfft2real_Loop_realfft_be_descramble_pro' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'hls_xfft2real_mac_muladd_16s_16s_31s_31_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'hls_xfft2real_mac_mulsub_16s_16s_31s_31_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'hls_xfft2real_mul_mul_16s_16s_31_3': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'hls_xfft2real_Loop_realfft_be_descramble_pro'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_xfft2real' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'hls_xfft2real/din_V_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_xfft2real/din_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_xfft2real/dout_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'hls_xfft2real' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'hls_xfft2real'.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 0.179 MB.
@I [RTMG-279] Implementing memory 'hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'hls_xfft2real'.
@I [WVHDL-304] Generating RTL VHDL for 'hls_xfft2real'.
@I [WVLOG-307] Generating RTL Verilog for 'hls_xfft2real'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 361.518 seconds; peak memory usage: 0.179 MB.
@I [LIC-101] Checked in feature [HLS]
