$comment
	File created using the following command:
		vcd file mips.msim.vcd -direction
$end
$date
	Tue Oct 27 18:47:53 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module cpu_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " control_points_pin [3] $end
$var wire 1 # control_points_pin [2] $end
$var wire 1 $ control_points_pin [1] $end
$var wire 1 % control_points_pin [0] $end
$var wire 1 & ula_out [31] $end
$var wire 1 ' ula_out [30] $end
$var wire 1 ( ula_out [29] $end
$var wire 1 ) ula_out [28] $end
$var wire 1 * ula_out [27] $end
$var wire 1 + ula_out [26] $end
$var wire 1 , ula_out [25] $end
$var wire 1 - ula_out [24] $end
$var wire 1 . ula_out [23] $end
$var wire 1 / ula_out [22] $end
$var wire 1 0 ula_out [21] $end
$var wire 1 1 ula_out [20] $end
$var wire 1 2 ula_out [19] $end
$var wire 1 3 ula_out [18] $end
$var wire 1 4 ula_out [17] $end
$var wire 1 5 ula_out [16] $end
$var wire 1 6 ula_out [15] $end
$var wire 1 7 ula_out [14] $end
$var wire 1 8 ula_out [13] $end
$var wire 1 9 ula_out [12] $end
$var wire 1 : ula_out [11] $end
$var wire 1 ; ula_out [10] $end
$var wire 1 < ula_out [9] $end
$var wire 1 = ula_out [8] $end
$var wire 1 > ula_out [7] $end
$var wire 1 ? ula_out [6] $end
$var wire 1 @ ula_out [5] $end
$var wire 1 A ula_out [4] $end
$var wire 1 B ula_out [3] $end
$var wire 1 C ula_out [2] $end
$var wire 1 D ula_out [1] $end
$var wire 1 E ula_out [0] $end

$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var wire 1 I devoe $end
$var wire 1 J devclrn $end
$var wire 1 K devpor $end
$var wire 1 L ww_devoe $end
$var wire 1 M ww_devclrn $end
$var wire 1 N ww_devpor $end
$var wire 1 O ww_clock $end
$var wire 1 P ww_ula_out [31] $end
$var wire 1 Q ww_ula_out [30] $end
$var wire 1 R ww_ula_out [29] $end
$var wire 1 S ww_ula_out [28] $end
$var wire 1 T ww_ula_out [27] $end
$var wire 1 U ww_ula_out [26] $end
$var wire 1 V ww_ula_out [25] $end
$var wire 1 W ww_ula_out [24] $end
$var wire 1 X ww_ula_out [23] $end
$var wire 1 Y ww_ula_out [22] $end
$var wire 1 Z ww_ula_out [21] $end
$var wire 1 [ ww_ula_out [20] $end
$var wire 1 \ ww_ula_out [19] $end
$var wire 1 ] ww_ula_out [18] $end
$var wire 1 ^ ww_ula_out [17] $end
$var wire 1 _ ww_ula_out [16] $end
$var wire 1 ` ww_ula_out [15] $end
$var wire 1 a ww_ula_out [14] $end
$var wire 1 b ww_ula_out [13] $end
$var wire 1 c ww_ula_out [12] $end
$var wire 1 d ww_ula_out [11] $end
$var wire 1 e ww_ula_out [10] $end
$var wire 1 f ww_ula_out [9] $end
$var wire 1 g ww_ula_out [8] $end
$var wire 1 h ww_ula_out [7] $end
$var wire 1 i ww_ula_out [6] $end
$var wire 1 j ww_ula_out [5] $end
$var wire 1 k ww_ula_out [4] $end
$var wire 1 l ww_ula_out [3] $end
$var wire 1 m ww_ula_out [2] $end
$var wire 1 n ww_ula_out [1] $end
$var wire 1 o ww_ula_out [0] $end
$var wire 1 p ww_control_points_pin [3] $end
$var wire 1 q ww_control_points_pin [2] $end
$var wire 1 r ww_control_points_pin [1] $end
$var wire 1 s ww_control_points_pin [0] $end
$var wire 1 t \ula_out[0]~output_o\ $end
$var wire 1 u \ula_out[1]~output_o\ $end
$var wire 1 v \ula_out[2]~output_o\ $end
$var wire 1 w \ula_out[3]~output_o\ $end
$var wire 1 x \ula_out[4]~output_o\ $end
$var wire 1 y \ula_out[5]~output_o\ $end
$var wire 1 z \ula_out[6]~output_o\ $end
$var wire 1 { \ula_out[7]~output_o\ $end
$var wire 1 | \ula_out[8]~output_o\ $end
$var wire 1 } \ula_out[9]~output_o\ $end
$var wire 1 ~ \ula_out[10]~output_o\ $end
$var wire 1 !! \ula_out[11]~output_o\ $end
$var wire 1 "! \ula_out[12]~output_o\ $end
$var wire 1 #! \ula_out[13]~output_o\ $end
$var wire 1 $! \ula_out[14]~output_o\ $end
$var wire 1 %! \ula_out[15]~output_o\ $end
$var wire 1 &! \ula_out[16]~output_o\ $end
$var wire 1 '! \ula_out[17]~output_o\ $end
$var wire 1 (! \ula_out[18]~output_o\ $end
$var wire 1 )! \ula_out[19]~output_o\ $end
$var wire 1 *! \ula_out[20]~output_o\ $end
$var wire 1 +! \ula_out[21]~output_o\ $end
$var wire 1 ,! \ula_out[22]~output_o\ $end
$var wire 1 -! \ula_out[23]~output_o\ $end
$var wire 1 .! \ula_out[24]~output_o\ $end
$var wire 1 /! \ula_out[25]~output_o\ $end
$var wire 1 0! \ula_out[26]~output_o\ $end
$var wire 1 1! \ula_out[27]~output_o\ $end
$var wire 1 2! \ula_out[28]~output_o\ $end
$var wire 1 3! \ula_out[29]~output_o\ $end
$var wire 1 4! \ula_out[30]~output_o\ $end
$var wire 1 5! \ula_out[31]~output_o\ $end
$var wire 1 6! \control_points_pin[0]~output_o\ $end
$var wire 1 7! \control_points_pin[1]~output_o\ $end
$var wire 1 8! \control_points_pin[2]~output_o\ $end
$var wire 1 9! \control_points_pin[3]~output_o\ $end
$var wire 1 :! \clock~input_o\ $end
$var wire 1 ;! \data_flow|pc|register_out[2]~0_combout\ $end
$var wire 1 <! \data_flow|adder|Add0~1_sumout\ $end
$var wire 1 =! \data_flow|adder|Add0~2\ $end
$var wire 1 >! \data_flow|adder|Add0~9_sumout\ $end
$var wire 1 ?! \data_flow|adder|Add0~10\ $end
$var wire 1 @! \data_flow|adder|Add0~5_sumout\ $end
$var wire 1 A! \data_flow|adder|Add0~6\ $end
$var wire 1 B! \data_flow|adder|Add0~29_sumout\ $end
$var wire 1 C! \data_flow|adder|Add0~30\ $end
$var wire 1 D! \data_flow|adder|Add0~25_sumout\ $end
$var wire 1 E! \data_flow|adder|Add0~26\ $end
$var wire 1 F! \data_flow|adder|Add0~21_sumout\ $end
$var wire 1 G! \data_flow|adder|Add0~22\ $end
$var wire 1 H! \data_flow|adder|Add0~17_sumout\ $end
$var wire 1 I! \data_flow|adder|Add0~18\ $end
$var wire 1 J! \data_flow|adder|Add0~13_sumout\ $end
$var wire 1 K! \data_flow|rom|data_rom~0_combout\ $end
$var wire 1 L! \data_flow|rom|data_rom~2_combout\ $end
$var wire 1 M! \data_flow|rom|data_rom~3_combout\ $end
$var wire 1 N! \data_flow|register_bank|registrador~230_q\ $end
$var wire 1 O! \data_flow|register_bank|out_a[0]~2_combout\ $end
$var wire 1 P! \data_flow|register_bank|registrador~231_q\ $end
$var wire 1 Q! \data_flow|register_bank|out_a[1]~1_combout\ $end
$var wire 1 R! \data_flow|register_bank|registrador~232_q\ $end
$var wire 1 S! \data_flow|register_bank|out_a[2]~0_combout\ $end
$var wire 1 T! \data_flow|register_bank|Equal0~0_combout\ $end
$var wire 1 U! \data_flow|rom|data_rom~1_combout\ $end
$var wire 1 V! \data_flow|register_bank|registrador~233_q\ $end
$var wire 1 W! \data_flow|rom|data_rom~4_combout\ $end
$var wire 1 X! \data_flow|register_bank|registrador~1062_combout\ $end
$var wire 1 Y! \data_flow|ula|Add0~1_sumout\ $end
$var wire 1 Z! \data_flow|register_bank|registrador~234_q\ $end
$var wire 1 [! \data_flow|register_bank|registrador~1063_combout\ $end
$var wire 1 \! \data_flow|ula|Add0~2\ $end
$var wire 1 ]! \data_flow|ula|Add0~5_sumout\ $end
$var wire 1 ^! \data_flow|register_bank|registrador~235_q\ $end
$var wire 1 _! \data_flow|register_bank|registrador~1064_combout\ $end
$var wire 1 `! \data_flow|ula|Add0~6\ $end
$var wire 1 a! \data_flow|ula|Add0~9_sumout\ $end
$var wire 1 b! \data_flow|register_bank|registrador~236_q\ $end
$var wire 1 c! \data_flow|register_bank|registrador~1065_combout\ $end
$var wire 1 d! \data_flow|ula|Add0~10\ $end
$var wire 1 e! \data_flow|ula|Add0~13_sumout\ $end
$var wire 1 f! \data_flow|register_bank|registrador~237_q\ $end
$var wire 1 g! \data_flow|register_bank|registrador~1066_combout\ $end
$var wire 1 h! \data_flow|ula|Add0~14\ $end
$var wire 1 i! \data_flow|ula|Add0~17_sumout\ $end
$var wire 1 j! \data_flow|register_bank|registrador~238_q\ $end
$var wire 1 k! \data_flow|register_bank|registrador~1067_combout\ $end
$var wire 1 l! \data_flow|ula|Add0~18\ $end
$var wire 1 m! \data_flow|ula|Add0~21_sumout\ $end
$var wire 1 n! \data_flow|register_bank|registrador~239_q\ $end
$var wire 1 o! \data_flow|register_bank|registrador~1068_combout\ $end
$var wire 1 p! \data_flow|ula|Add0~22\ $end
$var wire 1 q! \data_flow|ula|Add0~25_sumout\ $end
$var wire 1 r! \data_flow|register_bank|registrador~240_q\ $end
$var wire 1 s! \data_flow|register_bank|registrador~1069_combout\ $end
$var wire 1 t! \data_flow|ula|Add0~26\ $end
$var wire 1 u! \data_flow|ula|Add0~29_sumout\ $end
$var wire 1 v! \data_flow|register_bank|registrador~241_q\ $end
$var wire 1 w! \data_flow|register_bank|registrador~1070_combout\ $end
$var wire 1 x! \data_flow|ula|Add0~30\ $end
$var wire 1 y! \data_flow|ula|Add0~33_sumout\ $end
$var wire 1 z! \data_flow|register_bank|registrador~242_q\ $end
$var wire 1 {! \data_flow|register_bank|registrador~1071_combout\ $end
$var wire 1 |! \data_flow|ula|Add0~34\ $end
$var wire 1 }! \data_flow|ula|Add0~37_sumout\ $end
$var wire 1 ~! \data_flow|register_bank|registrador~243_q\ $end
$var wire 1 !" \data_flow|register_bank|registrador~1072_combout\ $end
$var wire 1 "" \data_flow|ula|Add0~38\ $end
$var wire 1 #" \data_flow|ula|Add0~41_sumout\ $end
$var wire 1 $" \data_flow|register_bank|registrador~244_q\ $end
$var wire 1 %" \data_flow|register_bank|registrador~1073_combout\ $end
$var wire 1 &" \data_flow|ula|Add0~42\ $end
$var wire 1 '" \data_flow|ula|Add0~45_sumout\ $end
$var wire 1 (" \data_flow|register_bank|registrador~245_q\ $end
$var wire 1 )" \data_flow|register_bank|registrador~1074_combout\ $end
$var wire 1 *" \data_flow|ula|Add0~46\ $end
$var wire 1 +" \data_flow|ula|Add0~49_sumout\ $end
$var wire 1 ," \data_flow|register_bank|registrador~246_q\ $end
$var wire 1 -" \data_flow|register_bank|registrador~1075_combout\ $end
$var wire 1 ." \data_flow|ula|Add0~50\ $end
$var wire 1 /" \data_flow|ula|Add0~53_sumout\ $end
$var wire 1 0" \data_flow|register_bank|registrador~247_q\ $end
$var wire 1 1" \data_flow|register_bank|registrador~1076_combout\ $end
$var wire 1 2" \data_flow|ula|Add0~54\ $end
$var wire 1 3" \data_flow|ula|Add0~57_sumout\ $end
$var wire 1 4" \data_flow|register_bank|registrador~248_q\ $end
$var wire 1 5" \data_flow|register_bank|registrador~1077_combout\ $end
$var wire 1 6" \data_flow|ula|Add0~58\ $end
$var wire 1 7" \data_flow|ula|Add0~61_sumout\ $end
$var wire 1 8" \data_flow|register_bank|registrador~249_q\ $end
$var wire 1 9" \data_flow|register_bank|registrador~1078_combout\ $end
$var wire 1 :" \data_flow|ula|Add0~62\ $end
$var wire 1 ;" \data_flow|ula|Add0~65_sumout\ $end
$var wire 1 <" \data_flow|register_bank|registrador~250_q\ $end
$var wire 1 =" \data_flow|register_bank|registrador~1079_combout\ $end
$var wire 1 >" \data_flow|ula|Add0~66\ $end
$var wire 1 ?" \data_flow|ula|Add0~69_sumout\ $end
$var wire 1 @" \data_flow|register_bank|registrador~251_q\ $end
$var wire 1 A" \data_flow|register_bank|registrador~1080_combout\ $end
$var wire 1 B" \data_flow|ula|Add0~70\ $end
$var wire 1 C" \data_flow|ula|Add0~73_sumout\ $end
$var wire 1 D" \data_flow|register_bank|registrador~252_q\ $end
$var wire 1 E" \data_flow|register_bank|registrador~1081_combout\ $end
$var wire 1 F" \data_flow|ula|Add0~74\ $end
$var wire 1 G" \data_flow|ula|Add0~77_sumout\ $end
$var wire 1 H" \data_flow|register_bank|registrador~253_q\ $end
$var wire 1 I" \data_flow|register_bank|registrador~1082_combout\ $end
$var wire 1 J" \data_flow|ula|Add0~78\ $end
$var wire 1 K" \data_flow|ula|Add0~81_sumout\ $end
$var wire 1 L" \data_flow|register_bank|registrador~254_q\ $end
$var wire 1 M" \data_flow|register_bank|registrador~1083_combout\ $end
$var wire 1 N" \data_flow|ula|Add0~82\ $end
$var wire 1 O" \data_flow|ula|Add0~85_sumout\ $end
$var wire 1 P" \data_flow|register_bank|registrador~255_q\ $end
$var wire 1 Q" \data_flow|register_bank|registrador~1084_combout\ $end
$var wire 1 R" \data_flow|ula|Add0~86\ $end
$var wire 1 S" \data_flow|ula|Add0~89_sumout\ $end
$var wire 1 T" \data_flow|register_bank|registrador~256_q\ $end
$var wire 1 U" \data_flow|register_bank|registrador~1085_combout\ $end
$var wire 1 V" \data_flow|ula|Add0~90\ $end
$var wire 1 W" \data_flow|ula|Add0~93_sumout\ $end
$var wire 1 X" \data_flow|register_bank|registrador~257_q\ $end
$var wire 1 Y" \data_flow|register_bank|registrador~1086_combout\ $end
$var wire 1 Z" \data_flow|ula|Add0~94\ $end
$var wire 1 [" \data_flow|ula|Add0~97_sumout\ $end
$var wire 1 \" \data_flow|register_bank|registrador~258_q\ $end
$var wire 1 ]" \data_flow|register_bank|registrador~1087_combout\ $end
$var wire 1 ^" \data_flow|ula|Add0~98\ $end
$var wire 1 _" \data_flow|ula|Add0~101_sumout\ $end
$var wire 1 `" \data_flow|register_bank|registrador~259_q\ $end
$var wire 1 a" \data_flow|register_bank|registrador~1088_combout\ $end
$var wire 1 b" \data_flow|ula|Add0~102\ $end
$var wire 1 c" \data_flow|ula|Add0~105_sumout\ $end
$var wire 1 d" \data_flow|register_bank|registrador~260_q\ $end
$var wire 1 e" \data_flow|register_bank|registrador~1089_combout\ $end
$var wire 1 f" \data_flow|ula|Add0~106\ $end
$var wire 1 g" \data_flow|ula|Add0~109_sumout\ $end
$var wire 1 h" \data_flow|register_bank|registrador~261_q\ $end
$var wire 1 i" \data_flow|register_bank|registrador~1090_combout\ $end
$var wire 1 j" \data_flow|ula|Add0~110\ $end
$var wire 1 k" \data_flow|ula|Add0~113_sumout\ $end
$var wire 1 l" \data_flow|pc|register_out\ [31] $end
$var wire 1 m" \data_flow|pc|register_out\ [30] $end
$var wire 1 n" \data_flow|pc|register_out\ [29] $end
$var wire 1 o" \data_flow|pc|register_out\ [28] $end
$var wire 1 p" \data_flow|pc|register_out\ [27] $end
$var wire 1 q" \data_flow|pc|register_out\ [26] $end
$var wire 1 r" \data_flow|pc|register_out\ [25] $end
$var wire 1 s" \data_flow|pc|register_out\ [24] $end
$var wire 1 t" \data_flow|pc|register_out\ [23] $end
$var wire 1 u" \data_flow|pc|register_out\ [22] $end
$var wire 1 v" \data_flow|pc|register_out\ [21] $end
$var wire 1 w" \data_flow|pc|register_out\ [20] $end
$var wire 1 x" \data_flow|pc|register_out\ [19] $end
$var wire 1 y" \data_flow|pc|register_out\ [18] $end
$var wire 1 z" \data_flow|pc|register_out\ [17] $end
$var wire 1 {" \data_flow|pc|register_out\ [16] $end
$var wire 1 |" \data_flow|pc|register_out\ [15] $end
$var wire 1 }" \data_flow|pc|register_out\ [14] $end
$var wire 1 ~" \data_flow|pc|register_out\ [13] $end
$var wire 1 !# \data_flow|pc|register_out\ [12] $end
$var wire 1 "# \data_flow|pc|register_out\ [11] $end
$var wire 1 ## \data_flow|pc|register_out\ [10] $end
$var wire 1 $# \data_flow|pc|register_out\ [9] $end
$var wire 1 %# \data_flow|pc|register_out\ [8] $end
$var wire 1 &# \data_flow|pc|register_out\ [7] $end
$var wire 1 '# \data_flow|pc|register_out\ [6] $end
$var wire 1 (# \data_flow|pc|register_out\ [5] $end
$var wire 1 )# \data_flow|pc|register_out\ [4] $end
$var wire 1 *# \data_flow|pc|register_out\ [3] $end
$var wire 1 +# \data_flow|pc|register_out\ [2] $end
$var wire 1 ,# \data_flow|pc|register_out\ [1] $end
$var wire 1 -# \data_flow|pc|register_out\ [0] $end
$var wire 1 .# \data_flow|register_bank|ALT_INV_Equal0~0_combout\ $end
$var wire 1 /# \data_flow|register_bank|ALT_INV_registrador~1090_combout\ $end
$var wire 1 0# \data_flow|register_bank|ALT_INV_registrador~1089_combout\ $end
$var wire 1 1# \data_flow|register_bank|ALT_INV_registrador~261_q\ $end
$var wire 1 2# \data_flow|register_bank|ALT_INV_registrador~1088_combout\ $end
$var wire 1 3# \data_flow|register_bank|ALT_INV_registrador~260_q\ $end
$var wire 1 4# \data_flow|register_bank|ALT_INV_registrador~1087_combout\ $end
$var wire 1 5# \data_flow|register_bank|ALT_INV_registrador~259_q\ $end
$var wire 1 6# \data_flow|register_bank|ALT_INV_registrador~1086_combout\ $end
$var wire 1 7# \data_flow|register_bank|ALT_INV_registrador~258_q\ $end
$var wire 1 8# \data_flow|register_bank|ALT_INV_registrador~1085_combout\ $end
$var wire 1 9# \data_flow|register_bank|ALT_INV_registrador~257_q\ $end
$var wire 1 :# \data_flow|register_bank|ALT_INV_registrador~1084_combout\ $end
$var wire 1 ;# \data_flow|register_bank|ALT_INV_registrador~256_q\ $end
$var wire 1 <# \data_flow|register_bank|ALT_INV_registrador~1083_combout\ $end
$var wire 1 =# \data_flow|register_bank|ALT_INV_registrador~255_q\ $end
$var wire 1 ># \data_flow|register_bank|ALT_INV_registrador~1082_combout\ $end
$var wire 1 ?# \data_flow|register_bank|ALT_INV_registrador~254_q\ $end
$var wire 1 @# \data_flow|register_bank|ALT_INV_registrador~1081_combout\ $end
$var wire 1 A# \data_flow|register_bank|ALT_INV_registrador~253_q\ $end
$var wire 1 B# \data_flow|register_bank|ALT_INV_registrador~1080_combout\ $end
$var wire 1 C# \data_flow|register_bank|ALT_INV_registrador~252_q\ $end
$var wire 1 D# \data_flow|register_bank|ALT_INV_registrador~1079_combout\ $end
$var wire 1 E# \data_flow|register_bank|ALT_INV_registrador~251_q\ $end
$var wire 1 F# \data_flow|register_bank|ALT_INV_registrador~1078_combout\ $end
$var wire 1 G# \data_flow|register_bank|ALT_INV_registrador~250_q\ $end
$var wire 1 H# \data_flow|register_bank|ALT_INV_registrador~1077_combout\ $end
$var wire 1 I# \data_flow|register_bank|ALT_INV_registrador~249_q\ $end
$var wire 1 J# \data_flow|register_bank|ALT_INV_registrador~1076_combout\ $end
$var wire 1 K# \data_flow|register_bank|ALT_INV_registrador~248_q\ $end
$var wire 1 L# \data_flow|register_bank|ALT_INV_registrador~1075_combout\ $end
$var wire 1 M# \data_flow|register_bank|ALT_INV_registrador~247_q\ $end
$var wire 1 N# \data_flow|register_bank|ALT_INV_registrador~1074_combout\ $end
$var wire 1 O# \data_flow|register_bank|ALT_INV_registrador~246_q\ $end
$var wire 1 P# \data_flow|register_bank|ALT_INV_registrador~1073_combout\ $end
$var wire 1 Q# \data_flow|register_bank|ALT_INV_registrador~245_q\ $end
$var wire 1 R# \data_flow|register_bank|ALT_INV_registrador~1072_combout\ $end
$var wire 1 S# \data_flow|register_bank|ALT_INV_registrador~244_q\ $end
$var wire 1 T# \data_flow|register_bank|ALT_INV_registrador~1071_combout\ $end
$var wire 1 U# \data_flow|register_bank|ALT_INV_registrador~243_q\ $end
$var wire 1 V# \data_flow|register_bank|ALT_INV_registrador~1070_combout\ $end
$var wire 1 W# \data_flow|register_bank|ALT_INV_registrador~242_q\ $end
$var wire 1 X# \data_flow|register_bank|ALT_INV_registrador~1069_combout\ $end
$var wire 1 Y# \data_flow|register_bank|ALT_INV_registrador~241_q\ $end
$var wire 1 Z# \data_flow|register_bank|ALT_INV_registrador~1068_combout\ $end
$var wire 1 [# \data_flow|register_bank|ALT_INV_registrador~240_q\ $end
$var wire 1 \# \data_flow|register_bank|ALT_INV_registrador~1067_combout\ $end
$var wire 1 ]# \data_flow|register_bank|ALT_INV_registrador~239_q\ $end
$var wire 1 ^# \data_flow|register_bank|ALT_INV_registrador~1066_combout\ $end
$var wire 1 _# \data_flow|register_bank|ALT_INV_registrador~238_q\ $end
$var wire 1 `# \data_flow|register_bank|ALT_INV_registrador~1065_combout\ $end
$var wire 1 a# \data_flow|register_bank|ALT_INV_registrador~237_q\ $end
$var wire 1 b# \data_flow|register_bank|ALT_INV_registrador~1064_combout\ $end
$var wire 1 c# \data_flow|register_bank|ALT_INV_registrador~236_q\ $end
$var wire 1 d# \data_flow|register_bank|ALT_INV_registrador~1063_combout\ $end
$var wire 1 e# \data_flow|register_bank|ALT_INV_registrador~235_q\ $end
$var wire 1 f# \data_flow|register_bank|ALT_INV_registrador~1062_combout\ $end
$var wire 1 g# \data_flow|register_bank|ALT_INV_registrador~234_q\ $end
$var wire 1 h# \data_flow|register_bank|ALT_INV_registrador~233_q\ $end
$var wire 1 i# \data_flow|register_bank|ALT_INV_registrador~232_q\ $end
$var wire 1 j# \data_flow|register_bank|ALT_INV_registrador~231_q\ $end
$var wire 1 k# \data_flow|rom|ALT_INV_data_rom~4_combout\ $end
$var wire 1 l# \data_flow|register_bank|ALT_INV_registrador~230_q\ $end
$var wire 1 m# \data_flow|rom|ALT_INV_data_rom~3_combout\ $end
$var wire 1 n# \data_flow|rom|ALT_INV_data_rom~2_combout\ $end
$var wire 1 o# \data_flow|rom|ALT_INV_data_rom~1_combout\ $end
$var wire 1 p# \data_flow|rom|ALT_INV_data_rom~0_combout\ $end
$var wire 1 q# \data_flow|pc|ALT_INV_register_out\ [10] $end
$var wire 1 r# \data_flow|pc|ALT_INV_register_out\ [9] $end
$var wire 1 s# \data_flow|pc|ALT_INV_register_out\ [8] $end
$var wire 1 t# \data_flow|pc|ALT_INV_register_out\ [7] $end
$var wire 1 u# \data_flow|pc|ALT_INV_register_out\ [6] $end
$var wire 1 v# \data_flow|pc|ALT_INV_register_out\ [5] $end
$var wire 1 w# \data_flow|pc|ALT_INV_register_out\ [4] $end
$var wire 1 x# \data_flow|pc|ALT_INV_register_out\ [3] $end
$var wire 1 y# \data_flow|pc|ALT_INV_register_out\ [2] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0F
1G
xH
1I
1J
1K
1L
1M
1N
0O
0t
0u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
1K!
1L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
0k#
1l#
0m#
0n#
1o#
0p#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
1"
0#
0$
0%
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
1p
0q
0r
0s
xl"
xm"
xn"
xo"
xp"
xq"
xr"
xs"
xt"
xu"
xv"
xw"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
x,#
x-#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
$end
#10000
1!
1O
1:!
1+#
1V!
0h#
0y#
0;!
1<!
0L!
1T!
0W!
1k#
0.#
1n#
0M!
1m#
09!
0p
0"
#20000
0!
0O
0:!
#30000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#40000
0!
0O
0:!
#50000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
1L!
0T!
1U!
0o#
1.#
0n#
1>!
1M!
0m#
1X!
0f#
19!
0Y!
1\!
1p
1"
1]!
0w
0l
1x
0B
1k
1A
#60000
0!
0O
0:!
#70000
1!
1O
1:!
0+#
0*#
1)#
0V!
1Z!
0g#
1h#
0w#
1x#
1y#
1;!
0=!
0>!
1?!
0L!
1T!
0U!
0X!
1[!
0d#
1f#
1o#
0.#
1n#
1@!
1>!
0?!
0M!
0[!
1Y!
0\!
0@!
1d#
1m#
0]!
1w
09!
1l
0p
0x
1B
0"
0k
0A
#80000
0!
0O
0:!
#90000
1!
1O
1:!
1+#
0y#
0;!
1<!
#100000
0!
0O
0:!
#110000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#120000
0!
0O
0:!
#130000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
0>!
1?!
1@!
#140000
0!
0O
0:!
#150000
1!
1O
1:!
0+#
0*#
0)#
1(#
0v#
1w#
1x#
1y#
1;!
0=!
1>!
0?!
0@!
1A!
1B!
1@!
0A!
0>!
0B!
#160000
0!
0O
0:!
#170000
1!
1O
1:!
1+#
0y#
0;!
1<!
#180000
0!
0O
0:!
#190000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#200000
0!
0O
0:!
#210000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
1>!
#220000
0!
0O
0:!
#230000
1!
1O
1:!
0+#
0*#
1)#
0w#
1x#
1y#
1;!
0=!
0>!
1?!
0@!
1A!
1>!
0?!
1@!
0A!
1B!
0B!
#240000
0!
0O
0:!
#250000
1!
1O
1:!
1+#
0y#
0;!
1<!
#260000
0!
0O
0:!
#270000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#280000
0!
0O
0:!
#290000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
0>!
1?!
0@!
1A!
1B!
#300000
0!
0O
0:!
#310000
1!
1O
1:!
0+#
0*#
0)#
0(#
1'#
0u#
1v#
1w#
1x#
1y#
1;!
0=!
1>!
0?!
1@!
0A!
1L!
0T!
1W!
0B!
1C!
0K!
1p#
0k#
1.#
0n#
1D!
1B!
0C!
0@!
0>!
1T!
0W!
0D!
1k#
0.#
#320000
0!
0O
0:!
#330000
1!
1O
1:!
1+#
0y#
0;!
1<!
0L!
1n#
#340000
0!
0O
0:!
#350000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#360000
0!
0O
0:!
#370000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
1L!
0n#
1>!
#380000
0!
0O
0:!
#390000
1!
1O
1:!
0+#
0*#
1)#
0w#
1x#
1y#
1;!
0=!
0>!
1?!
0L!
1n#
1@!
1>!
0?!
0@!
#400000
0!
0O
0:!
#410000
1!
1O
1:!
1+#
0y#
0;!
1<!
#420000
0!
0O
0:!
#430000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#440000
0!
0O
0:!
#450000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
0>!
1?!
1@!
#460000
0!
0O
0:!
#470000
1!
1O
1:!
0+#
0*#
0)#
1(#
0v#
1w#
1x#
1y#
1;!
0=!
1>!
0?!
0@!
1A!
0B!
1C!
1@!
0A!
0>!
1B!
0C!
1D!
0D!
#480000
0!
0O
0:!
#490000
1!
1O
1:!
1+#
0y#
0;!
1<!
#500000
0!
0O
0:!
#510000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#520000
0!
0O
0:!
#530000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
1>!
#540000
0!
0O
0:!
#550000
1!
1O
1:!
0+#
0*#
1)#
0w#
1x#
1y#
1;!
0=!
0>!
1?!
0@!
1A!
1>!
0?!
1@!
0A!
0B!
1C!
1D!
1B!
0C!
0D!
#560000
0!
0O
0:!
#570000
1!
1O
1:!
1+#
0y#
0;!
1<!
#580000
0!
0O
0:!
#590000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#600000
0!
0O
0:!
#610000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
0>!
1?!
0@!
1A!
0B!
1C!
1D!
#620000
0!
0O
0:!
#630000
1!
1O
1:!
0+#
0*#
0)#
0(#
0'#
1&#
0t#
1u#
1v#
1w#
1x#
1y#
1;!
0=!
1>!
0?!
1@!
0A!
1L!
1B!
0C!
0D!
1E!
0n#
1F!
1D!
0E!
0B!
0@!
0>!
0F!
#640000
0!
0O
0:!
#650000
1!
1O
1:!
1+#
0y#
0;!
1<!
0L!
1n#
#660000
0!
0O
0:!
#670000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#680000
0!
0O
0:!
#690000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
1L!
0n#
1>!
#700000
0!
0O
0:!
#710000
1!
1O
1:!
0+#
0*#
1)#
0w#
1x#
1y#
1;!
0=!
0>!
1?!
0L!
1n#
1@!
1>!
0?!
0@!
#720000
0!
0O
0:!
#730000
1!
1O
1:!
1+#
0y#
0;!
1<!
#740000
0!
0O
0:!
#750000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#760000
0!
0O
0:!
#770000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
0>!
1?!
1@!
#780000
0!
0O
0:!
#790000
1!
1O
1:!
0+#
0*#
0)#
1(#
0v#
1w#
1x#
1y#
1;!
0=!
1>!
0?!
0@!
1A!
1B!
1@!
0A!
0>!
0B!
#800000
0!
0O
0:!
#810000
1!
1O
1:!
1+#
0y#
0;!
1<!
#820000
0!
0O
0:!
#830000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#840000
0!
0O
0:!
#850000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
1>!
#860000
0!
0O
0:!
#870000
1!
1O
1:!
0+#
0*#
1)#
0w#
1x#
1y#
1;!
0=!
0>!
1?!
0@!
1A!
1>!
0?!
1@!
0A!
1B!
0B!
#880000
0!
0O
0:!
#890000
1!
1O
1:!
1+#
0y#
0;!
1<!
#900000
0!
0O
0:!
#910000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#920000
0!
0O
0:!
#930000
1!
1O
1:!
1+#
0y#
0;!
0<!
1=!
0>!
1?!
0@!
1A!
1B!
#940000
0!
0O
0:!
#950000
1!
1O
1:!
0+#
0*#
0)#
0(#
1'#
0u#
1v#
1w#
1x#
1y#
1;!
0=!
1>!
0?!
1@!
0A!
1L!
0B!
1C!
0n#
0D!
1E!
1B!
0C!
0@!
0>!
1D!
0E!
1F!
0F!
#960000
0!
0O
0:!
#970000
1!
1O
1:!
1+#
0y#
0;!
1<!
0L!
1n#
#980000
0!
0O
0:!
#990000
1!
1O
1:!
0+#
1*#
0x#
1y#
1;!
#1000000
