
         Lattice Mapping Report File for Design Module 'MakeFPGA_Top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial
     FipsyBaseline_Implementation.ngd -o FipsyBaseline_Implementation_map.ncd
     -pr FipsyBaseline_Implementation.prf -mp FipsyBaseline_Implementation.mrp
     -lpf C:/Users/enact/Projects/Fipsy-FPGA-edu/Examples/FipsyV2 - XO2-1200/4.
     Send a
     Character/project_files/Implementation/FipsyBaseline_Implementation.lpf
     -lpf C:/Users/enact/Projects/Fipsy-FPGA-edu/Examples/FipsyV2 - XO2-1200/4.
     Send a Character/project_files/FipsyBaseline.lpf -c 0 -gui -msgset
     C:/Users/enact/Projects/Fipsy-FPGA-edu/Examples/FipsyV2 - XO2-1200/4. Send
     a Character/project_files/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCQFN32
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  08/12/24  22:50:47

Design Summary
--------------

   Number of registers:     78 out of  1346 (6%)
      PFU registers:           78 out of  1280 (6%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        44 out of   640 (7%)
      SLICEs as Logic/ROM:     44 out of   640 (7%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         21 out of   640 (3%)
   Number of LUT4s:         85 out of  1280 (7%)
      Number used as logic LUTs:         43
      Number used as distributed RAM:     0
      Number used as ripple logic:       42
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 22 (77%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and

                                    Page 1




Design:  MakeFPGA_Top                                  Date:  08/12/24  22:50:47

Design Summary (cont)
---------------------
     ripple logic.
   Number of clocks:  1
     Net PIN11_c: 44 loads, 41 rising, 3 falling (Driver: OSCH_inst )
   Number of Clock Enables:  2
     Net PIN11_c_enable_23: 9 loads, 9 LSLICEs
     Net TX0/TX0/PIN11_c_enable_19: 4 loads, 4 LSLICEs
   Number of LSRs:  5
     Net resetline: 6 loads, 6 LSLICEs
     Net PIN10_c: 11 loads, 11 LSLICEs
     Net TX0/TX0/n150: 12 loads, 12 LSLICEs
     Net TX0/TX0/state_1: 1 loads, 1 LSLICEs
     Net TX0/TX0/BAUD0/n493: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net TX0/TX0/n150: 12 loads
     Net PIN10_c: 11 loads
     Net resetline: 10 loads
     Net PIN11_c_enable_23: 9 loads
     Net TX0/TX0/BAUD0/divcounter_0: 7 loads
     Net TX0/TX0/BAUD0/divcounter_2: 7 loads
     Net TX0/TX0/baud_en: 7 loads
     Net bitc_0: 6 loads
     Net load: 6 loads
     Net TX0/TX0/BAUD0/divcounter_1: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| PIN8                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN7                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN9                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN11               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN12               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN13               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  MakeFPGA_Top                                  Date:  08/12/24  22:50:47

IO (PIO) Attributes (cont)
--------------------------
| PIN14               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN17               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN18               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN19               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN20               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LEDn                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN10               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal clk_N_99 was merged into signal PIN11_c
Signal n600 was merged into signal resetline
Signal VCC_net undriven or does not drive anything - clipped.
Signal counting_96_add_4_19/CO undriven or does not drive anything - clipped.
Signal FreqDiv20Bit_inst/count_97_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_97_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_97_add_4_21/S1 undriven or does not drive
     anything - clipped.
Signal FreqDiv20Bit_inst/count_97_add_4_21/CO undriven or does not drive
     anything - clipped.
Signal counting_96_add_4_1/S0 undriven or does not drive anything - clipped.
Signal counting_96_add_4_1/CI undriven or does not drive anything - clipped.
Block i452 was optimized away.
Block i68_1_lut_rep_8 was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE PIN11_c
  OSC Nominal Frequency (MHz):                      12.09

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH



                                    Page 3




Design:  MakeFPGA_Top                                  Date:  08/12/24  22:50:47

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 39 MB
        




















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
