TOP.testbench.cg with cycle_time_p          10
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  0->1 time =         10
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  1->0 time =        110
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
Graycode is 0001
Graycode is 0011
[130000] %Error: testbench.sv:74: Assertion failed in TOP.testbench: [0;31mError![0m: gray_o should be 0011, got 0010
%Error: testbench.sv:74: Verilog $stop
Aborting...
