Analysis & Synthesis report for PE2526
Sat Aug 30 09:56:26 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |PE_FPGA_top|memories:memories|current_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated
 17. Source assignments for memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated
 18. Source assignments for memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |PE_FPGA_top
 20. Parameter Settings for User Entity Instance: memories:memories
 21. Parameter Settings for User Entity Instance: sig_control:sig_control
 22. Parameter Settings for Inferred Entity Instance: memories:memories|ram_test:u1|altsyncram:ram_rtl_0
 23. Parameter Settings for Inferred Entity Instance: memories:memories|ram_test:u2|altsyncram:ram_rtl_0
 24. Parameter Settings for Inferred Entity Instance: memories:memories|ram_test:u3|altsyncram:ram_rtl_0
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "control_top:control_top"
 27. Port Connectivity Checks: "uart_top:uart_top|tx:tx"
 28. Port Connectivity Checks: "uart_top:uart_top|rx:rx"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug 30 09:56:25 2025          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; PE2526                                         ;
; Top-level Entity Name              ; PE_FPGA_top                                    ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 338                                            ;
;     Total combinational functions  ; 328                                            ;
;     Dedicated logic registers      ; 220                                            ;
; Total registers                    ; 220                                            ;
; Total pins                         ; 18                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 98,304                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; PE_FPGA_top        ; PE2526             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum Number of Registers Created from Uninferred RAMs         ; 0                  ; -1 (Unlimited)     ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../RTL/control/control_top.v     ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/control_top.v        ;         ;
; ../RTL/control/uart_tst.v        ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/uart_tst.v           ;         ;
; ../RTL/sig_control.v             ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/sig_control.v                ;         ;
; ../RTL/New UART/tx.v             ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/tx.v                ;         ;
; ../RTL/New UART/rx.v             ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/rx.v                ;         ;
; ../RTL/New UART/uart_top.v       ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v          ;         ;
; ../RTL/ram_test.v                ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/ram_test.v                   ;         ;
; ../RTL/memories.v                ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/memories.v                   ;         ;
; ../RTL/PE_FPGA_top.v             ; yes             ; User Verilog HDL File        ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_mcd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/db/altsyncram_mcd1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 338                 ;
;                                             ;                     ;
; Total combinational functions               ; 328                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 110                 ;
;     -- 3 input functions                    ; 25                  ;
;     -- <=2 input functions                  ; 193                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 185                 ;
;     -- arithmetic mode                      ; 143                 ;
;                                             ;                     ;
; Total registers                             ; 220                 ;
;     -- Dedicated logic registers            ; 220                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 18                  ;
; Total memory bits                           ; 98304               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 316                 ;
; Total fan-out                               ; 2984                ;
; Average fan-out                             ; 4.39                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                            ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; |PE_FPGA_top                                 ; 328 (25)            ; 220 (0)                   ; 98304       ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |PE_FPGA_top                                                                                   ; PE_FPGA_top     ; work         ;
;    |control_top:control_top|                 ; 34 (0)              ; 25 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|control_top:control_top                                                           ; control_top     ; work         ;
;       |uart_tst:uart_tst|                    ; 34 (34)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|control_top:control_top|uart_tst:uart_tst                                         ; uart_tst        ; work         ;
;    |memories:memories|                       ; 61 (61)             ; 49 (49)                   ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories                                                                 ; memories        ; work         ;
;       |ram_test:u1|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u1                                                     ; ram_test        ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u1|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_mcd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated ; altsyncram_mcd1 ; work         ;
;       |ram_test:u2|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u2                                                     ; ram_test        ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u2|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_mcd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated ; altsyncram_mcd1 ; work         ;
;       |ram_test:u3|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u3                                                     ; ram_test        ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u3|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_mcd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated ; altsyncram_mcd1 ; work         ;
;    |sig_control:sig_control|                 ; 55 (55)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|sig_control:sig_control                                                           ; sig_control     ; work         ;
;    |uart_top:uart_top|                       ; 153 (0)             ; 105 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|uart_top:uart_top                                                                 ; uart_top        ; work         ;
;       |rx:rx|                                ; 82 (82)             ; 57 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|uart_top:uart_top|rx:rx                                                           ; rx              ; work         ;
;       |tx:tx|                                ; 71 (71)             ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE_FPGA_top|uart_top:uart_top|tx:tx                                                           ; tx              ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PE_FPGA_top|memories:memories|current_state                                                                                                                                                                        ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; current_state.STATE7 ; current_state.STATE6 ; current_state.STATE5 ; current_state.STATE4 ; current_state.STATE3 ; current_state.STATE2 ; current_state.STATE1 ; current_state.STATE0 ; current_state.STATE8 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; current_state.STATE0 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; current_state.STATE1 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; current_state.STATE2 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ;
; current_state.STATE3 ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; current_state.STATE4 ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; current_state.STATE5 ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; current_state.STATE6 ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; current_state.STATE7 ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; current_state.STATE8 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------------+----------------------------------------------------+
; Register name                                           ; Reason for Removal                                 ;
+---------------------------------------------------------+----------------------------------------------------+
; uart_top:uart_top|tx:tx|shift_reg[9]                    ; Stuck at VCC due to stuck port data_in             ;
; memories:memories|we3                                   ; Merged with memories:memories|we2                  ;
; control_top:control_top|uart_tst:uart_tst|state.STATE9  ; Stuck at GND due to stuck port data_in             ;
; uart_top:uart_top|tx:tx|baud_div[0..2,5,7..9,11,13..31] ; Stuck at GND due to stuck port data_in             ;
; memories:memories|current_state.STATE6                  ; Lost fanout                                        ;
; memories:memories|current_state~4                       ; Lost fanout                                        ;
; memories:memories|current_state~5                       ; Lost fanout                                        ;
; memories:memories|current_state~6                       ; Lost fanout                                        ;
; memories:memories|current_state.STATE4                  ; Stuck at GND due to stuck port data_in             ;
; memories:memories|current_state.STATE7                  ; Stuck at GND due to stuck port data_in             ;
; memories:memories|we1                                   ; Merged with memories:memories|mem_wrd_start        ;
; memories:memories|current_state.STATE8                  ; Merged with memories:memories|current_state.STATE5 ;
; uart_top:uart_top|tx:tx|baud_div[3,4,6,10,12]           ; Merged with memories:memories|current_state.STATE0 ;
; memories:memories|rd                                    ; Stuck at GND due to stuck port data_in             ;
; memories:memories|current_state.STATE5                  ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 45                  ;                                                    ;
+---------------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+----------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                       ;
+----------------------------------------+---------------------------+--------------------------------------------------------------+
; memories:memories|current_state.STATE4 ; Stuck at GND              ; memories:memories|rd, memories:memories|current_state.STATE5 ;
;                                        ; due to stuck port data_in ;                                                              ;
+----------------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 220   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 119   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 117   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; uart_top:uart_top|tx:tx|tx                              ; 3       ;
; uart_top:uart_top|tx:tx|shift_reg[8]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[2]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[1]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[0]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[3]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[6]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[5]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[4]                    ; 1       ;
; uart_top:uart_top|tx:tx|shift_reg[7]                    ; 1       ;
; control_top:control_top|uart_tst:uart_tst|state.STATE10 ; 5       ;
; control_top:control_top|uart_tst:uart_tst|data_to_tx[2] ; 2       ;
; control_top:control_top|uart_tst:uart_tst|data_to_tx[4] ; 2       ;
; control_top:control_top|uart_tst:uart_tst|data_to_tx[6] ; 2       ;
; Total number of inverted registers = 14                 ;         ;
+---------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                   ;
+-----------------------------------------------+-----------------------------------------+------+
; Register Name                                 ; Megafunction                            ; Type ;
+-----------------------------------------------+-----------------------------------------+------+
; memories:memories|ram_test:u1|data_out[0..31] ; memories:memories|ram_test:u1|ram_rtl_0 ; RAM  ;
; memories:memories|ram_test:u2|data_out[0..31] ; memories:memories|ram_test:u2|ram_rtl_0 ; RAM  ;
; memories:memories|ram_test:u3|data_out[0..31] ; memories:memories|ram_test:u3|ram_rtl_0 ; RAM  ;
+-----------------------------------------------+-----------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PE_FPGA_top|uart_top:uart_top|tx:tx|bit_index[3]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PE_FPGA_top|uart_top:uart_top|rx:rx|data_out[0]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PE_FPGA_top|control_top:control_top|uart_tst:uart_tst|tx_data[5] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PE_FPGA_top|uart_top:uart_top|rx:rx|bit_index[1]                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |PE_FPGA_top|uart_top:uart_top|rx:rx|baud_counter[30]             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |PE_FPGA_top|memories:memories|din[12]                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |PE_FPGA_top|memories:memories|addr[1]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PE_FPGA_top ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; UART_loopback  ; 1     ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memories:memories ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; STATE0         ; 0000  ; Unsigned Binary                       ;
; STATE1         ; 0001  ; Unsigned Binary                       ;
; STATE2         ; 0010  ; Unsigned Binary                       ;
; STATE3         ; 0011  ; Unsigned Binary                       ;
; STATE4         ; 0100  ; Unsigned Binary                       ;
; STATE5         ; 0101  ; Unsigned Binary                       ;
; STATE6         ; 0110  ; Unsigned Binary                       ;
; STATE7         ; 0111  ; Unsigned Binary                       ;
; STATE8         ; 1000  ; Unsigned Binary                       ;
; MEM_IN_SIZE    ; 2048  ; Signed Integer                        ;
; OPCODE_SIZE    ; 256   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sig_control:sig_control ;
+----------------+-------------------------------+---------------------+
; Parameter Name ; Value                         ; Type                ;
+----------------+-------------------------------+---------------------+
; DIVISOR        ; 11101110011010110010100000000 ; Unsigned Binary     ;
+----------------+-------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memories:memories|ram_test:u1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_mcd1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memories:memories|ram_test:u2|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_mcd1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memories:memories|ram_test:u3|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_mcd1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 3                                                  ;
; Entity Instance                           ; memories:memories|ram_test:u1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 1024                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; memories:memories|ram_test:u2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 1024                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; memories:memories|ram_test:u3|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 1024                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "control_top:control_top" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; UART_loopback ; Input ; Info     ; Stuck at VCC     ;
+---------------+-------+----------+------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top|tx:tx" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; clk_freq[23..19] ; Input ; Info     ; Stuck at VCC  ;
; clk_freq[15..12] ; Input ; Info     ; Stuck at VCC  ;
; clk_freq[31..26] ; Input ; Info     ; Stuck at GND  ;
; clk_freq[11..8]  ; Input ; Info     ; Stuck at GND  ;
; clk_freq[6..0]   ; Input ; Info     ; Stuck at GND  ;
; clk_freq[25]     ; Input ; Info     ; Stuck at VCC  ;
; clk_freq[24]     ; Input ; Info     ; Stuck at GND  ;
; clk_freq[18]     ; Input ; Info     ; Stuck at GND  ;
; clk_freq[17]     ; Input ; Info     ; Stuck at VCC  ;
; clk_freq[16]     ; Input ; Info     ; Stuck at GND  ;
; clk_freq[7]      ; Input ; Info     ; Stuck at VCC  ;
; baud[8..7]       ; Input ; Info     ; Stuck at VCC  ;
; baud[31..14]     ; Input ; Info     ; Stuck at GND  ;
; baud[12..11]     ; Input ; Info     ; Stuck at GND  ;
; baud[6..0]       ; Input ; Info     ; Stuck at GND  ;
; baud[13]         ; Input ; Info     ; Stuck at VCC  ;
; baud[10]         ; Input ; Info     ; Stuck at VCC  ;
; baud[9]          ; Input ; Info     ; Stuck at GND  ;
+------------------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top|rx:rx" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; baud_tick[0]  ; Input ; Info     ; Stuck at GND     ;
; half_baud[31] ; Input ; Info     ; Stuck at GND     ;
+---------------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 220                         ;
;     CLR               ; 16                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 63                          ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 40                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 329                         ;
;     arith             ; 143                         ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 186                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 110                         ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Aug 30 09:56:01 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PE2526 -c PE2526
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/control/control_top.v
    Info (12023): Found entity 1: control_top File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/control_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/control/uart_tst.v
    Info (12023): Found entity 1: uart_tst File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/uart_tst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/sig_control.v
    Info (12023): Found entity 1: sig_control File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/sig_control.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/tx.v
    Info (12023): Found entity 1: tx File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/rx.v
    Info (12023): Found entity 1: rx File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/uart_top.v
    Info (12023): Found entity 1: uart_top File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/ram_test.v
    Info (12023): Found entity 1: ram_test File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/ram_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/memories.v
    Info (12023): Found entity 1: memories File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/memories.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/pe_fpga_top.v
    Info (12023): Found entity 1: PE_FPGA_top File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v Line: 3
Info (12127): Elaborating entity "PE_FPGA_top" for the top level hierarchy
Info (12128): Elaborating entity "memories" for hierarchy "memories:memories" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v Line: 34
Info (12128): Elaborating entity "ram_test" for hierarchy "memories:memories|ram_test:u1" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/memories.v Line: 20
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:uart_top" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v Line: 56
Info (12128): Elaborating entity "rx" for hierarchy "uart_top:uart_top|rx:rx" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v Line: 25
Info (12128): Elaborating entity "tx" for hierarchy "uart_top:uart_top|tx:tx" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v Line: 26
Info (12128): Elaborating entity "control_top" for hierarchy "control_top:control_top" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v Line: 58
Info (12128): Elaborating entity "uart_tst" for hierarchy "control_top:control_top|uart_tst:uart_tst" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/control_top.v Line: 12
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "sig_control" for hierarchy "sig_control:sig_control" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v Line: 60
Warning (276027): Inferred dual-clock RAM node "memories:memories|ram_test:u1|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "memories:memories|ram_test:u2|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "memories:memories|ram_test:u3|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memories:memories|ram_test:u1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memories:memories|ram_test:u2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memories:memories|ram_test:u3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "memories:memories|ram_test:u1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memories:memories|ram_test:u1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf
    Info (12023): Found entity 1: altsyncram_mcd1 File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/db/altsyncram_mcd1.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/tx.v Line: 8
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "UART" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UART -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UART -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/output_files/PE2526.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iRx_serial" File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v Line: 18
Info (21057): Implemented 453 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 339 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Sat Aug 30 09:56:26 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/output_files/PE2526.map.smsg.


