module DEC2(input wire[3:0]i,output reg[6:0]o);
always @*
case(i)
8'd0:o=7'b0100001;
8'd1:o=7'b0000110;
8'd2:o=7'b1111001;
8'd3:o=7'b0100001;
8'd4:o=7'b0000110;
8'd5:o=7'b1111001;
8'd6:o=7'b0100001;
8'd7:o=7'b0000110;
8'd8:o=7'b1111001;
8'd9:o=7'b0100001;
8'd10:o=7'b0000110;
8'd11:o=7'b1111001;
8'd12:o=7'b0100001;
8'd13:o=7'b0000110;
8'd14:o=7'b1111001;
8'd15:o=7'b0100001;
endcase 
endmodule
