{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741189093271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741189093272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 16:38:13 2025 " "Processing started: Wed Mar  5 16:38:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741189093272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189093272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mst_bus -c mst_bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off mst_bus -c mst_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189093272 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189093582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741189093632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741189093632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tech/sp_sram_16k36.v 1 1 " "Found 1 design units, including 1 entities, in source file tech/sp_sram_16k36.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_sram_16k36 " "Found entity 1: sp_sram_16k36" {  } { { "tech/sp_sram_16k36.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_top " "Found entity 1: mst_fifo_top" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_io.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_io " "Found entity 1: mst_fifo_io" {  } { { "rtl/mst_fifo_io.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_fsm " "Found entity 1: mst_fifo_fsm" {  } { { "rtl/mst_fifo_fsm.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_fsm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_ctl " "Found entity 1: mst_fifo_ctl" {  } { { "rtl/mst_fifo_ctl.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_ctl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_gen " "Found entity 1: mst_data_gen" {  } { { "rtl/mst_data_gen.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_data_gen.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_data_chk.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_data_chk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_chk " "Found entity 1: mst_data_chk" {  } { { "rtl/mst_data_chk.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_data_chk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_pre_fet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_pre_fet.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_pre_fet " "Found entity 1: mst_pre_fet" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mst_fifo_top " "Elaborating entity \"mst_fifo_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741189100625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_fifo_io mst_fifo_io:i0_io " "Elaborating entity \"mst_fifo_io\" for hierarchy \"mst_fifo_io:i0_io\"" {  } { { "rtl/mst_fifo_top.v" "i0_io" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_fifo_fsm mst_fifo_fsm:i1_fsm " "Elaborating entity \"mst_fifo_fsm\" for hierarchy \"mst_fifo_fsm:i1_fsm\"" {  } { { "rtl/mst_fifo_top.v" "i1_fsm" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_pre_fet mst_pre_fet:i2_pref " "Elaborating entity \"mst_pre_fet\" for hierarchy \"mst_pre_fet:i2_pref\"" {  } { { "rtl/mst_fifo_top.v" "i2_pref" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100636 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i mst_pre_fet.v(139) " "Verilog HDL Always Construct warning at mst_pre_fet.v(139): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(180) " "Verilog HDL Case Statement information at mst_pre_fet.v(180): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(186) " "Verilog HDL Case Statement information at mst_pre_fet.v(186): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 186 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(197) " "Verilog HDL Case Statement information at mst_pre_fet.v(197): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(203) " "Verilog HDL Case Statement information at mst_pre_fet.v(203): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(214) " "Verilog HDL Case Statement information at mst_pre_fet.v(214): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 214 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(220) " "Verilog HDL Case Statement information at mst_pre_fet.v(220): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(231) " "Verilog HDL Case Statement information at mst_pre_fet.v(231): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(237) " "Verilog HDL Case Statement information at mst_pre_fet.v(237): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 237 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741189100642 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_data_chk mst_data_chk:i3_chk " "Elaborating entity \"mst_data_chk\" for hierarchy \"mst_data_chk:i3_chk\"" {  } { { "rtl/mst_fifo_top.v" "i3_chk" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_data_gen mst_data_gen:i4_gen " "Elaborating entity \"mst_data_gen\" for hierarchy \"mst_data_gen:i4_gen\"" {  } { { "rtl/mst_fifo_top.v" "i4_gen" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_fifo_ctl mst_fifo_ctl:i5_ctl " "Elaborating entity \"mst_fifo_ctl\" for hierarchy \"mst_fifo_ctl:i5_ctl\"" {  } { { "rtl/mst_fifo_top.v" "i5_ctl" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_sram_16k36 sp_sram_16k36:i6_ram " "Elaborating entity \"sp_sram_16k36\" for hierarchy \"sp_sram_16k36:i6_ram\"" {  } { { "rtl/mst_fifo_top.v" "i6_ram" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\"" {  } { { "tech/sp_sram_16k36.v" "altsyncram_component" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\"" {  } { { "tech/sp_sram_16k36.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741189100684 ""}  } { { "tech/sp_sram_16k36.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741189100684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhm1 " "Found entity 1: altsyncram_uhm1" {  } { { "db/altsyncram_uhm1.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uhm1 sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated " "Elaborating entity \"altsyncram_uhm1\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_uhm1.tdf" "decode3" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_uhm1.tdf" "rden_decode" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/mux_6hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741189100839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189100839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6hb sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|mux_6hb:mux2 " "Elaborating entity \"mux_6hb\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|mux_6hb:mux2\"" {  } { { "db/altsyncram_uhm1.tdf" "mux2" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189100839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SIWU_N VCC " "Pin \"SIWU_N\" is stuck at VCC" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741189102553 "|mst_fifo_top|SIWU_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_sig\[1\] VCC " "Pin \"debug_sig\[1\]\" is stuck at VCC" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741189102553 "|mst_fifo_top|debug_sig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_sig\[2\] GND " "Pin \"debug_sig\[2\]\" is stuck at GND" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741189102553 "|mst_fifo_top|debug_sig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_sig\[3\] VCC " "Pin \"debug_sig\[3\]\" is stuck at VCC" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741189102553 "|mst_fifo_top|debug_sig[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741189102553 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741189102712 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741189103376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741189103626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741189103626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2284 " "Implemented 2284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741189103803 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741189103803 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1741189103803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2153 " "Implemented 2153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741189103803 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1741189103803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741189103803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741189103823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 16:38:23 2025 " "Processing ended: Wed Mar  5 16:38:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741189103823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741189103823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741189103823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741189103823 ""}
