<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Simple_dual_port_ram (hardcaml_xilinx.Hardcaml_xilinx.Simple_dual_port_ram)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../../index.html">hardcaml_xilinx</a> &#x00BB; <a href="../index.html">Hardcaml_xilinx</a> &#x00BB; Simple_dual_port_ram</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml_xilinx.Simple_dual_port_ram</span></code></h1><p>Simple Dual Port Memory. 1 port is for writing, the other for reading.</p></header><div class="odoc-content"><div class="odoc-spec"><div class="spec value" id="val-create" class="anchored"><a href="#val-create" class="anchor"></a><code><span><span class="keyword">val</span> create : 
  <span>?read_latency:<span class="xref-unresolved">Base</span>.int <span class="arrow">&#45;&gt;</span></span>
  <span>?arch:<a href="../Ram_arch/index.html#type-t">Ram_arch.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?byte_write_width:<a href="../Byte_write_width/index.html#type-t">Byte_write_width.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?memory_optimization:<span class="xref-unresolved">Base</span>.bool <span class="arrow">&#45;&gt;</span></span>
  <span>?cascade_height:<a href="../Cascade_height/index.html#type-t">Cascade_height.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?simulation_name:<span class="xref-unresolved">Base</span>.string <span class="arrow">&#45;&gt;</span></span>
  <span>build_mode:<a href="../../../hardcaml/Hardcaml/Build_mode/index.html#type-t">Hardcaml.Build_mode.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><span class="xref-unresolved">Base</span>.unit <span class="arrow">&#45;&gt;</span></span>
  <span>clock:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>clear:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>size:<span class="xref-unresolved">Base</span>.int <span class="arrow">&#45;&gt;</span></span>
  <span>write_address:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>write_enable:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>data:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>read_address:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>read_enable:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a></span></code></div><div class="spec-doc"><p>Create a Xilinx compatible memory. Uses True_dual_port_ram with appropriate parameters for implementation.</p></div></div></div></body></html>