module mux4to1(F, W0, W1, W2, W3, S);
	
	input [3:0] W0, W1, W2, W3;
	input[1:0] S;
	output [3:0]F;
	
	assign F = S[1] ? (S[0] ? W0:W1) : (S[0] ? W2:W3);
	
endmodule
