/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2010 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 

/*-----------------------------------------------------------------------------
	0x0000 hsb_vsb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_HSB_VSB[] = {                          /* 0x0000 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "vsb"                             },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "hsb"                             },
};

/*-----------------------------------------------------------------------------
	0x0004 hnb_vnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_HNB_VNB[] = {                          /* 0x0004 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 0, "hnb"                             },
	{ REG_XS_N_RW,  0, 0,  0, 0, 12, 8, "vnb"                             },
};

/*-----------------------------------------------------------------------------
	0x0008 dbg_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DBG_CTRL[] = {                         /* 0x0008 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pb_en"                           },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "demo_en"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "apf_en"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 3, "sbi2rgb_en"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "sbi_dis"                         },
};

/*-----------------------------------------------------------------------------
	0x000c pat_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PAT_EN[] = {                           /* 0x000c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 0, "pat_en"                          },
};

/*-----------------------------------------------------------------------------
	0x0010 pat_val ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PAT_VAL[] = {                          /* 0x0010 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "pat_val"                         },
};

/*-----------------------------------------------------------------------------
	0x0014 pat_h_max_min ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PAT_H_MAX_MIN[] = {                    /* 0x0014 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "pat_h_min"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "pat_h_max"                       },
};

/*-----------------------------------------------------------------------------
	0x0018 pat_v_max_min ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PAT_V_MAX_MIN[] = {                    /* 0x0018 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pat_v_min"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pat_v_max"                       },
};

/*-----------------------------------------------------------------------------
	0x001c pat_hv_ppf ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PAT_HV_PPF[] = {                       /* 0x001c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "pat_h_ppf"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 8, "pat_v_ppf"                       },
};

/*-----------------------------------------------------------------------------
	0x0020 wavg_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_WAVG_EN[] = {                          /* 0x0020 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "wavg_en"                         },
};

/*-----------------------------------------------------------------------------
	0x0024 max_opt ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MAX_OPT[] = {                          /* 0x0024 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "wavg_en"                         },
};

/*-----------------------------------------------------------------------------
	0x0028 blk_max_mode ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BLK_MAX_MODE[] = {                     /* 0x0028 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "blk_max_mode"                    },
};

/*-----------------------------------------------------------------------------
	0x002c nlf_th ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_NLF_TH[] = {                           /* 0x002c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "nlf_th"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "limit"                           },
};

/*-----------------------------------------------------------------------------
	0x0030 a_para ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_A_PARA[] = {                           /* 0x0030 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 0, "a_para"                          },
};

/*-----------------------------------------------------------------------------
	0x0034 sc_mag_th ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SC_MAG_TH[] = {                        /* 0x0034 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "sc_mag_th"                       },
};

/*-----------------------------------------------------------------------------
	0x0038 sc_mag_gn ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SC_MAG_GN[] = {                        /* 0x0038 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "sc_mag_gn"                       },
};

/*-----------------------------------------------------------------------------
	0x003c sc_mag_info ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SC_MAG_INFO[] = {                      /* 0x003c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "sc_mag_info"                     },
};

/*-----------------------------------------------------------------------------
	0x0040 sc_adj_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SC_ADJ_EN[] = {                        /* 0x0040 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "sc_adj_en"                       },
};

/*-----------------------------------------------------------------------------
	0x0044 md_adj_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MD_ADJ_EN[] = {                        /* 0x0044 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "md_adj_en"                       },
};

/*-----------------------------------------------------------------------------
	0x0048 sc_tdif_th ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SC_TDIF_TH[] = {                       /* 0x0048 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "sc_tdif_th"                      },
};

/*-----------------------------------------------------------------------------
	0x004c sc_tdif_gn ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SC_TDIF_GN[] = {                       /* 0x004c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "sc_tdif_gn"                      },
};

/*-----------------------------------------------------------------------------
	0x0050 lrz_offset ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_LRZ_OFFSET[] = {                       /* 0x0050 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "lrz_offset"                      },
};

/*-----------------------------------------------------------------------------
	0x0054 lrz_gain ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_LRZ_GAIN[] = {                         /* 0x0054 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "lrz_gain"                        },
};

/*-----------------------------------------------------------------------------
	0x0058 pixel_gain_p5 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PIXEL_GAIN_P5[] = {                    /* 0x0058 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 0, "pixel_gain_p5"                   },
};

/*-----------------------------------------------------------------------------
	0x005c iwb_r_gain ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_IWB_R_GAIN[] = {                       /* 0x005c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "iwb_r_gain"                      },
};

/*-----------------------------------------------------------------------------
	0x0060 iwb_g_gain ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_IWB_G_GAIN[] = {                       /* 0x0060 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "iwb_g_gain"                      },
};

/*-----------------------------------------------------------------------------
	0x0064 iwb_b_gain ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_IWB_B_GAIN[] = {                       /* 0x0064 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "iwb_b_gain"                      },
};

/*-----------------------------------------------------------------------------
	0x0068 iwb_r_offset ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_IWB_R_OFFSET[] = {                     /* 0x0068 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "iwb_r_offset"                    },
};

/*-----------------------------------------------------------------------------
	0x006c iwb_g_offset ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_IWB_G_OFFSET[] = {                     /* 0x006c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "iwb_g_offset"                    },
};

/*-----------------------------------------------------------------------------
	0x0070 iwb_b_offset ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_IWB_B_OFFSET[] = {                     /* 0x0070 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "iwb_b_offset"                    },
};

/*-----------------------------------------------------------------------------
	0x0074 nlf_mode ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_NLF_MODE[] = {                         /* 0x0074 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "nlf_mode"                        },
};

/*-----------------------------------------------------------------------------
	0x0078 nlf_tab_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_NLF_TAB_EN[] = {                       /* 0x0078 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 0, "htab_en_1_0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 2, "vtab_en_1_0"                     },
};

/*-----------------------------------------------------------------------------
	0x007c apl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_APL[] = {                              /* 0x007c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "apl"                             },
};

/*-----------------------------------------------------------------------------
	0x0080 blu_bv_in_sel ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BLU_BV_IN_SEL[] = {                    /* 0x0080 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "bv_sel"                          },
};

/*-----------------------------------------------------------------------------
	0x0084 max_opt_mode ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MAX_OPT_MODE[] = {                     /* 0x0084 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "max_opt_mode"                    },
};

/*-----------------------------------------------------------------------------
	0x0088 max_opt_0_1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MAX_OPT_0_1[] = {                      /* 0x0088 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "max_opt_1"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 8, "max_opt_0"                       },
};

/*-----------------------------------------------------------------------------
	0x008c level_th ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_LEVEL_TH[] = {                         /* 0x008c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "level_th"                        },
};

/*-----------------------------------------------------------------------------
	0x0090 number_th ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_NUMBER_TH[] = {                        /* 0x0090 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "num_th"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 18,16, "num_bit_sel"                     },
};

/*-----------------------------------------------------------------------------
	0x0094 gbl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_GBL[] = {                              /* 0x0094 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "gbl"                             },
};

/*-----------------------------------------------------------------------------
	0x0098 pc_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_EN[] = {                            /* 0x0098 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "comp_en"                         },
};

/*-----------------------------------------------------------------------------
	0x009c pc_gain_prec ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_GAIN_PREC[] = {                     /* 0x009c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 0, "gain_prec_nor"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 4, "gain_prec_demo"                  },
};

/*-----------------------------------------------------------------------------
	0x00a0 pc_mode_sel ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_MODE_SEL[] = {                      /* 0x00a0 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 0, "pc_in_sel"                       },
};

/*-----------------------------------------------------------------------------
	0x00a4 pc_sbi_in_sel ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_SBI_IN_SEL[] = {                    /* 0x00a4 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "pc_sbi_in_sel"                   },
};

/*-----------------------------------------------------------------------------
	0x00a8 pc_sbi_in_value ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_SBI_IN_VALUE[] = {                  /* 0x00a8 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "sbi_i2c"                         },
};

/*-----------------------------------------------------------------------------
	0x00ac pc_gain_demo ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_GAIN_DEMO[] = {                     /* 0x00ac */
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 0, "pc_gain_demo"                    },
};

/*-----------------------------------------------------------------------------
	0x00b0 out_sync_pol ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_OUT_SYNC_POL[] = {                     /* 0x00b0 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "hsync_neg"                       },
};

/*-----------------------------------------------------------------------------
	0x00b4 lum_demo ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_LUM_DEMO[] = {                         /* 0x00b4 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "lum_demo"                        },
};

/*-----------------------------------------------------------------------------
	0x00b8 dither ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DITHER[] = {                           /* 0x00b8 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "temp_en"                         },
};

/*-----------------------------------------------------------------------------
	0x00bc vin_conf ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_VIN_CONF[] = {                         /* 0x00bc */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "add_pixel"                       },
};

/*-----------------------------------------------------------------------------
	0x00c0 scan_th ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SCAN_TH[] = {                          /* 0x00c0 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "abv_cmp_value"                   },
};

/*-----------------------------------------------------------------------------
	0x00c4 bv_mux_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_MUX_CTRL[] = {                      /* 0x00c4 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 0, "bv_mux_ctrl"                     },
};

/*-----------------------------------------------------------------------------
	0x00c8 blu_type ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BLU_TYPE[] = {                         /* 0x00c8 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "edge_lit"                        },
};

/*-----------------------------------------------------------------------------
	0x00cc minl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MINL[] = {                             /* 0x00cc */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "minl"                            },
};

/*-----------------------------------------------------------------------------
	0x00d0 lut_mode ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_LUT_MODE[] = {                         /* 0x00d0 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 0, "lut_mode"                        },
};

/*-----------------------------------------------------------------------------
	0x00d4 ex_abv ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_EX_ABV[] = {                           /* 0x00d4 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "ex_abv"                          },
};

/*-----------------------------------------------------------------------------
	0x00d8 sg_l_h ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SG_L_H[] = {                           /* 0x00d8 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "sg_l"                            },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 8, "sg_h"                            },
};

/*-----------------------------------------------------------------------------
	0x00e0 umask_coeff ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_UMASK_COEFF[] = {                      /* 0x00e0 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "umask_coeff"                     },
};

/*-----------------------------------------------------------------------------
	0x00e4 umask_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_UMASK_EN[] = {                         /* 0x00e4 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "umask_en"                        },
};

/*-----------------------------------------------------------------------------
	0x00e8 umask_coaring ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_UMASK_COARING[] = {                    /* 0x00e8 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "coaring_n"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "coaring_p"                       },
};

/*-----------------------------------------------------------------------------
	0x00f4 umask_gain ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_UMASK_GAIN[] = {                       /* 0x00f4 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "gain_n"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "gain_p"                          },
};

/*-----------------------------------------------------------------------------
	0x00f8 bv_i2c_wr_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_I2C_WR_EN[] = {                     /* 0x00f8 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "blu_i2c_wr_en"                   },
};

/*-----------------------------------------------------------------------------
	0x00fc bv_i2c_wr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_I2C_WR[] = {                        /* 0x00fc */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "bv_wdata"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "bv_addr"                         },
};

/*-----------------------------------------------------------------------------
	0x0108 pwm_value ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PWM_VALUE[] = {                        /* 0x0108 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "pwm_value"                       },
};

/*-----------------------------------------------------------------------------
	0x010c sclk_t1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SCLK_T1[] = {                          /* 0x010c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 0, "sclk_t1"                         },
};

/*-----------------------------------------------------------------------------
	0x0110 sclk_t2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SCLK_T2[] = {                          /* 0x0110 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 0, "sclk_t2"                         },
};

/*-----------------------------------------------------------------------------
	0x0114 sclk_t3 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SCLK_T3[] = {                          /* 0x0114 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 0, "sclk_t3"                         },
};

/*-----------------------------------------------------------------------------
	0x0118 sclk_t4 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SCLK_T4[] = {                          /* 0x0118 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 0, "sclk_t4"                         },
};

/*-----------------------------------------------------------------------------
	0x011c spi_master_cfg ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SPI_MASTER_CFG[] = {                   /* 0x011c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "cpha"                            },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "cpol"                            },
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 2, "spi_width"                       },
};

/*-----------------------------------------------------------------------------
	0x0124 m0_id ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M0_ID[] = {                            /* 0x0124 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 0, "m0_id"                           },
};

/*-----------------------------------------------------------------------------
	0x0128 m1_id ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M1_ID[] = {                            /* 0x0128 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 0, "m1_id"                           },
};

/*-----------------------------------------------------------------------------
	0x012c m2_id ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M2_ID[] = {                            /* 0x012c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 0, "m2_id"                           },
};

/*-----------------------------------------------------------------------------
	0x0130 m3_id ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M3_ID[] = {                            /* 0x0130 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 0, "m3_id"                           },
};

/*-----------------------------------------------------------------------------
	0x0134 spi_cmd ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SPI_CMD[] = {                          /* 0x0134 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 0, "spi_cmd"                         },
};

/*-----------------------------------------------------------------------------
	0x0138 vsync_t5 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_VSYNC_T5[] = {                         /* 0x0138 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "sclk_t5"                         },
};

/*-----------------------------------------------------------------------------
	0x013c id ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_ID[] = {                               /* 0x013c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "spi_device_id"                   },
};

/*-----------------------------------------------------------------------------
	0x0140 spi_slave_cfg ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SPI_SLAVE_CFG[] = {                    /* 0x0140 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "cpol"                            },
};

/*-----------------------------------------------------------------------------
	0x0144 m0_sp ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M0_SP[] = {                            /* 0x0144 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "m0_sp"                           },
};

/*-----------------------------------------------------------------------------
	0x0148 m1_sp ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M1_SP[] = {                            /* 0x0148 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "m1_sp"                           },
};

/*-----------------------------------------------------------------------------
	0x014c m2_sp ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M2_SP[] = {                            /* 0x014c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "m2_sp"                           },
};

/*-----------------------------------------------------------------------------
	0x0150 m3_sp ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M3_SP[] = {                            /* 0x0150 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "m3_sp"                           },
};

/*-----------------------------------------------------------------------------
	0x0154 m0_hnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M0_HNB[] = {                           /* 0x0154 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 0, "m0_hnb"                          },
};

/*-----------------------------------------------------------------------------
	0x0158 m1_hnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M1_HNB[] = {                           /* 0x0158 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 0, "m1_hnb"                          },
};

/*-----------------------------------------------------------------------------
	0x015c m2_hnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M2_HNB[] = {                           /* 0x015c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 0, "m2_hnb"                          },
};

/*-----------------------------------------------------------------------------
	0x0160 m3_hnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M3_HNB[] = {                           /* 0x0160 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 0, "m3_hnb"                          },
};

/*-----------------------------------------------------------------------------
	0x0164 m0_vnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M0_VNB[] = {                           /* 0x0164 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 0, "m0_vnb"                          },
};

/*-----------------------------------------------------------------------------
	0x0168 m1_vnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M1_VNB[] = {                           /* 0x0168 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 0, "m1_vnb"                          },
};

/*-----------------------------------------------------------------------------
	0x016c m2_vnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M2_VNB[] = {                           /* 0x016c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 0, "m2_vnb"                          },
};

/*-----------------------------------------------------------------------------
	0x0170 m3_vnb ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_M3_VNB[] = {                           /* 0x0170 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 0, "m3_vnb"                          },
};

/*-----------------------------------------------------------------------------
	0x0174 spi_ch_mask ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SPI_CH_MASK[] = {                      /* 0x0174 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 0, "spi_ch_mask"                     },
};

/*-----------------------------------------------------------------------------
	0x0178 reverse_mode ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_REVERSE_MODE[] = {                     /* 0x0178 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "reverse_mode_en"                 },
};

/*-----------------------------------------------------------------------------
	0x017c calib_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CALIB_EN[] = {                         /* 0x017c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "calib_en"                        },
};

/*-----------------------------------------------------------------------------
	0x0180 calib_status ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CALIB_STATUS[] = {                     /* 0x0180 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "calb_data_num"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 12,12, "calib_rdy"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15,13, "calib_err"                       },
};

/*-----------------------------------------------------------------------------
	0x0188 bv_i2c_rd_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_I2C_RD_EN[] = {                     /* 0x0188 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "bv_i2c_rd_en"                    },
};

/*-----------------------------------------------------------------------------
	0x018c bv_i2c_rd_addr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_I2C_RD_ADDR[] = {                   /* 0x018c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "bv_i2c_rd_addr"                  },
};

/*-----------------------------------------------------------------------------
	0x0190 bv_i2c_rd_data ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_I2C_RD_DATA[] = {                   /* 0x0190 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "bv_i2c_rd_data"                  },
};

/*-----------------------------------------------------------------------------
	0x01b0 blu_vs_mode ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BLU_VS_MODE[] = {                      /* 0x01b0 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "vs_mode_en"                      },
};

/*-----------------------------------------------------------------------------
	0x0208 boot_rom_addr_clr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BOOT_ROM_ADDR_CLR[] = {                /* 0x0208 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "boo_rom_address_clr"             },
};

/*-----------------------------------------------------------------------------
	0x020c boot_rom_data ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BOOT_ROM_DATA[] = {                    /* 0x020c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "boot_rom_data"                   },
};

/*-----------------------------------------------------------------------------
	0x0210 run_stall ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_RUN_STALL[] = {                        /* 0x0210 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "run_stall"                       },
};

/*-----------------------------------------------------------------------------
	0x0214 cmem_addr_clr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CMEM_ADDR_CLR[] = {                    /* 0x0214 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "mem_addr_clr"                    },
};

/*-----------------------------------------------------------------------------
	0x0218 wavg_hcoeff ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_WAVG_HCOEFF[] = {                      /* 0x0218 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "wavg_hcoeff"                     },
};

/*-----------------------------------------------------------------------------
	0x021c wavg_vcoeff ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_WAVG_VCOEFF[] = {                      /* 0x021c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "wavg_vcoeff"                     },
};

/*-----------------------------------------------------------------------------
	0x0220 sbi_hcoeff ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SBI_HCOEFF[] = {                       /* 0x0220 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "sbi_hcoeff"                      },
};

/*-----------------------------------------------------------------------------
	0x0224 sbi_vcoeff ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SBI_VCOEFF[] = {                       /* 0x0224 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "sbi_vcoeff"                      },
};

/*-----------------------------------------------------------------------------
	0x0228 pc_lut_a ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_LUT_A[] = {                         /* 0x0228 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "pc_coeff_a"                      },
};

/*-----------------------------------------------------------------------------
	0x022c pc_lut_b ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_LUT_B[] = {                         /* 0x022c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "pc_lut_b"                        },
};

/*-----------------------------------------------------------------------------
	0x0230 pc_lut_c ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_LUT_C[] = {                         /* 0x0230 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "pc_lut_c"                        },
};

/*-----------------------------------------------------------------------------
	0x0234 pc_lut_d ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PC_LUT_D[] = {                         /* 0x0234 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "pc_lut_d"                        },
};

/*-----------------------------------------------------------------------------
	0x0238 bv_upper_lut ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_UPPER_LUT[] = {                     /* 0x0238 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "bv_upper_lut"                    },
};

/*-----------------------------------------------------------------------------
	0x023c bv_lower_lut ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_LOWER_LUT[] = {                     /* 0x023c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "bv_lower_lut"                    },
};

/*-----------------------------------------------------------------------------
	0x0240 int_mask ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_INT_MASK[] = {                         /* 0x0240 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "int_mask"                        },
};

/*-----------------------------------------------------------------------------
	0x0244 pdebug_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PDEBUG_EN[] = {                        /* 0x0244 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "pdebug_en"                       },
};

/*-----------------------------------------------------------------------------
	0x0248 pdebug_status ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PDEBUG_STATUS[] = {                    /* 0x0248 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "pdebug_status"                   },
};

/*-----------------------------------------------------------------------------
	0x024c pdebug_pc ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PDEBUG_PC[] = {                        /* 0x024c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "pdebug_pc"                       },
};

/*-----------------------------------------------------------------------------
	0x0250 pdebug_data ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PDEBUG_DATA[] = {                      /* 0x0250 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "pdebug_data"                     },
};

/*-----------------------------------------------------------------------------
	0x0254 bv_intr_clr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_BV_INTR_CLR[] = {                      /* 0x0254 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "bv_intr_clr"                     },
};

/*-----------------------------------------------------------------------------
	0x0258 line_intr_clr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_LINE_INTR_CLR[] = {                    /* 0x0258 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "line_intr_clr"                   },
};

/*-----------------------------------------------------------------------------
	0x025c line_intr_counter ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_LINE_INTR_COUNTER[] = {                /* 0x025c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "line_inter_counter"              },
};

/*-----------------------------------------------------------------------------
	0x0370 ext_intr_en ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_EXT_INTR_EN[] = {                      /* 0x0370 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "ext_intr_en"                     },
};

/*-----------------------------------------------------------------------------
	0x0374 ext_intr_status ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_EXT_INTR_STATUS[] = {                  /* 0x0374 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "ext_intr_status"                 },
};

/*-----------------------------------------------------------------------------
	0x0378 ext_intr_raw_status ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_EXT_INTR_RAW_STATUS[] = {              /* 0x0378 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "ext_intr_raw_status"             },
};

/*-----------------------------------------------------------------------------
	0x037c ext_intr_clr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_EXT_INTR_CLR[] = {                     /* 0x037c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 0, "ext_intr_clr"                    },
};

/*-----------------------------------------------------------------------------
	0x0380 ipc_mem ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_IPC_MEM[] = {                          /* 0x0380 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "ipc_mem_rw"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 31, 8, "ipc_mem_ro"                      },
};

DBG_REG_T gDbgRegDIMM[] = {
	{0x0000,N_FLD(dbg_HSB_VSB),                         "HSB_VSB"                         ,dbg_HSB_VSB                         }, //
	{0x0004,N_FLD(dbg_HNB_VNB),                         "HNB_VNB"                         ,dbg_HNB_VNB                         }, //
	{0x0008,N_FLD(dbg_DBG_CTRL),                        "DBG_CTRL"                        ,dbg_DBG_CTRL                        }, //
	{0x000c,N_FLD(dbg_PAT_EN),                          "PAT_EN"                          ,dbg_PAT_EN                          }, //
	{0x0010,N_FLD(dbg_PAT_VAL),                         "PAT_VAL"                         ,dbg_PAT_VAL                         }, //
	{0x0014,N_FLD(dbg_PAT_H_MAX_MIN),                   "PAT_H_MAX_MIN"                   ,dbg_PAT_H_MAX_MIN                   }, //
	{0x0018,N_FLD(dbg_PAT_V_MAX_MIN),                   "PAT_V_MAX_MIN"                   ,dbg_PAT_V_MAX_MIN                   }, //
	{0x001c,N_FLD(dbg_PAT_HV_PPF),                      "PAT_HV_PPF"                      ,dbg_PAT_HV_PPF                      }, //
	{0x0020,N_FLD(dbg_WAVG_EN),                         "WAVG_EN"                         ,dbg_WAVG_EN                         }, //
	{0x0024,N_FLD(dbg_MAX_OPT),                         "MAX_OPT"                         ,dbg_MAX_OPT                         }, //
	{0x0028,N_FLD(dbg_BLK_MAX_MODE),                    "BLK_MAX_MODE"                    ,dbg_BLK_MAX_MODE                    }, //
	{0x002c,N_FLD(dbg_NLF_TH),                          "NLF_TH"                          ,dbg_NLF_TH                          }, //
	{0x0030,N_FLD(dbg_A_PARA),                          "A_PARA"                          ,dbg_A_PARA                          }, //
	{0x0034,N_FLD(dbg_SC_MAG_TH),                       "SC_MAG_TH"                       ,dbg_SC_MAG_TH                       }, //
	{0x0038,N_FLD(dbg_SC_MAG_GN),                       "SC_MAG_GN"                       ,dbg_SC_MAG_GN                       }, //
	{0x003c,N_FLD(dbg_SC_MAG_INFO),                     "SC_MAG_INFO"                     ,dbg_SC_MAG_INFO                     }, //
	{0x0040,N_FLD(dbg_SC_ADJ_EN),                       "SC_ADJ_EN"                       ,dbg_SC_ADJ_EN                       }, //
	{0x0044,N_FLD(dbg_MD_ADJ_EN),                       "MD_ADJ_EN"                       ,dbg_MD_ADJ_EN                       }, //
	{0x0048,N_FLD(dbg_SC_TDIF_TH),                      "SC_TDIF_TH"                      ,dbg_SC_TDIF_TH                      }, //
	{0x004c,N_FLD(dbg_SC_TDIF_GN),                      "SC_TDIF_GN"                      ,dbg_SC_TDIF_GN                      }, //
	{0x0050,N_FLD(dbg_LRZ_OFFSET),                      "LRZ_OFFSET"                      ,dbg_LRZ_OFFSET                      }, //
	{0x0054,N_FLD(dbg_LRZ_GAIN),                        "LRZ_GAIN"                        ,dbg_LRZ_GAIN                        }, //
	{0x0058,N_FLD(dbg_PIXEL_GAIN_P5),                   "PIXEL_GAIN_P5"                   ,dbg_PIXEL_GAIN_P5                   }, //
	{0x005c,N_FLD(dbg_IWB_R_GAIN),                      "IWB_R_GAIN"                      ,dbg_IWB_R_GAIN                      }, //
	{0x0060,N_FLD(dbg_IWB_G_GAIN),                      "IWB_G_GAIN"                      ,dbg_IWB_G_GAIN                      }, //
	{0x0064,N_FLD(dbg_IWB_B_GAIN),                      "IWB_B_GAIN"                      ,dbg_IWB_B_GAIN                      }, //
	{0x0068,N_FLD(dbg_IWB_R_OFFSET),                    "IWB_R_OFFSET"                    ,dbg_IWB_R_OFFSET                    }, //
	{0x006c,N_FLD(dbg_IWB_G_OFFSET),                    "IWB_G_OFFSET"                    ,dbg_IWB_G_OFFSET                    }, //
	{0x0070,N_FLD(dbg_IWB_B_OFFSET),                    "IWB_B_OFFSET"                    ,dbg_IWB_B_OFFSET                    }, //
	{0x0074,N_FLD(dbg_NLF_MODE),                        "NLF_MODE"                        ,dbg_NLF_MODE                        }, //
	{0x0078,N_FLD(dbg_NLF_TAB_EN),                      "NLF_TAB_EN"                      ,dbg_NLF_TAB_EN                      }, //
	{0x007c,N_FLD(dbg_APL),                             "APL"                             ,dbg_APL                             }, //
	{0x0080,N_FLD(dbg_BLU_BV_IN_SEL),                   "BLU_BV_IN_SEL"                   ,dbg_BLU_BV_IN_SEL                   }, //
	{0x0084,N_FLD(dbg_MAX_OPT_MODE),                    "MAX_OPT_MODE"                    ,dbg_MAX_OPT_MODE                    }, //
	{0x0088,N_FLD(dbg_MAX_OPT_0_1),                     "MAX_OPT_0_1"                     ,dbg_MAX_OPT_0_1                     }, //
	{0x008c,N_FLD(dbg_LEVEL_TH),                        "LEVEL_TH"                        ,dbg_LEVEL_TH                        }, //
	{0x0090,N_FLD(dbg_NUMBER_TH),                       "NUMBER_TH"                       ,dbg_NUMBER_TH                       }, //
	{0x0094,N_FLD(dbg_GBL),                             "GBL"                             ,dbg_GBL                             }, //
	{0x0098,N_FLD(dbg_PC_EN),                           "PC_EN"                           ,dbg_PC_EN                           }, //
	{0x009c,N_FLD(dbg_PC_GAIN_PREC),                    "PC_GAIN_PREC"                    ,dbg_PC_GAIN_PREC                    }, //
	{0x00a0,N_FLD(dbg_PC_MODE_SEL),                     "PC_MODE_SEL"                     ,dbg_PC_MODE_SEL                     }, //
	{0x00a4,N_FLD(dbg_PC_SBI_IN_SEL),                   "PC_SBI_IN_SEL"                   ,dbg_PC_SBI_IN_SEL                   }, //
	{0x00a8,N_FLD(dbg_PC_SBI_IN_VALUE),                 "PC_SBI_IN_VALUE"                 ,dbg_PC_SBI_IN_VALUE                 }, //
	{0x00ac,N_FLD(dbg_PC_GAIN_DEMO),                    "PC_GAIN_DEMO"                    ,dbg_PC_GAIN_DEMO                    }, //
	{0x00b0,N_FLD(dbg_OUT_SYNC_POL),                    "OUT_SYNC_POL"                    ,dbg_OUT_SYNC_POL                    }, //
	{0x00b4,N_FLD(dbg_LUM_DEMO),                        "LUM_DEMO"                        ,dbg_LUM_DEMO                        }, //
	{0x00b8,N_FLD(dbg_DITHER),                          "DITHER"                          ,dbg_DITHER                          }, //
	{0x00bc,N_FLD(dbg_VIN_CONF),                        "VIN_CONF"                        ,dbg_VIN_CONF                        }, //
	{0x00c0,N_FLD(dbg_SCAN_TH),                         "SCAN_TH"                         ,dbg_SCAN_TH                         }, //
	{0x00c4,N_FLD(dbg_BV_MUX_CTRL),                     "BV_MUX_CTRL"                     ,dbg_BV_MUX_CTRL                     }, //
	{0x00c8,N_FLD(dbg_BLU_TYPE),                        "BLU_TYPE"                        ,dbg_BLU_TYPE                        }, //
	{0x00cc,N_FLD(dbg_MINL),                            "MINL"                            ,dbg_MINL                            }, //
	{0x00d0,N_FLD(dbg_LUT_MODE),                        "LUT_MODE"                        ,dbg_LUT_MODE                        }, //
	{0x00d4,N_FLD(dbg_EX_ABV),                          "EX_ABV"                          ,dbg_EX_ABV                          }, //
	{0x00d8,N_FLD(dbg_SG_L_H),                          "SG_L_H"                          ,dbg_SG_L_H                          }, //
	{0x00e0,N_FLD(dbg_UMASK_COEFF),                     "UMASK_COEFF"                     ,dbg_UMASK_COEFF                     }, //
	{0x00e4,N_FLD(dbg_UMASK_EN),                        "UMASK_EN"                        ,dbg_UMASK_EN                        }, //
	{0x00e8,N_FLD(dbg_UMASK_COARING),                   "UMASK_COARING"                   ,dbg_UMASK_COARING                   }, //
	{0x00f4,N_FLD(dbg_UMASK_GAIN),                      "UMASK_GAIN"                      ,dbg_UMASK_GAIN                      }, //
	{0x00f8,N_FLD(dbg_BV_I2C_WR_EN),                    "BV_I2C_WR_EN"                    ,dbg_BV_I2C_WR_EN                    }, //
	{0x00fc,N_FLD(dbg_BV_I2C_WR),                       "BV_I2C_WR"                       ,dbg_BV_I2C_WR                       }, //
	{0x0108,N_FLD(dbg_PWM_VALUE),                       "PWM_VALUE"                       ,dbg_PWM_VALUE                       }, //
	{0x010c,N_FLD(dbg_SCLK_T1),                         "SCLK_T1"                         ,dbg_SCLK_T1                         }, //
	{0x0110,N_FLD(dbg_SCLK_T2),                         "SCLK_T2"                         ,dbg_SCLK_T2                         }, //
	{0x0114,N_FLD(dbg_SCLK_T3),                         "SCLK_T3"                         ,dbg_SCLK_T3                         }, //
	{0x0118,N_FLD(dbg_SCLK_T4),                         "SCLK_T4"                         ,dbg_SCLK_T4                         }, //
	{0x011c,N_FLD(dbg_SPI_MASTER_CFG),                  "SPI_MASTER_CFG"                  ,dbg_SPI_MASTER_CFG                  }, //
	{0x0124,N_FLD(dbg_M0_ID),                           "M0_ID"                           ,dbg_M0_ID                           }, //
	{0x0128,N_FLD(dbg_M1_ID),                           "M1_ID"                           ,dbg_M1_ID                           }, //
	{0x012c,N_FLD(dbg_M2_ID),                           "M2_ID"                           ,dbg_M2_ID                           }, //
	{0x0130,N_FLD(dbg_M3_ID),                           "M3_ID"                           ,dbg_M3_ID                           }, //
	{0x0134,N_FLD(dbg_SPI_CMD),                         "SPI_CMD"                         ,dbg_SPI_CMD                         }, //
	{0x0138,N_FLD(dbg_VSYNC_T5),                        "VSYNC_T5"                        ,dbg_VSYNC_T5                        }, //
	{0x013c,N_FLD(dbg_ID),                              "ID"                              ,dbg_ID                              }, //
	{0x0140,N_FLD(dbg_SPI_SLAVE_CFG),                   "SPI_SLAVE_CFG"                   ,dbg_SPI_SLAVE_CFG                   }, //
	{0x0144,N_FLD(dbg_M0_SP),                           "M0_SP"                           ,dbg_M0_SP                           }, //
	{0x0148,N_FLD(dbg_M1_SP),                           "M1_SP"                           ,dbg_M1_SP                           }, //
	{0x014c,N_FLD(dbg_M2_SP),                           "M2_SP"                           ,dbg_M2_SP                           }, //
	{0x0150,N_FLD(dbg_M3_SP),                           "M3_SP"                           ,dbg_M3_SP                           }, //
	{0x0154,N_FLD(dbg_M0_HNB),                          "M0_HNB"                          ,dbg_M0_HNB                          }, //
	{0x0158,N_FLD(dbg_M1_HNB),                          "M1_HNB"                          ,dbg_M1_HNB                          }, //
	{0x015c,N_FLD(dbg_M2_HNB),                          "M2_HNB"                          ,dbg_M2_HNB                          }, //
	{0x0160,N_FLD(dbg_M3_HNB),                          "M3_HNB"                          ,dbg_M3_HNB                          }, //
	{0x0164,N_FLD(dbg_M0_VNB),                          "M0_VNB"                          ,dbg_M0_VNB                          }, //
	{0x0168,N_FLD(dbg_M1_VNB),                          "M1_VNB"                          ,dbg_M1_VNB                          }, //
	{0x016c,N_FLD(dbg_M2_VNB),                          "M2_VNB"                          ,dbg_M2_VNB                          }, //
	{0x0170,N_FLD(dbg_M3_VNB),                          "M3_VNB"                          ,dbg_M3_VNB                          }, //
	{0x0174,N_FLD(dbg_SPI_CH_MASK),                     "SPI_CH_MASK"                     ,dbg_SPI_CH_MASK                     }, //
	{0x0178,N_FLD(dbg_REVERSE_MODE),                    "REVERSE_MODE"                    ,dbg_REVERSE_MODE                    }, //
	{0x017c,N_FLD(dbg_CALIB_EN),                        "CALIB_EN"                        ,dbg_CALIB_EN                        }, //
	{0x0180,N_FLD(dbg_CALIB_STATUS),                    "CALIB_STATUS"                    ,dbg_CALIB_STATUS                    }, //
	{0x0188,N_FLD(dbg_BV_I2C_RD_EN),                    "BV_I2C_RD_EN"                    ,dbg_BV_I2C_RD_EN                    }, //
	{0x018c,N_FLD(dbg_BV_I2C_RD_ADDR),                  "BV_I2C_RD_ADDR"                  ,dbg_BV_I2C_RD_ADDR                  }, //
	{0x0190,N_FLD(dbg_BV_I2C_RD_DATA),                  "BV_I2C_RD_DATA"                  ,dbg_BV_I2C_RD_DATA                  }, //
	{0x01b0,N_FLD(dbg_BLU_VS_MODE),                     "BLU_VS_MODE"                     ,dbg_BLU_VS_MODE                     }, //
	{0x0208,N_FLD(dbg_BOOT_ROM_ADDR_CLR),               "BOOT_ROM_ADDR_CLR"               ,dbg_BOOT_ROM_ADDR_CLR               }, //
	{0x020c,N_FLD(dbg_BOOT_ROM_DATA),                   "BOOT_ROM_DATA"                   ,dbg_BOOT_ROM_DATA                   }, //
	{0x0210,N_FLD(dbg_RUN_STALL),                       "RUN_STALL"                       ,dbg_RUN_STALL                       }, //
	{0x0214,N_FLD(dbg_CMEM_ADDR_CLR),                   "CMEM_ADDR_CLR"                   ,dbg_CMEM_ADDR_CLR                   }, //
	{0x0218,N_FLD(dbg_WAVG_HCOEFF),                     "WAVG_HCOEFF"                     ,dbg_WAVG_HCOEFF                     }, //
	{0x021c,N_FLD(dbg_WAVG_VCOEFF),                     "WAVG_VCOEFF"                     ,dbg_WAVG_VCOEFF                     }, //
	{0x0220,N_FLD(dbg_SBI_HCOEFF),                      "SBI_HCOEFF"                      ,dbg_SBI_HCOEFF                      }, //
	{0x0224,N_FLD(dbg_SBI_VCOEFF),                      "SBI_VCOEFF"                      ,dbg_SBI_VCOEFF                      }, //
	{0x0228,N_FLD(dbg_PC_LUT_A),                        "PC_LUT_A"                        ,dbg_PC_LUT_A                        }, //
	{0x022c,N_FLD(dbg_PC_LUT_B),                        "PC_LUT_B"                        ,dbg_PC_LUT_B                        }, //
	{0x0230,N_FLD(dbg_PC_LUT_C),                        "PC_LUT_C"                        ,dbg_PC_LUT_C                        }, //
	{0x0234,N_FLD(dbg_PC_LUT_D),                        "PC_LUT_D"                        ,dbg_PC_LUT_D                        }, //
	{0x0238,N_FLD(dbg_BV_UPPER_LUT),                    "BV_UPPER_LUT"                    ,dbg_BV_UPPER_LUT                    }, //
	{0x023c,N_FLD(dbg_BV_LOWER_LUT),                    "BV_LOWER_LUT"                    ,dbg_BV_LOWER_LUT                    }, //
	{0x0240,N_FLD(dbg_INT_MASK),                        "INT_MASK"                        ,dbg_INT_MASK                        }, //
	{0x0244,N_FLD(dbg_PDEBUG_EN),                       "PDEBUG_EN"                       ,dbg_PDEBUG_EN                       }, //
	{0x0248,N_FLD(dbg_PDEBUG_STATUS),                   "PDEBUG_STATUS"                   ,dbg_PDEBUG_STATUS                   }, //
	{0x024c,N_FLD(dbg_PDEBUG_PC),                       "PDEBUG_PC"                       ,dbg_PDEBUG_PC                       }, //
	{0x0250,N_FLD(dbg_PDEBUG_DATA),                     "PDEBUG_DATA"                     ,dbg_PDEBUG_DATA                     }, //
	{0x0254,N_FLD(dbg_BV_INTR_CLR),                     "BV_INTR_CLR"                     ,dbg_BV_INTR_CLR                     }, //
	{0x0258,N_FLD(dbg_LINE_INTR_CLR),                   "LINE_INTR_CLR"                   ,dbg_LINE_INTR_CLR                   }, //
	{0x025c,N_FLD(dbg_LINE_INTR_COUNTER),               "LINE_INTR_COUNTER"               ,dbg_LINE_INTR_COUNTER               }, //
	{0x0370,N_FLD(dbg_EXT_INTR_EN),                     "EXT_INTR_EN"                     ,dbg_EXT_INTR_EN                     }, //
	{0x0374,N_FLD(dbg_EXT_INTR_STATUS),                 "EXT_INTR_STATUS"                 ,dbg_EXT_INTR_STATUS                 }, //
	{0x0378,N_FLD(dbg_EXT_INTR_RAW_STATUS),             "EXT_INTR_RAW_STATUS"             ,dbg_EXT_INTR_RAW_STATUS             }, //
	{0x037c,N_FLD(dbg_EXT_INTR_CLR),                    "EXT_INTR_CLR"                    ,dbg_EXT_INTR_CLR                    }, //
	{0x0380,N_FLD(dbg_IPC_MEM),                         "IPC_MEM"                         ,dbg_IPC_MEM                         }, //
};

/* 122 regs, 122 types in Total*/

/* from 'LG1150-LED-MAN-01 v0.8(Register Manual -20100127).csv' 20100311 00:54:19     by getregs v2.3 */
