Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_processor_behav xil_defaultlib.mips_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alu_op' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alu_op' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mips_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_processor_behav
