@I [LIC-101] Checked out feature [ap_opencl]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'bkhusain' on host 'bkhusain-HP-Z420-Workstation' (Linux_x86_64 version 4.4.0-72-generic) on Thu Apr 06 11:11:57 BST 2017
            in directory '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_2/ip_design/build/prj'
@I [HLS-10] Opening project '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_2/ip_design/build/prj/my_project0'.
@I [HLS-10] Adding design file '../../src/foo.cpp' to the project
@I [HLS-10] Adding design file '../../src/foo_user.cpp' to the project
@I [HLS-10] Adding design file '../../src/foo_data.h' to the project
@I [HLS-10] Adding design file '../../src/user_lanczos_HW.cpp' to the project
@I [HLS-10] Adding design file '../../src/user_mv_mult_prescaled_HW.cpp' to the project
@I [HLS-10] Opening solution '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_2/ip_design/build/prj/my_project0/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file '../../src/user_mv_mult_prescaled_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_lanczos_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/foo_user.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/foo.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_init' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_sc_in' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_out_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_v_in' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_v_out' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_sc_out' does not exist in function 'foo'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [XFORM-603] Inlining function 'reset_part_vector' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:38).
@I [XFORM-603] Inlining function 'copy_vector_to_part_vector' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:39).
@I [XFORM-603] Inlining function 'mv_mult_prescaled_HW' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:43).
@I [XFORM-603] Inlining function 'part_vector_v_new' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:46).
@I [XFORM-603] Inlining function 'part_vector_normalize_update' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:48).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:211->../../src/user_lanczos_HW.cpp:46) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'foo_user' (../../src/foo_user.cpp:41) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'interface_loop_block' (../../src/foo.cpp:68) in function 'foo' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'memcpy..memory_inout' because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'reset_part_vector_1' (../../src/user_lanczos_HW.cpp:231) in function 'lanczos_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-8' (../../src/user_mv_mult_prescaled_HW.cpp:32) in function 'lanczos_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-14.1' (../../src/user_mv_mult_prescaled_HW.cpp:128) in function 'lanczos_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'part_vector_normalize_1_0' (../../src/user_lanczos_HW.cpp:112) in function 'lanczos_HW' for pipelining.
@I [XFORM-501] Unrolling loop 'memcpy..memory_inout' in function 'foo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1' (../../src/user_lanczos_HW.cpp:233) in function 'lanczos_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-8.1' (../../src/user_mv_mult_prescaled_HW.cpp:35) in function 'lanczos_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-14.1.1' (../../src/user_mv_mult_prescaled_HW.cpp:133) in function 'lanczos_HW' completely.
@I [XFORM-501] Unrolling loop 'part_vector_normalize_1_1' (../../src/user_lanczos_HW.cpp:115) in function 'lanczos_HW' completely.
@I [XFORM-102] Automatically partitioning small array 'init_in_int' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask1' (../../src/user_lanczos_HW.cpp:315) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask2' (../../src/user_lanczos_HW.cpp:316) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask' (../../src/user_lanczos_HW.cpp:143) completely based on array size.
@I [XFORM-101] Partitioning array 'block_in_int.mat'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_new.vec'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_prev.vec'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_current.vec'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_mult_v.vec' (../../src/user_lanczos_HW.cpp:31) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'init_in_int' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask1' (../../src/user_lanczos_HW.cpp:315) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask2' (../../src/user_lanczos_HW.cpp:316) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask' (../../src/user_lanczos_HW.cpp:143) in dimension 1 completely.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:211->../../src/user_lanczos_HW.cpp:46) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'foo_user' (../../src/foo_user.cpp:41) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/foo_user.cpp:17:31) to (../../src/foo_user.cpp:44:1) in function 'foo_user'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:66:4) to (../../src/user_mv_mult_prescaled_HW.cpp:69:2) in function 'lanczos_HW'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:70:4) to (../../src/user_mv_mult_prescaled_HW.cpp:70:4) in function 'lanczos_HW'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_lanczos_HW.cpp:345:4) to (../../src/user_lanczos_HW.cpp:344:71) in function 'part_vector_mult_par'... converting 25 basic blocks.
@I [XFORM-541] Flattening a loop nest 'copy_vector_to_part_vector_1' (../../src/user_lanczos_HW.cpp:73:3) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-11' (../../src/user_mv_mult_prescaled_HW.cpp:64:6) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-13' (../../src/user_mv_mult_prescaled_HW.cpp:124:7) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'part_vector_v_new_1' (../../src/user_lanczos_HW.cpp:165:3) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'part_vector_mult_1' (../../src/user_lanczos_HW.cpp:343:3) in function 'part_vector_mult_par'.
@I [XFORM-521] Merging 3 loops (../../src/user_mv_mult_prescaled_HW.cpp:27, ../../src/user_mv_mult_prescaled_HW.cpp:32, ../../src/user_mv_mult_prescaled_HW.cpp:48) in function 'lanczos_HW'.
@I [XFORM-521] Merging 3 loops (../../src/user_lanczos_HW.cpp:106, ../../src/user_lanczos_HW.cpp:112, ../../src/user_lanczos_HW.cpp:131) in function 'lanczos_HW'.
@I [XFORM-811] Inferring bus burst read of length 3 on port 'memory_inout' (../../src/foo.cpp:51:3).
@I [XFORM-811] Inferring bus burst read of length 9 on port 'memory_inout' (../../src/foo.cpp:79:3).
@I [XFORM-811] Inferring bus burst read of length 66 on port 'memory_inout' (../../src/foo.cpp:91:3).
@I [XFORM-811] Inferring bus burst read of length 414 on port 'memory_inout' (../../src/foo.cpp:100:3).
@I [XFORM-811] Inferring bus burst write of length 414 on port 'memory_inout' (../../src/foo.cpp:126:3).
@I [XFORM-811] Inferring bus burst write of length 5 on port 'memory_inout' (../../src/foo.cpp:133:3).
@W [XFORM-561] Ignored multiple trip count directives for loop 'Loop-6' in function 'lanczos_HW'.
@W [XFORM-561] Ignored multiple trip count directives for loop 'part_vector_normalize_1_0' in function 'lanczos_HW'.
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:144) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:144) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:144) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_0' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_1' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_2' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_3' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_4' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_5' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_6' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_7' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_8' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_9' (../../src/user_lanczos_HW.cpp:31) (distance = 10).
@I [ANALYSIS-51] Setting 'RAW' inter dependency for variable 'A_mult_v_vec_term' (../../src/user_lanczos_HW.cpp:31) (distance = 4).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos1' (../../src/user_lanczos_HW.cpp:317) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos1' (../../src/user_lanczos_HW.cpp:317) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos2' (../../src/user_lanczos_HW.cpp:317) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos2' (../../src/user_lanczos_HW.cpp:317) (distance = 10).
@I [HLS-111] Elapsed time: 40.6359 seconds; current memory usage: 450 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'foo' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_mult_par' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'part_vector_mult_init'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'part_vector_mult_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-61] Pipelining loop 'part_vector_mult_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-61] Pipelining loop 'part_vector_mult_1_L'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 6.23052 seconds; current memory usage: 500 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_mult_par' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.126138 seconds; current memory usage: 501 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_lanczos_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'reset_part_vector_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'reset_part_vector_1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'reset_part_vector_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_1_copy_vector_to_part_vector_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 7'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 8'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 9'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-61] Pipelining loop 'Loop 10'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 11'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-61] Pipelining loop 'Loop 12'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 4)
   between 'store' operation (../../src/user_mv_mult_prescaled_HW.cpp:161->../../src/user_lanczos_HW.cpp:43) of variable 'tmp_53', ../../src/user_mv_mult_prescaled_HW.cpp:161->../../src/user_lanczos_HW.cpp:43 on array 'A_mult_v.vec_term', ../../src/user_lanczos_HW.cpp:31 and 'load' operation ('A_mult_v_vec_term_load', ../../src/user_mv_mult_prescaled_HW.cpp:161->../../src/user_lanczos_HW.cpp:43) on array 'A_mult_v.vec_term', ../../src/user_lanczos_HW.cpp:31.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 12.
@I [SCHED-61] Pipelining loop 'part_vector_mult_init'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 25.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_1_part_vector_v_new_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 26.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 25.
@I [SCHED-61] Pipelining loop 'part_vector_normalize_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.960802 seconds; current memory usage: 504 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_lanczos_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.801849 seconds; current memory usage: 509 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.766501 seconds; current memory usage: 509 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094984 seconds; current memory usage: 509 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::init_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::sc_in_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'interface_loop_block'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 10, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 22, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 46, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 70, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 82, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 83, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:70) and bus request on port 'memory_inout' (../../src/foo.cpp:70).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 84, Depth: 92.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::out_block_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::v_in_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.v_out_out_int.gep'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.sc_out_out_int.gep'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 18.1859 seconds; current memory usage: 521 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.7714 seconds; current memory usage: 527 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_mult_par' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_mult_par'.
@I [HLS-111] Elapsed time: 1.57842 seconds; current memory usage: 529 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_lanczos_HW' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'beta_current' is power-on initialization.
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'foo_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'foo_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 12 instance(s).
@I [RTGEN-100] Generating core module 'foo_fsqrt_32ns_32ns_32_12': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_10to1_sel4_32_1': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_lanczos_HW'.
@I [HLS-111] Elapsed time: 0.706424 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'foo_foo_user'.
@I [HLS-111] Elapsed time: 1.36533 seconds; current memory usage: 554 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'foo/byte_init_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_sc_in_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_out_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_v_in_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_v_out_out_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_sc_out_out_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/memory_inout' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on function 'foo' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Register 'init_in_int_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'foo'.
@I [HLS-111] Elapsed time: 2.42298 seconds; current memory usage: 566 MB.
@I [RTMG-278] Implementing memory 'foo_part_vector_mult_par_sos1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_prev_vec0_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_prev_vec_0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_prev_vec_term_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_current_vec0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_current_vec_term_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_current_vec_0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_current_vec_1_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_num_block_sched_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_col_block_sched_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_row_block_sched_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_num_term_block_sched3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_col_term_block_sched2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_row_term_block_sched1_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_A_mult_v_vec0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_A_mult_v_vec_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_A_mult_v_vec_term_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'foo_block_in_int_mat_term_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_out_block_in_int_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_v_in_in_int_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_block_in_int_mat_0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_v_out_out_int_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_sc_out_out_int_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'foo'.
@I [WVHDL-304] Generating RTL VHDL for 'foo'.
@I [WVLOG-307] Generating RTL Verilog for 'foo'.
@I [HLS-112] Total elapsed time: 151.485 seconds; peak memory usage: 566 MB.
@I [LIC-101] Checked in feature [ap_opencl]
