{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 09 03:29:48 2019 " "Info: Processing started: Fri Aug 09 03:29:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divisorDeFrequencia -c divisorDeFrequencia " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divisorDeFrequencia -c divisorDeFrequencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 104 -8 160 120 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst5 " "Info: Detected ripple clock \"inst5\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst6 " "Info: Detected ripple clock \"inst6\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst7 " "Info: Detected ripple clock \"inst7\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst8 " "Info: Detected ripple clock \"inst8\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst9 " "Info: Detected ripple clock \"inst9\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst11 " "Info: Detected ripple clock \"inst11\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst12 " "Info: Detected ripple clock \"inst12\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst13 " "Info: Detected ripple clock \"inst13\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst14 " "Info: Detected ripple clock \"inst14\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst15 " "Info: Detected ripple clock \"inst15\" as buffer" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst16 inst16 200.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 200.0 MHz between source register \"inst16\" and destination register \"inst16\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst16 1 REG LC6_J40 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_J40; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns inst16 2 REG LC6_J40 2 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC6_J40; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst16 inst16 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst16 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { inst16 {} inst16 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 51.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 51.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 104 -8 160 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns inst 2 REG LC2_D10 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_D10; Fanout = 2; REG Node = 'inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK inst } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns inst1 3 REG LC2_D23 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC2_D23; Fanout = 2; REG Node = 'inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst inst1 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 7.600 ns inst2 4 REG LC1_D23 2 " "Info: 4: + IC(0.200 ns) + CELL(1.100 ns) = 7.600 ns; Loc. = LC1_D23; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst1 inst2 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 10.700 ns inst3 5 REG LC1_D10 2 " "Info: 5: + IC(2.000 ns) + CELL(1.100 ns) = 10.700 ns; Loc. = LC1_D10; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst2 inst3 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 13.800 ns inst4 6 REG LC1_D17 2 " "Info: 6: + IC(2.000 ns) + CELL(1.100 ns) = 13.800 ns; Loc. = LC1_D17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst3 inst4 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.100 ns) 19.000 ns inst5 7 REG LC1_J4 2 " "Info: 7: + IC(4.100 ns) + CELL(1.100 ns) = 19.000 ns; Loc. = LC1_J4; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { inst4 inst5 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 22.600 ns inst6 8 REG LC1_J34 2 " "Info: 8: + IC(2.500 ns) + CELL(1.100 ns) = 22.600 ns; Loc. = LC1_J34; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { inst5 inst6 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 25.500 ns inst7 9 REG LC1_J27 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 25.500 ns; Loc. = LC1_J27; Fanout = 2; REG Node = 'inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst6 inst7 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 28.500 ns inst8 10 REG LC2_J34 2 " "Info: 10: + IC(1.900 ns) + CELL(1.100 ns) = 28.500 ns; Loc. = LC2_J34; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst7 inst8 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.300 ns inst9 11 REG LC2_J29 2 " "Info: 11: + IC(1.700 ns) + CELL(1.100 ns) = 31.300 ns; Loc. = LC2_J29; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst8 inst9 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 32.600 ns inst10 12 REG LC1_J29 2 " "Info: 12: + IC(0.200 ns) + CELL(1.100 ns) = 32.600 ns; Loc. = LC1_J29; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst9 inst10 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 35.800 ns inst11 13 REG LC1_J50 2 " "Info: 13: + IC(2.100 ns) + CELL(1.100 ns) = 35.800 ns; Loc. = LC1_J50; Fanout = 2; REG Node = 'inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst10 inst11 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.800 ns inst12 14 REG LC1_J40 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 38.800 ns; Loc. = LC1_J40; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst11 inst12 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 41.000 ns inst13 15 REG LC2_J39 2 " "Info: 15: + IC(1.100 ns) + CELL(1.100 ns) = 41.000 ns; Loc. = LC2_J39; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { inst12 inst13 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 42.300 ns inst14 16 REG LC1_J39 2 " "Info: 16: + IC(0.200 ns) + CELL(1.100 ns) = 42.300 ns; Loc. = LC1_J39; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst13 inst14 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 45.200 ns inst15 17 REG LC1_J33 2 " "Info: 17: + IC(1.800 ns) + CELL(1.100 ns) = 45.200 ns; Loc. = LC1_J33; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst14 inst15 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 51.400 ns inst16 18 REG LC6_J40 2 " "Info: 18: + IC(6.200 ns) + CELL(0.000 ns) = 51.400 ns; Loc. = LC6_J40; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { inst15 inst16 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 35.21 % ) " "Info: Total cell delay = 18.100 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "33.300 ns ( 64.79 % ) " "Info: Total interconnect delay = 33.300 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "51.400 ns" { CLK inst inst1 inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 51.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 51.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 104 -8 160 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns inst 2 REG LC2_D10 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_D10; Fanout = 2; REG Node = 'inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK inst } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns inst1 3 REG LC2_D23 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC2_D23; Fanout = 2; REG Node = 'inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst inst1 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 7.600 ns inst2 4 REG LC1_D23 2 " "Info: 4: + IC(0.200 ns) + CELL(1.100 ns) = 7.600 ns; Loc. = LC1_D23; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst1 inst2 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 10.700 ns inst3 5 REG LC1_D10 2 " "Info: 5: + IC(2.000 ns) + CELL(1.100 ns) = 10.700 ns; Loc. = LC1_D10; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst2 inst3 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 13.800 ns inst4 6 REG LC1_D17 2 " "Info: 6: + IC(2.000 ns) + CELL(1.100 ns) = 13.800 ns; Loc. = LC1_D17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst3 inst4 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.100 ns) 19.000 ns inst5 7 REG LC1_J4 2 " "Info: 7: + IC(4.100 ns) + CELL(1.100 ns) = 19.000 ns; Loc. = LC1_J4; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { inst4 inst5 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 22.600 ns inst6 8 REG LC1_J34 2 " "Info: 8: + IC(2.500 ns) + CELL(1.100 ns) = 22.600 ns; Loc. = LC1_J34; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { inst5 inst6 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 25.500 ns inst7 9 REG LC1_J27 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 25.500 ns; Loc. = LC1_J27; Fanout = 2; REG Node = 'inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst6 inst7 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 28.500 ns inst8 10 REG LC2_J34 2 " "Info: 10: + IC(1.900 ns) + CELL(1.100 ns) = 28.500 ns; Loc. = LC2_J34; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst7 inst8 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.300 ns inst9 11 REG LC2_J29 2 " "Info: 11: + IC(1.700 ns) + CELL(1.100 ns) = 31.300 ns; Loc. = LC2_J29; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst8 inst9 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 32.600 ns inst10 12 REG LC1_J29 2 " "Info: 12: + IC(0.200 ns) + CELL(1.100 ns) = 32.600 ns; Loc. = LC1_J29; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst9 inst10 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 35.800 ns inst11 13 REG LC1_J50 2 " "Info: 13: + IC(2.100 ns) + CELL(1.100 ns) = 35.800 ns; Loc. = LC1_J50; Fanout = 2; REG Node = 'inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst10 inst11 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.800 ns inst12 14 REG LC1_J40 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 38.800 ns; Loc. = LC1_J40; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst11 inst12 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 41.000 ns inst13 15 REG LC2_J39 2 " "Info: 15: + IC(1.100 ns) + CELL(1.100 ns) = 41.000 ns; Loc. = LC2_J39; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { inst12 inst13 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 42.300 ns inst14 16 REG LC1_J39 2 " "Info: 16: + IC(0.200 ns) + CELL(1.100 ns) = 42.300 ns; Loc. = LC1_J39; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst13 inst14 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 45.200 ns inst15 17 REG LC1_J33 2 " "Info: 17: + IC(1.800 ns) + CELL(1.100 ns) = 45.200 ns; Loc. = LC1_J33; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst14 inst15 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 51.400 ns inst16 18 REG LC6_J40 2 " "Info: 18: + IC(6.200 ns) + CELL(0.000 ns) = 51.400 ns; Loc. = LC6_J40; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { inst15 inst16 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 35.21 % ) " "Info: Total cell delay = 18.100 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "33.300 ns ( 64.79 % ) " "Info: Total interconnect delay = 33.300 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "51.400 ns" { CLK inst inst1 inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "51.400 ns" { CLK inst inst1 inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst16 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { inst16 {} inst16 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "51.400 ns" { CLK inst inst1 inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst16 {} } {  } {  } "" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK CLKdividido inst16 61.900 ns register " "Info: tco from clock \"CLK\" to destination pin \"CLKdividido\" through register \"inst16\" is 61.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 51.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 51.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 104 -8 160 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns inst 2 REG LC2_D10 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_D10; Fanout = 2; REG Node = 'inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK inst } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns inst1 3 REG LC2_D23 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC2_D23; Fanout = 2; REG Node = 'inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst inst1 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 7.600 ns inst2 4 REG LC1_D23 2 " "Info: 4: + IC(0.200 ns) + CELL(1.100 ns) = 7.600 ns; Loc. = LC1_D23; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst1 inst2 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 10.700 ns inst3 5 REG LC1_D10 2 " "Info: 5: + IC(2.000 ns) + CELL(1.100 ns) = 10.700 ns; Loc. = LC1_D10; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst2 inst3 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 13.800 ns inst4 6 REG LC1_D17 2 " "Info: 6: + IC(2.000 ns) + CELL(1.100 ns) = 13.800 ns; Loc. = LC1_D17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst3 inst4 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.100 ns) 19.000 ns inst5 7 REG LC1_J4 2 " "Info: 7: + IC(4.100 ns) + CELL(1.100 ns) = 19.000 ns; Loc. = LC1_J4; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { inst4 inst5 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 22.600 ns inst6 8 REG LC1_J34 2 " "Info: 8: + IC(2.500 ns) + CELL(1.100 ns) = 22.600 ns; Loc. = LC1_J34; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { inst5 inst6 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 25.500 ns inst7 9 REG LC1_J27 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 25.500 ns; Loc. = LC1_J27; Fanout = 2; REG Node = 'inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst6 inst7 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 28.500 ns inst8 10 REG LC2_J34 2 " "Info: 10: + IC(1.900 ns) + CELL(1.100 ns) = 28.500 ns; Loc. = LC2_J34; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst7 inst8 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.300 ns inst9 11 REG LC2_J29 2 " "Info: 11: + IC(1.700 ns) + CELL(1.100 ns) = 31.300 ns; Loc. = LC2_J29; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst8 inst9 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 32.600 ns inst10 12 REG LC1_J29 2 " "Info: 12: + IC(0.200 ns) + CELL(1.100 ns) = 32.600 ns; Loc. = LC1_J29; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst9 inst10 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 35.800 ns inst11 13 REG LC1_J50 2 " "Info: 13: + IC(2.100 ns) + CELL(1.100 ns) = 35.800 ns; Loc. = LC1_J50; Fanout = 2; REG Node = 'inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst10 inst11 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.800 ns inst12 14 REG LC1_J40 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 38.800 ns; Loc. = LC1_J40; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst11 inst12 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 41.000 ns inst13 15 REG LC2_J39 2 " "Info: 15: + IC(1.100 ns) + CELL(1.100 ns) = 41.000 ns; Loc. = LC2_J39; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { inst12 inst13 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 42.300 ns inst14 16 REG LC1_J39 2 " "Info: 16: + IC(0.200 ns) + CELL(1.100 ns) = 42.300 ns; Loc. = LC1_J39; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst13 inst14 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 45.200 ns inst15 17 REG LC1_J33 2 " "Info: 17: + IC(1.800 ns) + CELL(1.100 ns) = 45.200 ns; Loc. = LC1_J33; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst14 inst15 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 51.400 ns inst16 18 REG LC6_J40 2 " "Info: 18: + IC(6.200 ns) + CELL(0.000 ns) = 51.400 ns; Loc. = LC6_J40; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { inst15 inst16 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 35.21 % ) " "Info: Total cell delay = 18.100 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "33.300 ns ( 64.79 % ) " "Info: Total interconnect delay = 33.300 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "51.400 ns" { CLK inst inst1 inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.400 ns + Longest register pin " "Info: + Longest register to pin delay is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst16 1 REG LC6_J40 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_J40; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(8.600 ns) 9.400 ns CLKdividido 2 PIN PIN_40 0 " "Info: 2: + IC(0.800 ns) + CELL(8.600 ns) = 9.400 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'CLKdividido'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { inst16 CLKdividido } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 352 648 824 368 "CLKdividido" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 91.49 % ) " "Info: Total cell delay = 8.600 ns ( 91.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 8.51 % ) " "Info: Total interconnect delay = 0.800 ns ( 8.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { inst16 CLKdividido } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { inst16 {} CLKdividido {} } { 0.000ns 0.800ns } { 0.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "51.400 ns" { CLK inst inst1 inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "51.400 ns" { CLK {} CLK~out {} inst {} inst1 {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 0.200ns 2.000ns 2.000ns 4.100ns 2.500ns 1.800ns 1.900ns 1.700ns 0.200ns 2.100ns 1.900ns 1.100ns 0.200ns 1.800ns 6.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { inst16 CLKdividido } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { inst16 {} CLKdividido {} } { 0.000ns 0.800ns } { 0.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 09 03:29:49 2019 " "Info: Processing ended: Fri Aug 09 03:29:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
