<!-- Structure the Internships page with your internship details. -->
<!-- Include the header and navigation as well. -->
<!-- internships.html -->

<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Your Internships - Electrical Engineering</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <!-- Header and Navigation Menu (same as in previous examples) -->
    <!-- Navigation Menu -->
    <nav>
        <ul>
            <li><a href="index.html">Home</a></li>
            <li><a href="education.html">Education</a></li>
            <li><a href="experience.html">Engineering Experience</a></li>
            <li><a href="projects.html">Projects</a></li>
            <li><a href="skills.html">Skills</a></li>
            <li><a href="contact.html">Contact</a></li>
        </ul>
    </nav>
    
    <!-- Main Content Section -->
    <main>
        <!-- Kiler Ridge Farm Engineering Assistant -->
        <article>
            <h3>Kiler Ridge Farm (Paso Robles, CA) | June - Aug 2023</h3>
            <p><em>Farm Engineering Assistant</em></p>
            <ul>
                <li>Built a water flow rate monitor with WIFI communication to send email alerts for malfunctioning sprinklers.</li>
                <li>Performed PCB root cause analysis on malfunctioning EEPROM with a logic analyzer.</li>
            </ul>
        </article>
        <!-- Umbra Digital Design Intern -->
        <article>
            <h3>Umbra (Remote) | Jan - May 2023</h3>
            <p><em>Digital Design Intern</em></p>
            <ul>
                <li>Developed a reliable CRC method for boot images on the Zybo Z7 FPGA for in-flight hardware.</li>
            </ul>
        </article>

        <!-- Epirus Electrical Engineering Intern -->
        <article>
            <h3>Epirus (Los Angeles, CA) | June - Aug 2022</h3>
            <p><em>Electrical Engineering Intern</em></p>
            <ul>
                <li>Implemented Ethernet interface for FPGA communications on Digilent Arty A7 boards.</li>
                <li>Contributed to RTL architecture in Verilog for a high-power pulsed RF device prototype.</li>
                <li>Instantiated a Xilinx memory interface generator (MIG) for 256MB of DDR3 SDRAM external memory.</li>
                <li>Experienced Agile development through Jira, Confluence, and Scrum.</li>
            </ul>
        </article>

        <!-- Southern California Edison Distributions Intern -->
        <article>
            <h3>Southern California Edison (Santa Monica, CA) | June - Aug 2021</h3>
            <p><em>Distributions Intern</em></p>
            <ul>
                <li>Connected 30 city distribution planners to 3 crews by developing a paperless process for work orders.</li>
            </ul>
        </article>
    </main>

    <!-- Footer (same as in previous examples) -->
</body>
</html>
