Analysis & Synthesis report for exp4
Thu Nov 26 21:57:15 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1
 16. Parameter Settings for User Entity Instance: RAM:exp4_RAM_1|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: PC:exp4_PC_1|74161:PC_74161_1
 18. Parameter Settings for User Entity Instance: PC:exp4_PC_1|74161:PC_74161_2
 19. Parameter Settings for User Entity Instance: ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component
 20. Parameter Settings for User Entity Instance: ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. In-System Memory Content Editor Settings
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 26 21:57:15 2020            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; exp4                                             ;
; Top-level Entity Name              ; exp4                                             ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 581                                              ;
;     Total combinational functions  ; 527                                              ;
;     Dedicated logic registers      ; 196                                              ;
; Total registers                    ; 196                                              ;
; Total pins                         ; 81                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048                                            ;
; Embedded Multiplier 9-bit elements ; 1                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; exp4               ; exp4               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+---------+
; exp4.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/exp4.bdf                   ;         ;
; beatgen.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/beatgen.bdf                ;         ;
; starter.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/starter.bdf                ;         ;
; signal.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/signal.bdf                 ;         ;
; decoder416.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/decoder416.bdf             ;         ;
; beatcounter.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/beatcounter.bdf            ;         ;
; decoder38.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/decoder38.bdf              ;         ;
; reg8.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/reg8.bdf                   ;         ;
; 74273.bdf                        ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/others/maxplus2/74273.bdf                    ;         ;
; ram.vhd                          ; yes             ; Auto-Found Wizard-Generated File         ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/ram.vhd                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/aglobal130.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_efj1.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/altsyncram_efj1.tdf     ;         ;
; db/altsyncram_bra2.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/altsyncram_bra2.tdf     ;         ;
; prod.mif                         ; yes             ; Auto-Found Memory Initialization File    ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/prod.mif                   ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; d:/code/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; d:/code/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                 ;         ;
; mux21.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/mux21.bdf                  ;         ;
; decoder24.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/decoder24.bdf              ;         ;
; pc.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/pc.bdf                     ;         ;
; 74161.tdf                        ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/others/maxplus2/74161.tdf                    ;         ;
; aglobal.inc                      ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/aglobal.inc                    ;         ;
; f74161.bdf                       ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/others/maxplus2/f74161.bdf                   ;         ;
; alu.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/alu.bdf                    ;         ;
; multiplier.vhd                   ; yes             ; Auto-Found Wizard-Generated File         ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/multiplier.vhd             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; multcore.inc                     ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/multcore.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/bypassff.inc                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/altshift.inc                   ;         ;
; db/mult_p5n.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/mult_p5n.tdf            ;         ;
; divider.vhd                      ; yes             ; Auto-Found Wizard-Generated File         ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/divider.vhd                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_0ip.tdf            ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/lpm_divide_0ip.tdf      ;         ;
; db/sign_div_unsign_96h.tdf       ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/sign_div_unsign_96h.tdf ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/alt_u_div_i4f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction              ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/db/add_sub_8pc.tdf         ;         ;
; mux31.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/mux31.bdf                  ;         ;
; adder.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/adder.bdf                  ;         ;
; 74181.bdf                        ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/others/maxplus2/74181.bdf                    ;         ;
; 74182.bdf                        ; yes             ; Megafunction                             ; d:/code/quartus/quartus/libraries/others/maxplus2/74182.bdf                    ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; d:/code/quartus/quartus/libraries/megafunctions/sld_hub.vhd                    ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                   ; d:/code/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd               ;         ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 581                      ;
;                                             ;                          ;
; Total combinational functions               ; 527                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 231                      ;
;     -- 3 input functions                    ; 189                      ;
;     -- <=2 input functions                  ; 107                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 456                      ;
;     -- arithmetic mode                      ; 71                       ;
;                                             ;                          ;
; Total registers                             ; 196                      ;
;     -- Dedicated logic registers            ; 196                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 81                       ;
; Total memory bits                           ; 2048                     ;
; Embedded Multiplier 9-bit elements          ; 1                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 146                      ;
; Total fan-out                               ; 2618                     ;
; Average fan-out                             ; 2.90                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |exp4                                                               ; 527 (13)          ; 196 (0)      ; 2048        ; 1            ; 1       ; 0         ; 81   ; 0            ; |exp4                                                                                                                                                            ; work         ;
;    |ALU:exp4_ALU_1|                                                 ; 213 (0)           ; 32 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1                                                                                                                                             ; work         ;
;       |adder:ALU_adder_1|                                           ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1                                                                                                                           ; work         ;
;          |74181:adder_74181_1|                                      ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1                                                                                                       ; work         ;
;          |74181:adder_74181_2|                                      ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2                                                                                                       ; work         ;
;          |74182:adder_74182_1|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1                                                                                                       ; work         ;
;       |decoder24:ALU_decoder24_1|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|decoder24:ALU_decoder24_1                                                                                                                   ; work         ;
;       |divider:ALU_divider_1|                                       ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1                                                                                                                       ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                          ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component                                                                                       ; work         ;
;             |lpm_divide_0ip:auto_generated|                         ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated                                                         ; work         ;
;                |sign_div_unsign_96h:divider|                        ; 135 (50)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider                             ; work         ;
;                   |alt_u_div_i4f:divider|                           ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider       ; work         ;
;       |multiplier:ALU_multiplier_1|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|multiplier:ALU_multiplier_1                                                                                                                 ; work         ;
;          |lpm_mult:lpm_mult_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component                                                                                     ; work         ;
;             |mult_p5n:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated                                                             ; work         ;
;       |mux21:ALU_mux21_1|                                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|mux21:ALU_mux21_1                                                                                                                           ; work         ;
;       |mux31:ALU_mux31_1|                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|mux31:ALU_mux31_1                                                                                                                           ; work         ;
;       |reg8:ALU_reg8_1|                                             ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_1                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1                                                                                                          ; work         ;
;       |reg8:ALU_reg8_2|                                             ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_2                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1                                                                                                          ; work         ;
;       |reg8:ALU_reg8_3|                                             ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_3                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1                                                                                                          ; work         ;
;       |reg8:ALU_reg8_4|                                             ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_4                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1                                                                                                          ; work         ;
;    |PC:exp4_PC_1|                                                   ; 14 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|PC:exp4_PC_1                                                                                                                                               ; work         ;
;       |74161:PC_74161_1|                                            ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|PC:exp4_PC_1|74161:PC_74161_1                                                                                                                              ; work         ;
;          |f74161:sub|                                               ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|PC:exp4_PC_1|74161:PC_74161_1|f74161:sub                                                                                                                   ; work         ;
;       |74161:PC_74161_2|                                            ; 8 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|PC:exp4_PC_1|74161:PC_74161_2                                                                                                                              ; work         ;
;          |f74161:sub|                                               ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|PC:exp4_PC_1|74161:PC_74161_2|f74161:sub                                                                                                                   ; work         ;
;    |RAM:exp4_RAM_1|                                                 ; 57 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|RAM:exp4_RAM_1                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 57 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_efj1:auto_generated|                           ; 57 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated                                                                              ; work         ;
;             |altsyncram_bra2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 57 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |beatCounter:exp4_beatCounter_1|                                 ; 12 (4)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|beatCounter:exp4_beatCounter_1                                                                                                                             ; work         ;
;       |decoder38:beatCounter_decoder38|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38                                                                                             ; work         ;
;    |beatGen:exp4_beatGen_1|                                         ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|beatGen:exp4_beatGen_1                                                                                                                                     ; work         ;
;    |mux21:exp4_mux21_1|                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|mux21:exp4_mux21_1                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_2|                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|mux21:exp4_mux21_2                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_3|                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|mux21:exp4_mux21_3                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_4|                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|mux21:exp4_mux21_4                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_5|                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|mux21:exp4_mux21_5                                                                                                                                         ; work         ;
;    |reg8:exp4_reg8_IRREG|                                           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_IRREG                                                                                                                                       ; work         ;
;       |74273:reg8_74273_1|                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_IRREG|74273:reg8_74273_1                                                                                                                    ; work         ;
;    |reg8:exp4_reg8_MAR|                                             ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_MAR                                                                                                                                         ; work         ;
;       |74273:reg8_74273_1|                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_MAR|74273:reg8_74273_1                                                                                                                      ; work         ;
;    |reg8:exp4_reg8_R0|                                              ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_R0                                                                                                                                          ; work         ;
;       |74273:reg8_74273_1|                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_R0|74273:reg8_74273_1                                                                                                                       ; work         ;
;    |reg8:exp4_reg8_R1|                                              ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_R1                                                                                                                                          ; work         ;
;       |74273:reg8_74273_1|                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|reg8:exp4_reg8_R1|74273:reg8_74273_1                                                                                                                       ; work         ;
;    |signal:exp4_signal_1|                                           ; 63 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|signal:exp4_signal_1                                                                                                                                       ; work         ;
;       |decoder416:signal_decoder24_1|                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|signal:exp4_signal_1|decoder416:signal_decoder24_1                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                               ; 112 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|sld_hub:auto_hub                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 111 (74)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                    ; work         ;
;    |starter:exp4_starter_1|                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp4|starter:exp4_starter_1                                                                                                                                     ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; prod.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------------------------------------------------------+
; Altera ; LPM_DIVIDE   ; N/A     ; N/A          ; N/A          ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1       ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/divider.vhd    ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |exp4|ALU:exp4_ALU_1|multiplier:ALU_multiplier_1 ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/multiplier.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |exp4|RAM:exp4_RAM_1                             ; D:/2020/2020FallSeason/design/cpu-course-design/ex4/ram.vhd        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                                  ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 196   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:exp4_RAM_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; prod.mif             ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_efj1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:exp4_PC_1|74161:PC_74161_1 ;
+------------------------+--------------+------------------------------------+
; Parameter Name         ; Value        ; Type                               ;
+------------------------+--------------+------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                     ;
+------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:exp4_PC_1|74161:PC_74161_2 ;
+------------------------+--------------+------------------------------------+
; Parameter Name         ; Value        ; Type                               ;
+------------------------+--------------+------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                     ;
+------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                      ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_p5n     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Signed Integer                                                          ;
; LPM_WIDTHD             ; 8              ; Signed Integer                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_0ip ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; RAM:exp4_RAM_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                      ;
; Entity Instance                       ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; 0              ; RAM         ; 8     ; 256   ; Read/Write ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 26 21:57:12 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp4 -c exp4
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (12125): Using design file exp4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: exp4
Info (12127): Elaborating entity "exp4" for the top level hierarchy
Warning (12125): Using design file beatgen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: beatGen
Info (12128): Elaborating entity "beatGen" for hierarchy "beatGen:exp4_beatGen_1"
Warning (12125): Using design file starter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: starter
Info (12128): Elaborating entity "starter" for hierarchy "starter:exp4_starter_1"
Warning (12125): Using design file signal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: signal
Info (12128): Elaborating entity "signal" for hierarchy "signal:exp4_signal_1"
Warning (12125): Using design file decoder416.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decoder416
Info (12128): Elaborating entity "decoder416" for hierarchy "signal:exp4_signal_1|decoder416:signal_decoder24_1"
Warning (12125): Using design file beatcounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: beatCounter
Info (12128): Elaborating entity "beatCounter" for hierarchy "beatCounter:exp4_beatCounter_1"
Warning (275011): Block or symbol "DFF" of instance "beatCounter_DFF_1" overlaps another block or symbol
Warning (12125): Using design file decoder38.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decoder38
Info (12128): Elaborating entity "decoder38" for hierarchy "beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38"
Warning (12125): Using design file reg8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg8
Info (12128): Elaborating entity "reg8" for hierarchy "reg8:exp4_reg8_IRREG"
Info (12128): Elaborating entity "74273" for hierarchy "reg8:exp4_reg8_IRREG|74273:reg8_74273_1"
Info (12130): Elaborated megafunction instantiation "reg8:exp4_reg8_IRREG|74273:reg8_74273_1"
Warning (12125): Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: RAM
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:exp4_RAM_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:exp4_RAM_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:exp4_RAM_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:exp4_RAM_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "prod.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_efj1.tdf
    Info (12023): Found entity 1: altsyncram_efj1
Info (12128): Elaborating entity "altsyncram_efj1" for hierarchy "RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bra2.tdf
    Info (12023): Found entity 1: altsyncram_bra2
Info (12128): Elaborating entity "altsyncram_bra2" for hierarchy "RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning (12125): Using design file mux21.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux21
Info (12128): Elaborating entity "mux21" for hierarchy "mux21:exp4_mux21_1"
Warning (12125): Using design file decoder24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decoder24
Info (12128): Elaborating entity "decoder24" for hierarchy "decoder24:exp4_decoder24_1"
Warning (12125): Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC
Info (12128): Elaborating entity "PC" for hierarchy "PC:exp4_PC_1"
Info (12128): Elaborating entity "74161" for hierarchy "PC:exp4_PC_1|74161:PC_74161_1"
Info (12130): Elaborated megafunction instantiation "PC:exp4_PC_1|74161:PC_74161_1"
Info (12128): Elaborating entity "f74161" for hierarchy "PC:exp4_PC_1|74161:PC_74161_1|f74161:sub"
Info (12131): Elaborated megafunction instantiation "PC:exp4_PC_1|74161:PC_74161_1|f74161:sub", which is child of megafunction instantiation "PC:exp4_PC_1|74161:PC_74161_1"
Info (12128): Elaborating entity "74161" for hierarchy "PC:exp4_PC_1|74161:PC_74161_2"
Info (12130): Elaborated megafunction instantiation "PC:exp4_PC_1|74161:PC_74161_2"
Warning (12125): Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:exp4_ALU_1"
Warning (12125): Using design file multiplier.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: multiplier-SYN
    Info (12023): Found entity 1: multiplier
Info (12128): Elaborating entity "multiplier" for hierarchy "ALU:exp4_ALU_1|multiplier:ALU_multiplier_1"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5n.tdf
    Info (12023): Found entity 1: mult_p5n
Info (12128): Elaborating entity "mult_p5n" for hierarchy "ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated"
Warning (12125): Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: divider-SYN
    Info (12023): Found entity 1: divider
Info (12128): Elaborating entity "divider" for hierarchy "ALU:exp4_ALU_1|divider:ALU_divider_1"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "8"
    Info (12134): Parameter "lpm_widthn" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0ip.tdf
    Info (12023): Found entity 1: lpm_divide_0ip
Info (12128): Elaborating entity "lpm_divide_0ip" for hierarchy "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_96h.tdf
    Info (12023): Found entity 1: sign_div_unsign_96h
Info (12128): Elaborating entity "sign_div_unsign_96h" for hierarchy "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f
Info (12128): Elaborating entity "alt_u_div_i4f" for hierarchy "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7pc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1"
Warning (12125): Using design file mux31.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux31
Info (12128): Elaborating entity "mux31" for hierarchy "ALU:exp4_ALU_1|mux31:ALU_mux31_1"
Warning (12125): Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adder
Info (12128): Elaborating entity "adder" for hierarchy "ALU:exp4_ALU_1|adder:ALU_adder_1"
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "74181" for hierarchy "ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1"
Info (12130): Elaborated megafunction instantiation "ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1"
Info (12128): Elaborating entity "74182" for hierarchy "ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1"
Info (12130): Elaborated megafunction instantiation "ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1"
Info (13014): Ignored 38 buffer(s)
    Info (13015): Ignored 8 CARRY buffer(s)
    Info (13019): Ignored 30 SOFT buffer(s)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer signal:exp4_signal_1|signal_OR2_4~synth
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "INS[26]" is stuck at GND
    Warning (13410): Pin "INS[24]" is stuck at GND
    Warning (13410): Pin "INS[6]" is stuck at GND
    Warning (13410): Pin "INS[1]" is stuck at GND
    Warning (13410): Pin "INS[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 679 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 584 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4711 megabytes
    Info: Processing ended: Thu Nov 26 21:57:15 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


