/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Wed Feb 21 10:40:45 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 4

#Path 1
Startpoint: P[7].Q[0] (dffre clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (dffre)                                                0.890     0.890
P[7].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[7].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 2
Startpoint: P[37].Q[0] (dffre clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (dffre)                                               0.890     0.890
P[37].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[37].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 3
Startpoint: P[36].Q[0] (dffre clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (dffre)                                               0.890     0.890
P[36].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[36].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 4
Startpoint: P[35].Q[0] (dffre clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (dffre)                                               0.890     0.890
P[35].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[35].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 5
Startpoint: P[34].Q[0] (dffre clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (dffre)                                               0.890     0.890
P[34].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[34].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 6
Startpoint: P[33].Q[0] (dffre clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (dffre)                                               0.890     0.890
P[33].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[33].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 7
Startpoint: P[32].Q[0] (dffre clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (dffre)                                               0.890     0.890
P[32].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[32].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 8
Startpoint: P[18].Q[0] (dffre clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[18].C[0] (dffre)                                               0.890     0.890
P[18].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[18].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 9
Startpoint: P[17].Q[0] (dffre clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[17].C[0] (dffre)                                               0.890     0.890
P[17].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[17].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 10
Startpoint: P[16].Q[0] (dffre clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[16].C[0] (dffre)                                               0.890     0.890
P[16].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[16].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 11
Startpoint: P[15].Q[0] (dffre clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[15].C[0] (dffre)                                               0.890     0.890
P[15].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[15].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 12
Startpoint: P[14].Q[0] (dffre clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[14].C[0] (dffre)                                               0.890     0.890
P[14].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[14].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 13
Startpoint: P[13].Q[0] (dffre clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[13].C[0] (dffre)                                               0.890     0.890
P[13].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[13].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 14
Startpoint: P[12].Q[0] (dffre clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (dffre)                                               0.890     0.890
P[12].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[12].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 15
Startpoint: P[11].Q[0] (dffre clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (dffre)                                               0.890     0.890
P[11].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[11].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 16
Startpoint: P[10].Q[0] (dffre clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (dffre)                                               0.890     0.890
P[10].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[10].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 17
Startpoint: P[9].Q[0] (dffre clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (dffre)                                                0.890     0.890
P[9].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[9].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 18
Startpoint: P[8].Q[0] (dffre clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (dffre)                                                0.890     0.890
P[8].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[8].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 19
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (dffre)                                                0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[0].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 20
Startpoint: P[1].Q[0] (dffre clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (dffre)                                                0.890     0.890
P[1].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[1].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 21
Startpoint: P[2].Q[0] (dffre clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (dffre)                                                0.890     0.890
P[2].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[2].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 22
Startpoint: P[3].Q[0] (dffre clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (dffre)                                                0.890     0.890
P[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[3].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 23
Startpoint: P[4].Q[0] (dffre clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (dffre)                                                0.890     0.890
P[4].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[4].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 24
Startpoint: P[5].Q[0] (dffre clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (dffre)                                                0.890     0.890
P[5].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[5].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 25
Startpoint: P[6].Q[0] (dffre clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (dffre)                                                0.890     0.890
P[6].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[6].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 26
Startpoint: mul2[1].z[19] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[32].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[19] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[32].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 27
Startpoint: mul2[1].z[20] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[20] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[33].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 28
Startpoint: mul2[1].z[7] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[7] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[7].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 29
Startpoint: mul2[1].z[4] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[4] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[4].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 30
Startpoint: mul2[1].z[1] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[1] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[1].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 31
Startpoint: mul2[1].z[2] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[2] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[2].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 32
Startpoint: mul2[1].z[10] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[10] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[10].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 33
Startpoint: mul2[1].z[23] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[23] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[36].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 34
Startpoint: mul2[1].z[3] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[3] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[3].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 35
Startpoint: mul2[1].z[5] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[5] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[5].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 36
Startpoint: mul2[1].z[6] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[6] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[6].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 37
Startpoint: mul2[1].z[14] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[14] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[14].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[14].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 38
Startpoint: mul2[1].z[13] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[13] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[13].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[13].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 39
Startpoint: mul2[1].z[21] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[21] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[34].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 40
Startpoint: mul2[1].z[15] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[15] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[15].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 41
Startpoint: mul2[1].z[16] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[16] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[16].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[16].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 42
Startpoint: mul2[1].z[22] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[22] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[35].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 43
Startpoint: mul2[1].z[24] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[24] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[37].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 44
Startpoint: mul2[1].z[9] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[9].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[9] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[9].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 45
Startpoint: mul2[1].z[12] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[12] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[12].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 46
Startpoint: mul2[1].z[8] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[8].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[8] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[8].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 47
Startpoint: mul2[1].z[17] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[17] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[17].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[17].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 48
Startpoint: mul2[1].z[11] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[11] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[11].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 49
Startpoint: mul2[1].z[0] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[0] (RS_DSP_MULT_REGIN) [clock-to-output]               0.151     1.042
P[0].D[0] (dffre)                                                0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 50
Startpoint: mul2[1].z[18] (RS_DSP_MULT_REGIN clocked by clk)
Endpoint  : P[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
mul2[1].z[18] (RS_DSP_MULT_REGIN) [clock-to-output]              0.151     1.042
P[18].D[0] (dffre)                                               0.890     1.932
data arrival time                                                          1.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[18].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.073


#Path 51
Startpoint: A[9].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[19] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[9].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[19] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 52
Startpoint: A[18].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[8] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[18].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[8] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 53
Startpoint: A[17].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[7] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[17].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[7] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 54
Startpoint: A[1].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[11] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[1].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[11] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 55
Startpoint: A[7].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[17] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[7].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[17] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 56
Startpoint: A[14].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[4] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[14].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[4] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 57
Startpoint: A[5].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[15] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[5].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[15] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 58
Startpoint: A[13].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[3] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[13].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[3] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 59
Startpoint: A[2].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[12] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[2].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[12] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 60
Startpoint: A[0].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[10] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[0].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[10] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 61
Startpoint: A[3].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[13] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[3].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[13] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 62
Startpoint: A[6].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[16] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[6].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[16] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 63
Startpoint: A[16].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[6] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[16].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[6] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 64
Startpoint: A[8].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[18] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[8].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[18] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 65
Startpoint: A[10].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[0] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[10].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[0] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 66
Startpoint: A[11].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[1] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[11].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[1] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 67
Startpoint: A[4].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[14] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[4].inpad[0] (.input)                                           0.000     0.000
mul2[1].a[14] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 68
Startpoint: A[12].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[2] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[12].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[2] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 69
Startpoint: A[19].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[9] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[19].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[9] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 70
Startpoint: A[15].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].a[5] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[15].inpad[0] (.input)                                          0.000     0.000
mul2[1].a[5] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.074     0.816
data required time                                                         0.816
--------------------------------------------------------------------------------
data required time                                                         0.816
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 71
Startpoint: B[3].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[12] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[3].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[12] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 72
Startpoint: B[16].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[7] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[16].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[7] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 73
Startpoint: B[8].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[17] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[8].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[17] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 74
Startpoint: B[6].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[15] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[6].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[15] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 75
Startpoint: B[4].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[13] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[4].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[13] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 76
Startpoint: B[2].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[11] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[2].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[11] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 77
Startpoint: B[11].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[2] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[11].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[2] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 78
Startpoint: B[12].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[3] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[12].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[3] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 79
Startpoint: B[14].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[5] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[14].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[5] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 80
Startpoint: B[17].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[8] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[17].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[8] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 81
Startpoint: B[9].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[0] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[9].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[0] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 82
Startpoint: B[5].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[14] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[5].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[14] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 83
Startpoint: B[13].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[4] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[13].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[4] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 84
Startpoint: B[10].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[1] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[10].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[1] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 85
Startpoint: B[0].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[9] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[0].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[9] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 86
Startpoint: B[15].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[6] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[15].inpad[0] (.input)                                          0.000     0.000
mul2[1].b[6] (RS_DSP_MULT_REGIN)                                 0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 87
Startpoint: B[7].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[16] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[7].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[16] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 88
Startpoint: B[1].inpad[0] (.input clocked by clk)
Endpoint  : mul2[1].b[10] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[1].inpad[0] (.input)                                           0.000     0.000
mul2[1].b[10] (RS_DSP_MULT_REGIN)                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
mul2[1].clk[0] (RS_DSP_MULT_REGIN)                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.070     0.821
data required time                                                         0.821
--------------------------------------------------------------------------------
data required time                                                         0.821
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.070


#Path 89
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[12].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[12].R[0] (dffre)                                               0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 90
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[11].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[11].R[0] (dffre)                                               0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 91
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[10].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[10].R[0] (dffre)                                               0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 92
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[9].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[9].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 93
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[8].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[8].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 94
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[7].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[7].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 95
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[6].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[6].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 96
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[5].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[5].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 97
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[4].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[4].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 98
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[3].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[3].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 99
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[2].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[2].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 100
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[1].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[1].R[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#End of timing report
