

================================================================
== Vitis HLS Report for 'sobel_edge_detector'
================================================================
* Date:           Wed Nov 13 22:41:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159292|   159292|  1.593 ms|  1.593 ms|  159293|  159293|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_edge = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 8 'alloca' 'temp_edge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_edge_1 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 9 'alloca' 'temp_edge_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_edge_2 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 10 'alloca' 'temp_edge_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_edge_3 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 11 'alloca' 'temp_edge_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_edge_4 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 12 'alloca' 'temp_edge_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_edge_5 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 13 'alloca' 'temp_edge_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%temp_edge_6 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 14 'alloca' 'temp_edge_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_edge_7 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 15 'alloca' 'temp_edge_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_edge_8 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 16 'alloca' 'temp_edge_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_edge_9 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 17 'alloca' 'temp_edge_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_edge_10 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 18 'alloca' 'temp_edge_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_edge_11 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 19 'alloca' 'temp_edge_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_edge_12 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 20 'alloca' 'temp_edge_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_edge_13 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 21 'alloca' 'temp_edge_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_edge_14 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 22 'alloca' 'temp_edge_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_edge_15 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 23 'alloca' 'temp_edge_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_edge_16 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 24 'alloca' 'temp_edge_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_edge_17 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 25 'alloca' 'temp_edge_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_edge_18 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 26 'alloca' 'temp_edge_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_edge_19 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 27 'alloca' 'temp_edge_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_edge_20 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 28 'alloca' 'temp_edge_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_edge_21 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 29 'alloca' 'temp_edge_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_edge_22 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 30 'alloca' 'temp_edge_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_edge_23 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 31 'alloca' 'temp_edge_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_edge_24 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 32 'alloca' 'temp_edge_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_edge_25 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 33 'alloca' 'temp_edge_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%temp_edge_26 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 34 'alloca' 'temp_edge_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_edge_27 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 35 'alloca' 'temp_edge_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_edge_28 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 36 'alloca' 'temp_edge_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_edge_29 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 37 'alloca' 'temp_edge_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_edge_30 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 38 'alloca' 'temp_edge_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_edge_31 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 39 'alloca' 'temp_edge_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_edge_32 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 40 'alloca' 'temp_edge_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_edge_33 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 41 'alloca' 'temp_edge_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_edge_34 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 42 'alloca' 'temp_edge_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_edge_35 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 43 'alloca' 'temp_edge_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_edge_36 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 44 'alloca' 'temp_edge_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_edge_37 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 45 'alloca' 'temp_edge_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_edge_38 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 46 'alloca' 'temp_edge_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_edge_39 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 47 'alloca' 'temp_edge_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_edge_40 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 48 'alloca' 'temp_edge_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_edge_41 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 49 'alloca' 'temp_edge_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_edge_42 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 50 'alloca' 'temp_edge_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_edge_43 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 51 'alloca' 'temp_edge_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_edge_44 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 52 'alloca' 'temp_edge_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_edge_45 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 53 'alloca' 'temp_edge_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_edge_46 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 54 'alloca' 'temp_edge_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_edge_47 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 55 'alloca' 'temp_edge_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_edge_48 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 56 'alloca' 'temp_edge_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_edge_49 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 57 'alloca' 'temp_edge_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_edge_50 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 58 'alloca' 'temp_edge_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_edge_51 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 59 'alloca' 'temp_edge_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_edge_52 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 60 'alloca' 'temp_edge_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_edge_53 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 61 'alloca' 'temp_edge_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_edge_54 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 62 'alloca' 'temp_edge_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_edge_55 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 63 'alloca' 'temp_edge_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_edge_56 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 64 'alloca' 'temp_edge_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_edge_57 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 65 'alloca' 'temp_edge_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_edge_58 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 66 'alloca' 'temp_edge_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_edge_59 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 67 'alloca' 'temp_edge_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_edge_60 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 68 'alloca' 'temp_edge_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_edge_61 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 69 'alloca' 'temp_edge_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_edge_62 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 70 'alloca' 'temp_edge_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_edge_63 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 71 'alloca' 'temp_edge_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_edge_64 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 72 'alloca' 'temp_edge_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_edge_65 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 73 'alloca' 'temp_edge_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_edge_66 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 74 'alloca' 'temp_edge_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_edge_67 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 75 'alloca' 'temp_edge_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_edge_68 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 76 'alloca' 'temp_edge_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_edge_69 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 77 'alloca' 'temp_edge_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_edge_70 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 78 'alloca' 'temp_edge_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_edge_71 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 79 'alloca' 'temp_edge_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_edge_72 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 80 'alloca' 'temp_edge_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_edge_73 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 81 'alloca' 'temp_edge_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_edge_74 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 82 'alloca' 'temp_edge_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_edge_75 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 83 'alloca' 'temp_edge_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_edge_76 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 84 'alloca' 'temp_edge_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_edge_77 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 85 'alloca' 'temp_edge_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_edge_78 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 86 'alloca' 'temp_edge_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_edge_79 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 87 'alloca' 'temp_edge_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_edge_80 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 88 'alloca' 'temp_edge_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_edge_81 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 89 'alloca' 'temp_edge_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_edge_82 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 90 'alloca' 'temp_edge_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_edge_83 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 91 'alloca' 'temp_edge_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_edge_84 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 92 'alloca' 'temp_edge_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_edge_85 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 93 'alloca' 'temp_edge_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_edge_86 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 94 'alloca' 'temp_edge_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_edge_87 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 95 'alloca' 'temp_edge_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%temp_edge_88 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 96 'alloca' 'temp_edge_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_edge_89 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 97 'alloca' 'temp_edge_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%temp_edge_90 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 98 'alloca' 'temp_edge_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%temp_edge_91 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 99 'alloca' 'temp_edge_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_edge_92 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 100 'alloca' 'temp_edge_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%temp_edge_93 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 101 'alloca' 'temp_edge_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_edge_94 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 102 'alloca' 'temp_edge_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%temp_edge_95 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 103 'alloca' 'temp_edge_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%temp_edge_96 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 104 'alloca' 'temp_edge_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%temp_edge_97 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 105 'alloca' 'temp_edge_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%temp_edge_98 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 106 'alloca' 'temp_edge_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%temp_edge_99 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 107 'alloca' 'temp_edge_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%temp_edge_100 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 108 'alloca' 'temp_edge_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%temp_edge_101 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 109 'alloca' 'temp_edge_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%temp_edge_102 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 110 'alloca' 'temp_edge_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_edge_103 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 111 'alloca' 'temp_edge_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_edge_104 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 112 'alloca' 'temp_edge_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_edge_105 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 113 'alloca' 'temp_edge_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%temp_edge_106 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 114 'alloca' 'temp_edge_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_edge_107 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 115 'alloca' 'temp_edge_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_edge_108 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 116 'alloca' 'temp_edge_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_edge_109 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 117 'alloca' 'temp_edge_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%temp_edge_110 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 118 'alloca' 'temp_edge_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%temp_edge_111 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 119 'alloca' 'temp_edge_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%temp_edge_112 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 120 'alloca' 'temp_edge_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%temp_edge_113 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 121 'alloca' 'temp_edge_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%temp_edge_114 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 122 'alloca' 'temp_edge_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%temp_edge_115 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 123 'alloca' 'temp_edge_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%temp_edge_116 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 124 'alloca' 'temp_edge_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%temp_edge_117 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 125 'alloca' 'temp_edge_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp_edge_118 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 126 'alloca' 'temp_edge_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_edge_119 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 127 'alloca' 'temp_edge_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp_edge_120 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 128 'alloca' 'temp_edge_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp_edge_121 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 129 'alloca' 'temp_edge_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp_edge_122 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 130 'alloca' 'temp_edge_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp_edge_123 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 131 'alloca' 'temp_edge_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%temp_edge_124 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 132 'alloca' 'temp_edge_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%temp_edge_125 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 133 'alloca' 'temp_edge_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%temp_edge_126 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 134 'alloca' 'temp_edge_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%temp_edge_127 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 135 'alloca' 'temp_edge_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 136 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 137 [2/2] (1.00ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i8 %x"   --->   Operation 137 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i8 %x"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_10 = wait i32 @_ssdm_op_Wait"   --->   Operation 139 'wait' 'empty_10' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty_11 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6, i8 %edge_out, i32 %temp_edge, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i32 %temp_edge_127"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.66>
ST_6 : Operation 142 [1/2] (6.66ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6, i8 %edge_out, i32 %temp_edge, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i32 %temp_edge_127"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 6.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:4]   --->   Operation 143 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %edge_out, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %edge_out"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:66]   --->   Operation 148 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.000ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2' [137]  (1.000 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 6.668ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6' [140]  (6.668 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
