Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Jun 27 20:00:07 2019
| Host         : sdr-Samsung-DeskTop-System running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file fpga_sine_wave_wrapper_control_sets_placed.rpt
| Design       : fpga_sine_wave_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             152 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             111 |           33 |
| Yes          | No                    | No                     |             336 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                             Enable Signal                                                                            |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                |                1 |              2 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                         |                2 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | fpga_sine_wave_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                1 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                            | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                1 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                              | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |                1 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | fpga_sine_wave_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                1 |              8 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                      | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                1 |              8 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                           | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                2 |              9 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                |                2 |             12 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                |                4 |             12 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                                |                5 |             12 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                |                3 |             12 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                |                4 |             13 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                |                4 |             14 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                |                4 |             14 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                |                3 |             16 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[24]    |                4 |             16 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | fpga_sine_wave_i/PmodR2R_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                7 |             20 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                |                6 |             21 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                                |               10 |             21 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                |                8 |             32 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                |                7 |             32 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                |                7 |             32 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                |                9 |             32 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                |                8 |             32 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                |               10 |             45 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                |                8 |             45 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | fpga_sine_wave_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             59 |
|  fpga_sine_wave_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      |                                                                                                                                                |               49 |            153 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     8 |
| 6      |                     1 |
| 8      |                     3 |
| 9      |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    14 |
+--------+-----------------------+


