{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421696322450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421696322453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 19:38:42 2015 " "Processing started: Mon Jan 19 19:38:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421696322453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421696322453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421696322453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_85c_slow.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_85c_slow.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696329610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_0c_slow.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_0c_slow.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696334043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_min_1200mv_0c_fast.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_min_1200mv_0c_fast.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696338478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top.vho /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top.vho in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696343009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_85c_vhd_slow.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_85c_vhd_slow.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696345824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_7_1200mv_0c_vhd_slow.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_7_1200mv_0c_vhd_slow.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696348485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_min_1200mv_0c_vhd_fast.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_min_1200mv_0c_vhd_fast.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696351142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "orpsoc_top_vhd.sdo /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/ simulation " "Generated file orpsoc_top_vhd.sdo in folder \"/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1421696353806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421696354322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 19:39:14 2015 " "Processing ended: Mon Jan 19 19:39:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421696354322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421696354322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421696354322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421696354322 ""}
