{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 12:07:17 2011 " "Info: Processing started: Fri Apr 01 12:07:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry_4 -c ripple_carry_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry_4 -c ripple_carry_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C_in OverFlow 10.057 ns Longest " "Info: Longest tpd from source pin \"C_in\" to destination pin \"OverFlow\" is 10.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns C_in 1 PIN PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'C_in'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_in } "NODE_NAME" } } { "../../ripple_carry_4.vhd" "" { Text "H:/MC613/ripple_carry_4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.521 ns) 3.648 ns full_adder:\\adders:0:fulladders\|C_OUT~0 2 COMB LCCOMB_X47_Y12_N18 3 " "Info: 2: + IC(2.101 ns) + CELL(0.521 ns) = 3.648 ns; Loc. = LCCOMB_X47_Y12_N18; Fanout = 3; COMB Node = 'full_adder:\\adders:0:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { C_in full_adder:\adders:0:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.521 ns) 4.476 ns full_adder:\\adders:2:fulladders\|C_OUT~2 3 COMB LCCOMB_X47_Y12_N30 3 " "Info: 3: + IC(0.307 ns) + CELL(0.521 ns) = 4.476 ns; Loc. = LCCOMB_X47_Y12_N30; Fanout = 3; COMB Node = 'full_adder:\\adders:2:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { full_adder:\adders:0:fulladders|C_OUT~0 full_adder:\adders:2:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 4.967 ns OverFlow~0 4 COMB LCCOMB_X47_Y12_N28 1 " "Info: 4: + IC(0.313 ns) + CELL(0.178 ns) = 4.967 ns; Loc. = LCCOMB_X47_Y12_N28; Fanout = 1; COMB Node = 'OverFlow~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { full_adder:\adders:2:fulladders|C_OUT~2 OverFlow~0 } "NODE_NAME" } } { "../../ripple_carry_4.vhd" "" { Text "H:/MC613/ripple_carry_4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.094 ns) + CELL(2.996 ns) 10.057 ns OverFlow 5 PIN PIN_C16 0 " "Info: 5: + IC(2.094 ns) + CELL(2.996 ns) = 10.057 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'OverFlow'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { OverFlow~0 OverFlow } "NODE_NAME" } } { "../../ripple_carry_4.vhd" "" { Text "H:/MC613/ripple_carry_4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.242 ns ( 52.12 % ) " "Info: Total cell delay = 5.242 ns ( 52.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.815 ns ( 47.88 % ) " "Info: Total interconnect delay = 4.815 ns ( 47.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { C_in full_adder:\adders:0:fulladders|C_OUT~0 full_adder:\adders:2:fulladders|C_OUT~2 OverFlow~0 OverFlow } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { C_in {} C_in~combout {} full_adder:\adders:0:fulladders|C_OUT~0 {} full_adder:\adders:2:fulladders|C_OUT~2 {} OverFlow~0 {} OverFlow {} } { 0.000ns 0.000ns 2.101ns 0.307ns 0.313ns 2.094ns } { 0.000ns 1.026ns 0.521ns 0.521ns 0.178ns 2.996ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 12:07:18 2011 " "Info: Processing ended: Fri Apr 01 12:07:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
