
*** Running vivado
    with args -log system_design_1_myip_1_0_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_design_1_myip_1_0_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_design_1_myip_1_0_0_1.tcl -notrace
Command: synth_design -top system_design_1_myip_1_0_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 406.734 ; gain = 96.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_design_1_myip_1_0_0_1' [g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_design_1_myip_1_0_0_1/synth/system_design_1_myip_1_0_0_1.vhd:91]
INFO: [Synth 8-3491] module 'design_1_myip_1_0' declared at 'g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/design_1_myip_1_0.vhd:7' bound to instance 'U0' of component 'design_1_myip_1_0' [g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_design_1_myip_1_0_0_1/synth/system_design_1_myip_1_0_0_1.vhd:164]
INFO: [Synth 8-638] synthesizing module 'design_1_myip_1_0' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/design_1_myip_1_0.vhd:42]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0' declared at 'g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0.vhd:5' bound to instance 'U0' of component 'myip_v1_0' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/design_1_myip_1_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0.vhd:51]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0_S_AXI' declared at 'g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0_S_AXI.vhd:5' bound to instance 'myip_v1_0_S_AXI_inst' of component 'myip_v1_0_S_AXI' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S_AXI' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0_S_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0_S_AXI.vhd:242]
INFO: [Synth 8-226] default block is never used [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0_S_AXI.vhd:372]
INFO: [Synth 8-3491] module 'TOP_LEVEL' declared at 'g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/TOP_LEVEL.vhd:34' bound to instance 'top_LEVEL_0' of component 'TOP_LEVEL' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0_S_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'TOP_LEVEL' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/TOP_LEVEL.vhd:51]
INFO: [Synth 8-3491] module 'VGA_timing_controller' declared at 'g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/VGA_timing_controller.vhd:27' bound to instance 'VGA_timing_controller_0' of component 'VGA_timing_controller' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/TOP_LEVEL.vhd:85]
INFO: [Synth 8-638] synthesizing module 'VGA_timing_controller' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/VGA_timing_controller.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'VGA_timing_controller' (1#1) [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/VGA_timing_controller.vhd:38]
INFO: [Synth 8-3491] module 'Pixel_generation_circuit' declared at 'g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:27' bound to instance 'Pixel_generation_circuit_0' of component 'Pixel_generation_circuit' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/TOP_LEVEL.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Pixel_generation_circuit' [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:41]
WARNING: [Synth 8-614] signal 'r_point1_rgb' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:262]
WARNING: [Synth 8-614] signal 'r_point2_rgb' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:262]
WARNING: [Synth 8-614] signal 'r_point3_rgb' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:262]
WARNING: [Synth 8-614] signal 'l_point1_rgb' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:287]
WARNING: [Synth 8-614] signal 'l_point2_rgb' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:287]
WARNING: [Synth 8-614] signal 'l_point3_rgb' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:287]
WARNING: [Synth 8-614] signal 'R_side_score' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:320]
WARNING: [Synth 8-614] signal 'BALL_V_P' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:336]
WARNING: [Synth 8-614] signal 'BALL_V_N' is read in the process but is not in the sensitivity list [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'Pixel_generation_circuit' (2#1) [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'TOP_LEVEL' (3#1) [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/TOP_LEVEL.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0_S_AXI.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S_AXI' (4#1) [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0_S_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (5#1) [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/myip_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_1_0' (6#1) [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/design_1_myip_1_0.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'system_design_1_myip_1_0_0_1' (7#1) [g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_design_1_myip_1_0_0_1/synth/system_design_1_myip_1_0_0_1.vhd:91]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[31]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[30]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[29]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[28]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[27]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[26]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[25]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[24]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[23]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[22]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[21]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[20]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[19]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[18]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[17]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[16]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[15]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[14]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[13]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[12]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[11]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[10]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[9]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[8]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[7]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[6]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[5]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[4]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[3]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[2]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[1]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[0]
WARNING: [Synth 8-3331] design TOP_LEVEL has unconnected port clk_inp
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 462.824 ; gain = 152.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 462.824 ; gain = 152.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 462.824 ; gain = 152.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 812.867 ; gain = 2.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 812.867 ; gain = 502.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 812.867 ; gain = 502.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 812.867 ; gain = 502.680
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "hsync_outp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_outp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_line_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r_point1_rgb_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_point1_rgb_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 812.867 ; gain = 502.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 20    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_timing_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module Pixel_generation_circuit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 6     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 20    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module myip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "l_point1_rgb_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_point1_rgb_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP rgb3, operation Mode is: (D+(A:0x3ffffd58))*B.
DSP Report: operator rgb3 is absorbed into DSP rgb3.
DSP Report: operator rgb4 is absorbed into DSP rgb3.
DSP Report: Generating DSP rgb2, operation Mode is: PCIN+A*B.
DSP Report: operator rgb2 is absorbed into DSP rgb2.
DSP Report: operator rgb3 is absorbed into DSP rgb2.
DSP Report: Generating DSP rgb3, operation Mode is: (D+(A:0x3ffffd30))*B.
DSP Report: operator rgb3 is absorbed into DSP rgb3.
DSP Report: operator rgb4 is absorbed into DSP rgb3.
DSP Report: Generating DSP rgb2, operation Mode is: PCIN+A*B.
DSP Report: operator rgb2 is absorbed into DSP rgb2.
DSP Report: operator rgb3 is absorbed into DSP rgb2.
DSP Report: Generating DSP rgb3, operation Mode is: (D+(A:0x3ffffd08))*B.
DSP Report: operator rgb3 is absorbed into DSP rgb3.
DSP Report: operator rgb4 is absorbed into DSP rgb3.
DSP Report: Generating DSP rgb2, operation Mode is: PCIN+A*B.
DSP Report: operator rgb2 is absorbed into DSP rgb2.
DSP Report: operator rgb3 is absorbed into DSP rgb2.
DSP Report: Generating DSP rgb3, operation Mode is: (D+(A:0x3ffffc68))*B.
DSP Report: operator rgb3 is absorbed into DSP rgb3.
DSP Report: operator rgb4 is absorbed into DSP rgb3.
DSP Report: Generating DSP rgb2, operation Mode is: PCIN+A*B.
DSP Report: operator rgb2 is absorbed into DSP rgb2.
DSP Report: operator rgb3 is absorbed into DSP rgb2.
DSP Report: Generating DSP rgb3, operation Mode is: (D+(A:0x3ffffc90))*B.
DSP Report: operator rgb3 is absorbed into DSP rgb3.
DSP Report: operator rgb4 is absorbed into DSP rgb3.
DSP Report: Generating DSP rgb2, operation Mode is: PCIN+A*B.
DSP Report: operator rgb2 is absorbed into DSP rgb2.
DSP Report: operator rgb3 is absorbed into DSP rgb2.
DSP Report: Generating DSP rgb3, operation Mode is: (D+(A:0x3ffffcb8))*B.
DSP Report: operator rgb3 is absorbed into DSP rgb3.
DSP Report: operator rgb4 is absorbed into DSP rgb3.
DSP Report: Generating DSP rgb2, operation Mode is: PCIN+(D+(A:0x3fffffe7))*B.
DSP Report: operator rgb2 is absorbed into DSP rgb2.
DSP Report: operator rgb3 is absorbed into DSP rgb2.
DSP Report: operator rgb4 is absorbed into DSP rgb2.
DSP Report: Generating DSP rgb3, operation Mode is: (D-A)*B.
DSP Report: operator rgb3 is absorbed into DSP rgb3.
DSP Report: operator rgb4 is absorbed into DSP rgb3.
DSP Report: Generating DSP rgb2, operation Mode is: PCIN+(D-A)*B.
DSP Report: operator rgb2 is absorbed into DSP rgb2.
DSP Report: operator rgb3 is absorbed into DSP rgb2.
DSP Report: operator rgb4 is absorbed into DSP rgb2.
INFO: [Synth 8-5546] ROM "U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/VGA_timing_controller_0/counter_line_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/VGA_timing_controller_0/hsync_outp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[31]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[30]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[29]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[28]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[27]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[26]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[25]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[24]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[23]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[22]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[21]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[20]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[19]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[18]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[17]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[16]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[15]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[14]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[13]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[12]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[11]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[10]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[9]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[8]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[7]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[6]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[5]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[4]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[3]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[2]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[1]
WARNING: [Synth 8-3331] design Pixel_generation_circuit has unconnected port Ball_V[0]
WARNING: [Synth 8-3331] design system_design_1_myip_1_0_0_1 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_design_1_myip_1_0_0_1 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_design_1_myip_1_0_0_1 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_design_1_myip_1_0_0_1 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_design_1_myip_1_0_0_1 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_design_1_myip_1_0_0_1 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[10]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[0]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[1]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[4]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[5]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[6]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[7]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[8]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[0]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[1]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[4]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[5]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[6]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[7]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[8]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[9]' (FDCE) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/U0/myip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/U0/myip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[0]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[0]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[0]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[0]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[0]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[0]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[1]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[1]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[1]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[1]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[1]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[1]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[2]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[2]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[2]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[2]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[2]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[2]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[3]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[3]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[3]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[3]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[3]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[3]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[4]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[4]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[4]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[4]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[4]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[4]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[5]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[5]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[5]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[5]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[5]' (FDP) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[6]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[6]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[6]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[6]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[6]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[6]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[7]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[7]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[7]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[8]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[8]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[8]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[8]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[8]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[8]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[10]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[10]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[10]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[10]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point1_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[10]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[10]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/p_0_out_inferred__1 /\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/p_0_out_inferred__1 /\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[11]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[11]' (FDC) to 'U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/p_0_out_inferred__0 /\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/p_0_out_inferred__0 /\U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[0] )
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[3]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_x_vel_reg[2]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[3]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[2]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/l_point3_rgb_reg[5]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[11]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/U0/myip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_design_1_myip_1_0_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 812.867 ; gain = 502.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Pixel_generation_circuit | (D+(A:0x3ffffd58))*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | PCIN+A*B                  | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Pixel_generation_circuit | (D+(A:0x3ffffd30))*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | PCIN+A*B                  | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Pixel_generation_circuit | (D+(A:0x3ffffd08))*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | PCIN+A*B                  | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Pixel_generation_circuit | (D+(A:0x3ffffc68))*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | PCIN+A*B                  | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Pixel_generation_circuit | (D+(A:0x3ffffc90))*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | PCIN+A*B                  | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Pixel_generation_circuit | (D+(A:0x3ffffcb8))*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | PCIN+(D+(A:0x3fffffe7))*B | 6      | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | (D-A)*B                   | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Pixel_generation_circuit | PCIN+(D-A)*B              | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+-------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 878.246 ; gain = 568.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 879.082 ; gain = 568.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [g:/ZLab2021/pingpongtest/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/VHDL_codes/Pixel_generation_circuit.vhd:136]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_110 is driving 148 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    53|
|2     |DSP48E1   |     7|
|3     |DSP48E1_1 |     5|
|4     |DSP48E1_2 |     2|
|5     |LUT1      |    28|
|6     |LUT2      |   184|
|7     |LUT3      |    58|
|8     |LUT4      |    78|
|9     |LUT5      |    56|
|10    |LUT6      |   158|
|11    |FDCE      |    36|
|12    |FDPE      |    18|
|13    |FDRE      |   191|
|14    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------+------+
|      |Instance                             |Module                   |Cells |
+------+-------------------------------------+-------------------------+------+
|1     |top                                  |                         |   877|
|2     |  U0                                 |design_1_myip_1_0        |   877|
|3     |    U0                               |myip_v1_0                |   877|
|4     |      myip_v1_0_S_AXI_inst           |myip_v1_0_S_AXI          |   877|
|5     |        top_LEVEL_0                  |TOP_LEVEL                |   646|
|6     |          Pixel_generation_circuit_0 |Pixel_generation_circuit |   411|
|7     |          VGA_timing_controller_0    |VGA_timing_controller    |   235|
+------+-------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 903.559 ; gain = 243.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 903.559 ; gain = 593.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 903.559 ; gain = 602.785
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'G:/ZLab2021/pingpongtest/pingpongtest.runs/system_design_1_myip_1_0_0_1_synth_1/system_design_1_myip_1_0_0_1.dcp' has been generated.
