/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  reg [23:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [25:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~(celloutsig_1_8z | celloutsig_1_8z);
  assign celloutsig_1_0z = ~in_data[180];
  assign celloutsig_0_2z = ~((celloutsig_0_1z[6] | celloutsig_0_1z[1]) & celloutsig_0_0z);
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } & { celloutsig_1_12z[7:4], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_5z[10:7] / { 1'h1, celloutsig_0_1z[2:1], 1'h1 };
  assign celloutsig_1_2z = { in_data[127:118], celloutsig_1_0z, celloutsig_1_0z } >= { celloutsig_1_1z[5:1], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_1z[2:1], celloutsig_1_7z } >= { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_13z[8:0], celloutsig_1_8z } <= { celloutsig_1_5z[4:1], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z, 2'h0 };
  assign celloutsig_1_8z = { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_3z } && { in_data[141:140], celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_1z[3], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z } && { in_data[141:134], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_5z = { in_data[114:109], celloutsig_1_3z } % { 1'h1, in_data[109:106], celloutsig_1_4z, in_data[96] };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, 1'h0, celloutsig_1_9z, 1'h0 } % { 1'h1, celloutsig_1_1z[4:0], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_1z = in_data[115:109] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[55:47] != in_data[27:19];
  assign celloutsig_1_4z = { in_data[130:110], celloutsig_1_3z } != { in_data[140:128], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_15z[3], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_6z, 1'h0, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_2z } != { celloutsig_1_12z[9:7], celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_3z = - { celloutsig_0_1z[13:1], 1'h1, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z[5:1], celloutsig_1_0z };
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z[5:0], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_5z[14:12] >> celloutsig_0_5z[13:11];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_3z[13:10];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_1z[8:5], celloutsig_0_4z, celloutsig_0_1z[14:1], 1'h1, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 26'h0000000;
    else if (!clkin_data[32]) celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z[5] & in_data[113]) | (in_data[126] & in_data[153]));
  assign celloutsig_0_1z[14:1] = in_data[39:26] ~^ in_data[86:73];
  assign celloutsig_0_1z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
