// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "03/14/2023 17:14:44"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module nunchukDriver (
	clock,
	SDApin,
	SCLpin,
	stick_x,
	stick_y,
	accel_x,
	accel_y,
	accel_z,
	z,
	c,
	addr,
	reset);
input 	clock;
output 	SDApin;
output 	SCLpin;
output 	[7:0] stick_x;
output 	[7:0] stick_y;
output 	[9:0] accel_x;
output 	[9:0] accel_y;
output 	[9:0] accel_z;
output 	z;
output 	c;
output 	[7:0] addr;
input 	reset;

// Design Ports Information
// SCLpin	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[2]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[3]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[5]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_x[7]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[4]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[5]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stick_y[7]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[2]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[3]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[4]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[5]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[6]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[7]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[8]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_x[9]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[0]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[6]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[7]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[8]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_y[9]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[0]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[3]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[5]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[6]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[7]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[8]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// accel_z[9]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// z	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDApin	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \SDApin~output_o ;
wire \SCLpin~output_o ;
wire \stick_x[0]~output_o ;
wire \stick_x[1]~output_o ;
wire \stick_x[2]~output_o ;
wire \stick_x[3]~output_o ;
wire \stick_x[4]~output_o ;
wire \stick_x[5]~output_o ;
wire \stick_x[6]~output_o ;
wire \stick_x[7]~output_o ;
wire \stick_y[0]~output_o ;
wire \stick_y[1]~output_o ;
wire \stick_y[2]~output_o ;
wire \stick_y[3]~output_o ;
wire \stick_y[4]~output_o ;
wire \stick_y[5]~output_o ;
wire \stick_y[6]~output_o ;
wire \stick_y[7]~output_o ;
wire \accel_x[0]~output_o ;
wire \accel_x[1]~output_o ;
wire \accel_x[2]~output_o ;
wire \accel_x[3]~output_o ;
wire \accel_x[4]~output_o ;
wire \accel_x[5]~output_o ;
wire \accel_x[6]~output_o ;
wire \accel_x[7]~output_o ;
wire \accel_x[8]~output_o ;
wire \accel_x[9]~output_o ;
wire \accel_y[0]~output_o ;
wire \accel_y[1]~output_o ;
wire \accel_y[2]~output_o ;
wire \accel_y[3]~output_o ;
wire \accel_y[4]~output_o ;
wire \accel_y[5]~output_o ;
wire \accel_y[6]~output_o ;
wire \accel_y[7]~output_o ;
wire \accel_y[8]~output_o ;
wire \accel_y[9]~output_o ;
wire \accel_z[0]~output_o ;
wire \accel_z[1]~output_o ;
wire \accel_z[2]~output_o ;
wire \accel_z[3]~output_o ;
wire \accel_z[4]~output_o ;
wire \accel_z[5]~output_o ;
wire \accel_z[6]~output_o ;
wire \accel_z[7]~output_o ;
wire \accel_z[8]~output_o ;
wire \accel_z[9]~output_o ;
wire \z~output_o ;
wire \c~output_o ;
wire \addr[0]~output_o ;
wire \addr[1]~output_o ;
wire \addr[2]~output_o ;
wire \addr[3]~output_o ;
wire \addr[4]~output_o ;
wire \addr[5]~output_o ;
wire \addr[6]~output_o ;
wire \addr[7]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \clock_400kHz|Add0~0_combout ;
wire \clock_400kHz|counter~5_combout ;
wire \clock_400kHz|Add0~1 ;
wire \clock_400kHz|Add0~2_combout ;
wire \clock_400kHz|counter~4_combout ;
wire \clock_400kHz|Add0~3 ;
wire \clock_400kHz|Add0~4_combout ;
wire \clock_400kHz|counter~3_combout ;
wire \clock_400kHz|Add0~5 ;
wire \clock_400kHz|Add0~6_combout ;
wire \clock_400kHz|counter~2_combout ;
wire \clock_400kHz|Add0~7 ;
wire \clock_400kHz|Add0~8_combout ;
wire \clock_400kHz|counter~1_combout ;
wire \clock_400kHz|Equal0~6_combout ;
wire \clock_400kHz|Equal0~5_combout ;
wire \clock_400kHz|Add0~33 ;
wire \clock_400kHz|Add0~34_combout ;
wire \clock_400kHz|Add0~35 ;
wire \clock_400kHz|Add0~36_combout ;
wire \clock_400kHz|Add0~37 ;
wire \clock_400kHz|Add0~38_combout ;
wire \clock_400kHz|Add0~39 ;
wire \clock_400kHz|Add0~40_combout ;
wire \clock_400kHz|Add0~41 ;
wire \clock_400kHz|Add0~42_combout ;
wire \clock_400kHz|Add0~43 ;
wire \clock_400kHz|Add0~44_combout ;
wire \clock_400kHz|Add0~45 ;
wire \clock_400kHz|Add0~46_combout ;
wire \clock_400kHz|Add0~47 ;
wire \clock_400kHz|Add0~48_combout ;
wire \clock_400kHz|Add0~49 ;
wire \clock_400kHz|Add0~50_combout ;
wire \clock_400kHz|Add0~51 ;
wire \clock_400kHz|Add0~52_combout ;
wire \clock_400kHz|Add0~53 ;
wire \clock_400kHz|Add0~54_combout ;
wire \clock_400kHz|Add0~55 ;
wire \clock_400kHz|Add0~56_combout ;
wire \clock_400kHz|Add0~57 ;
wire \clock_400kHz|Add0~58_combout ;
wire \clock_400kHz|Add0~59 ;
wire \clock_400kHz|Add0~60_combout ;
wire \clock_400kHz|Add0~61 ;
wire \clock_400kHz|Add0~62_combout ;
wire \clock_400kHz|Equal0~8_combout ;
wire \clock_400kHz|Equal0~7_combout ;
wire \clock_400kHz|Equal0~9_combout ;
wire \clock_400kHz|Add0~9 ;
wire \clock_400kHz|Add0~10_combout ;
wire \clock_400kHz|counter~0_combout ;
wire \clock_400kHz|Add0~11 ;
wire \clock_400kHz|Add0~12_combout ;
wire \clock_400kHz|Add0~13 ;
wire \clock_400kHz|Add0~14_combout ;
wire \clock_400kHz|Add0~15 ;
wire \clock_400kHz|Add0~16_combout ;
wire \clock_400kHz|Add0~17 ;
wire \clock_400kHz|Add0~18_combout ;
wire \clock_400kHz|Add0~19 ;
wire \clock_400kHz|Add0~20_combout ;
wire \clock_400kHz|Add0~21 ;
wire \clock_400kHz|Add0~22_combout ;
wire \clock_400kHz|Add0~23 ;
wire \clock_400kHz|Add0~24_combout ;
wire \clock_400kHz|Add0~25 ;
wire \clock_400kHz|Add0~26_combout ;
wire \clock_400kHz|Add0~27 ;
wire \clock_400kHz|Add0~28_combout ;
wire \clock_400kHz|Add0~29 ;
wire \clock_400kHz|Add0~30_combout ;
wire \clock_400kHz|Add0~31 ;
wire \clock_400kHz|Add0~32_combout ;
wire \clock_400kHz|Equal0~2_combout ;
wire \clock_400kHz|Equal0~3_combout ;
wire \clock_400kHz|Equal0~1_combout ;
wire \clock_400kHz|Equal0~0_combout ;
wire \clock_400kHz|Equal0~4_combout ;
wire \clock_400kHz|newClock~0_combout ;
wire \clock_400kHz|newClock~q ;
wire \clock_400kHz|newClock~clkctrl_outclk ;
wire \reset~input_o ;
wire \UUT|delayCounter[0]~9_combout ;
wire \UUT|delayCounter[0]~10 ;
wire \UUT|delayCounter[1]~11_combout ;
wire \UUT|delayCounter[1]~12 ;
wire \UUT|delayCounter[2]~13_combout ;
wire \UUT|delayCounter[2]~14 ;
wire \UUT|delayCounter[3]~15_combout ;
wire \UUT|delayCounter[3]~16 ;
wire \UUT|delayCounter[4]~17_combout ;
wire \UUT|delayCounter[4]~18 ;
wire \UUT|delayCounter[5]~19_combout ;
wire \UUT|delayCounter[5]~20 ;
wire \UUT|delayCounter[6]~21_combout ;
wire \UUT|delayCounter[6]~22 ;
wire \UUT|delayCounter[7]~23_combout ;
wire \UUT|Selector7~1_combout ;
wire \UUT|Selector6~1_combout ;
wire \UUT|Selector6~0_combout ;
wire \state.BEGIN~0_combout ;
wire \state~11_combout ;
wire \state.BEGIN~q ;
wire \state~14_combout ;
wire \state.HANDSHAKE1~q ;
wire \state~16_combout ;
wire \state.READ~q ;
wire \state~15_combout ;
wire \state.READ2~q ;
wire \state~12_combout ;
wire \state.HANDSHAKE2~q ;
wire \state~13_combout ;
wire \state.WRITE~q ;
wire \start~0_combout ;
wire \numBytes[1]~feeder_combout ;
wire \write~0_combout ;
wire \UUT|numBytes~1_combout ;
wire \UUT|numBytes[0]~2_combout ;
wire \addr~4_combout ;
wire \numBytes[0]~feeder_combout ;
wire \UUT|numBytes~3_combout ;
wire \UUT|in~0_combout ;
wire \UUT|Selector6~2_combout ;
wire \UUT|Selector6~3_combout ;
wire \UUT|state.DATA~q ;
wire \UUT|Selector0~0_combout ;
wire \SDApin~input_o ;
wire \UUT|bit_cnt~4_combout ;
wire \UUT|bit_cnt[1]~1_combout ;
wire \UUT|WideOr2~0_combout ;
wire \UUT|bit_cnt[1]~2_combout ;
wire \UUT|Add2~0_combout ;
wire \UUT|Add2~1_combout ;
wire \UUT|bit_cnt[3]~0_combout ;
wire \UUT|bit_cnt[3]~3_combout ;
wire \UUT|done_sending~1_combout ;
wire \UUT|always1~1_combout ;
wire \UUT|notAcked~2_combout ;
wire \UUT|notAcked~3_combout ;
wire \UUT|notAcked~q ;
wire \UUT|Selector5~0_combout ;
wire \UUT|Selector5~1_combout ;
wire \UUT|state.REG_ADDR~q ;
wire \UUT|Selector7~2_combout ;
wire \UUT|Selector7~0_combout ;
wire \UUT|Selector7~3_combout ;
wire \UUT|state.STOP~q ;
wire \UUT|state~12_combout ;
wire \UUT|LessThan1~0_combout ;
wire \UUT|state~13_combout ;
wire \UUT|state.IDLE~q ;
wire \UUT|subbit_cnt~1_combout ;
wire \UUT|subbit_cnt~0_combout ;
wire \UUT|done_sending~2_combout ;
wire \UUT|done_sending~0_combout ;
wire \UUT|done_sending~3_combout ;
wire \UUT|done_sending~q ;
wire \UUT|Selector3~0_combout ;
wire \UUT|Selector3~1_combout ;
wire \UUT|state.START~q ;
wire \UUT|Selector4~0_combout ;
wire \UUT|state.DEV_ADDR~q ;
wire \UUT|Selector2~0_combout ;
wire \UUT|Selector2~1_combout ;
wire \UUT|state.RESET~q ;
wire \always0~0_combout ;
wire \always0~0clkctrl_outclk ;
wire \write~1_combout ;
wire \write~q ;
wire \UUT|write~0_combout ;
wire \UUT|write~q ;
wire \UUT|notAcked~4_combout ;
wire \UUT|in~1_combout ;
wire \UUT|in~2_combout ;
wire \UUT|in~3_combout ;
wire \UUT|in~4_combout ;
wire \UUT|in~q ;
wire \UUT|scl~0_combout ;
wire \UUT|scl~q ;
wire \addr[0]~reg0feeder_combout ;
wire \addr[0]~3_combout ;
wire \addr[0]~reg0_q ;
wire \addr[4]~reg0feeder_combout ;
wire \addr[4]~reg0_q ;
wire [7:0] \UUT|delayCounter ;
wire [2:0] numBytes;
wire [3:0] \UUT|bit_cnt ;
wire [1:0] \UUT|subbit_cnt ;
wire [31:0] \clock_400kHz|counter ;
wire [3:0] \UUT|numBytes ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \SDApin~output (
	.i(\UUT|in~q ),
	.oe(\UUT|Selector0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDApin~output_o ),
	.obar());
// synopsys translate_off
defparam \SDApin~output .bus_hold = "false";
defparam \SDApin~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \SCLpin~output (
	.i(\UUT|scl~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SCLpin~output_o ),
	.obar());
// synopsys translate_off
defparam \SCLpin~output .bus_hold = "false";
defparam \SCLpin~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \stick_x[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[0]~output .bus_hold = "false";
defparam \stick_x[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \stick_x[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[1]~output .bus_hold = "false";
defparam \stick_x[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \stick_x[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[2]~output .bus_hold = "false";
defparam \stick_x[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \stick_x[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[3]~output .bus_hold = "false";
defparam \stick_x[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \stick_x[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[4]~output .bus_hold = "false";
defparam \stick_x[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \stick_x[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[5]~output .bus_hold = "false";
defparam \stick_x[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \stick_x[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[6]~output .bus_hold = "false";
defparam \stick_x[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \stick_x[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_x[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_x[7]~output .bus_hold = "false";
defparam \stick_x[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \stick_y[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[0]~output .bus_hold = "false";
defparam \stick_y[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \stick_y[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[1]~output .bus_hold = "false";
defparam \stick_y[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \stick_y[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[2]~output .bus_hold = "false";
defparam \stick_y[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \stick_y[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[3]~output .bus_hold = "false";
defparam \stick_y[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \stick_y[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[4]~output .bus_hold = "false";
defparam \stick_y[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \stick_y[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[5]~output .bus_hold = "false";
defparam \stick_y[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \stick_y[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[6]~output .bus_hold = "false";
defparam \stick_y[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
fiftyfivenm_io_obuf \stick_y[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stick_y[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stick_y[7]~output .bus_hold = "false";
defparam \stick_y[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \accel_x[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[0]~output .bus_hold = "false";
defparam \accel_x[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \accel_x[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[1]~output .bus_hold = "false";
defparam \accel_x[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \accel_x[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[2]~output .bus_hold = "false";
defparam \accel_x[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \accel_x[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[3]~output .bus_hold = "false";
defparam \accel_x[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \accel_x[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[4]~output .bus_hold = "false";
defparam \accel_x[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \accel_x[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[5]~output .bus_hold = "false";
defparam \accel_x[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
fiftyfivenm_io_obuf \accel_x[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[6]~output .bus_hold = "false";
defparam \accel_x[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \accel_x[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[7]~output .bus_hold = "false";
defparam \accel_x[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
fiftyfivenm_io_obuf \accel_x[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[8]~output .bus_hold = "false";
defparam \accel_x[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \accel_x[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_x[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_x[9]~output .bus_hold = "false";
defparam \accel_x[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \accel_y[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[0]~output .bus_hold = "false";
defparam \accel_y[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \accel_y[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[1]~output .bus_hold = "false";
defparam \accel_y[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \accel_y[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[2]~output .bus_hold = "false";
defparam \accel_y[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \accel_y[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[3]~output .bus_hold = "false";
defparam \accel_y[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \accel_y[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[4]~output .bus_hold = "false";
defparam \accel_y[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \accel_y[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[5]~output .bus_hold = "false";
defparam \accel_y[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \accel_y[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[6]~output .bus_hold = "false";
defparam \accel_y[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \accel_y[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[7]~output .bus_hold = "false";
defparam \accel_y[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \accel_y[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[8]~output .bus_hold = "false";
defparam \accel_y[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \accel_y[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_y[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_y[9]~output .bus_hold = "false";
defparam \accel_y[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \accel_z[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[0]~output .bus_hold = "false";
defparam \accel_z[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \accel_z[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[1]~output .bus_hold = "false";
defparam \accel_z[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \accel_z[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[2]~output .bus_hold = "false";
defparam \accel_z[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \accel_z[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[3]~output .bus_hold = "false";
defparam \accel_z[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \accel_z[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[4]~output .bus_hold = "false";
defparam \accel_z[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \accel_z[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[5]~output .bus_hold = "false";
defparam \accel_z[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \accel_z[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[6]~output .bus_hold = "false";
defparam \accel_z[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \accel_z[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[7]~output .bus_hold = "false";
defparam \accel_z[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \accel_z[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[8]~output .bus_hold = "false";
defparam \accel_z[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \accel_z[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_z[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_z[9]~output .bus_hold = "false";
defparam \accel_z[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
fiftyfivenm_io_obuf \z~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\z~output_o ),
	.obar());
// synopsys translate_off
defparam \z~output .bus_hold = "false";
defparam \z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \c~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c~output_o ),
	.obar());
// synopsys translate_off
defparam \c~output .bus_hold = "false";
defparam \c~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \addr[0]~output (
	.i(\addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \addr[1]~output (
	.i(\addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \addr[3]~output (
	.i(\addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \addr[4]~output (
	.i(\addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \addr[5]~output (
	.i(\addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \addr[6]~output (
	.i(\addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \addr[7]~output (
	.i(\addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
fiftyfivenm_lcell_comb \clock_400kHz|Add0~0 (
// Equation(s):
// \clock_400kHz|Add0~0_combout  = \clock_400kHz|counter [0] $ (VCC)
// \clock_400kHz|Add0~1  = CARRY(\clock_400kHz|counter [0])

	.dataa(gnd),
	.datab(\clock_400kHz|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_400kHz|Add0~0_combout ),
	.cout(\clock_400kHz|Add0~1 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~0 .lut_mask = 16'h33CC;
defparam \clock_400kHz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
fiftyfivenm_lcell_comb \clock_400kHz|counter~5 (
// Equation(s):
// \clock_400kHz|counter~5_combout  = (\clock_400kHz|Add0~0_combout  & ((!\clock_400kHz|Equal0~9_combout ) # (!\clock_400kHz|Equal0~4_combout )))

	.dataa(\clock_400kHz|Add0~0_combout ),
	.datab(gnd),
	.datac(\clock_400kHz|Equal0~4_combout ),
	.datad(\clock_400kHz|Equal0~9_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|counter~5 .lut_mask = 16'h0AAA;
defparam \clock_400kHz|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N3
dffeas \clock_400kHz|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_400kHz|counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[0] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N2
fiftyfivenm_lcell_comb \clock_400kHz|Add0~2 (
// Equation(s):
// \clock_400kHz|Add0~2_combout  = (\clock_400kHz|counter [1] & (!\clock_400kHz|Add0~1 )) # (!\clock_400kHz|counter [1] & ((\clock_400kHz|Add0~1 ) # (GND)))
// \clock_400kHz|Add0~3  = CARRY((!\clock_400kHz|Add0~1 ) # (!\clock_400kHz|counter [1]))

	.dataa(\clock_400kHz|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~1 ),
	.combout(\clock_400kHz|Add0~2_combout ),
	.cout(\clock_400kHz|Add0~3 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~2 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N20
fiftyfivenm_lcell_comb \clock_400kHz|counter~4 (
// Equation(s):
// \clock_400kHz|counter~4_combout  = (\clock_400kHz|Add0~2_combout  & ((!\clock_400kHz|Equal0~9_combout ) # (!\clock_400kHz|Equal0~4_combout )))

	.dataa(\clock_400kHz|Add0~2_combout ),
	.datab(gnd),
	.datac(\clock_400kHz|Equal0~4_combout ),
	.datad(\clock_400kHz|Equal0~9_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|counter~4 .lut_mask = 16'h0AAA;
defparam \clock_400kHz|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N11
dffeas \clock_400kHz|counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_400kHz|counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[1] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N4
fiftyfivenm_lcell_comb \clock_400kHz|Add0~4 (
// Equation(s):
// \clock_400kHz|Add0~4_combout  = (\clock_400kHz|counter [2] & (\clock_400kHz|Add0~3  $ (GND))) # (!\clock_400kHz|counter [2] & (!\clock_400kHz|Add0~3  & VCC))
// \clock_400kHz|Add0~5  = CARRY((\clock_400kHz|counter [2] & !\clock_400kHz|Add0~3 ))

	.dataa(\clock_400kHz|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~3 ),
	.combout(\clock_400kHz|Add0~4_combout ),
	.cout(\clock_400kHz|Add0~5 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~4 .lut_mask = 16'hA50A;
defparam \clock_400kHz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
fiftyfivenm_lcell_comb \clock_400kHz|counter~3 (
// Equation(s):
// \clock_400kHz|counter~3_combout  = (\clock_400kHz|Add0~4_combout  & ((!\clock_400kHz|Equal0~9_combout ) # (!\clock_400kHz|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\clock_400kHz|Equal0~4_combout ),
	.datac(\clock_400kHz|Add0~4_combout ),
	.datad(\clock_400kHz|Equal0~9_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|counter~3 .lut_mask = 16'h30F0;
defparam \clock_400kHz|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N7
dffeas \clock_400kHz|counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_400kHz|counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[2] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
fiftyfivenm_lcell_comb \clock_400kHz|Add0~6 (
// Equation(s):
// \clock_400kHz|Add0~6_combout  = (\clock_400kHz|counter [3] & (!\clock_400kHz|Add0~5 )) # (!\clock_400kHz|counter [3] & ((\clock_400kHz|Add0~5 ) # (GND)))
// \clock_400kHz|Add0~7  = CARRY((!\clock_400kHz|Add0~5 ) # (!\clock_400kHz|counter [3]))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~5 ),
	.combout(\clock_400kHz|Add0~6_combout ),
	.cout(\clock_400kHz|Add0~7 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~6 .lut_mask = 16'h3C3F;
defparam \clock_400kHz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
fiftyfivenm_lcell_comb \clock_400kHz|counter~2 (
// Equation(s):
// \clock_400kHz|counter~2_combout  = (\clock_400kHz|Add0~6_combout  & ((!\clock_400kHz|Equal0~4_combout ) # (!\clock_400kHz|Equal0~9_combout )))

	.dataa(\clock_400kHz|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock_400kHz|Equal0~4_combout ),
	.datad(\clock_400kHz|Add0~6_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|counter~2 .lut_mask = 16'h5F00;
defparam \clock_400kHz|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N5
dffeas \clock_400kHz|counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_400kHz|counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[3] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N8
fiftyfivenm_lcell_comb \clock_400kHz|Add0~8 (
// Equation(s):
// \clock_400kHz|Add0~8_combout  = (\clock_400kHz|counter [4] & (\clock_400kHz|Add0~7  $ (GND))) # (!\clock_400kHz|counter [4] & (!\clock_400kHz|Add0~7  & VCC))
// \clock_400kHz|Add0~9  = CARRY((\clock_400kHz|counter [4] & !\clock_400kHz|Add0~7 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~7 ),
	.combout(\clock_400kHz|Add0~8_combout ),
	.cout(\clock_400kHz|Add0~9 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~8 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
fiftyfivenm_lcell_comb \clock_400kHz|counter~1 (
// Equation(s):
// \clock_400kHz|counter~1_combout  = (\clock_400kHz|Add0~8_combout  & ((!\clock_400kHz|Equal0~4_combout ) # (!\clock_400kHz|Equal0~9_combout )))

	.dataa(\clock_400kHz|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock_400kHz|Equal0~4_combout ),
	.datad(\clock_400kHz|Add0~8_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|counter~1 .lut_mask = 16'h5F00;
defparam \clock_400kHz|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N1
dffeas \clock_400kHz|counter[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_400kHz|counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[4] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~6 (
// Equation(s):
// \clock_400kHz|Equal0~6_combout  = (\clock_400kHz|counter [4] & (\clock_400kHz|counter [3] & (\clock_400kHz|counter [2] & \clock_400kHz|counter [5])))

	.dataa(\clock_400kHz|counter [4]),
	.datab(\clock_400kHz|counter [3]),
	.datac(\clock_400kHz|counter [2]),
	.datad(\clock_400kHz|counter [5]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~6 .lut_mask = 16'h8000;
defparam \clock_400kHz|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N18
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~5 (
// Equation(s):
// \clock_400kHz|Equal0~5_combout  = (!\clock_400kHz|counter [6] & (!\clock_400kHz|counter [9] & (!\clock_400kHz|counter [8] & !\clock_400kHz|counter [7])))

	.dataa(\clock_400kHz|counter [6]),
	.datab(\clock_400kHz|counter [9]),
	.datac(\clock_400kHz|counter [8]),
	.datad(\clock_400kHz|counter [7]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~5 .lut_mask = 16'h0001;
defparam \clock_400kHz|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
fiftyfivenm_lcell_comb \clock_400kHz|Add0~32 (
// Equation(s):
// \clock_400kHz|Add0~32_combout  = (\clock_400kHz|counter [16] & (\clock_400kHz|Add0~31  $ (GND))) # (!\clock_400kHz|counter [16] & (!\clock_400kHz|Add0~31  & VCC))
// \clock_400kHz|Add0~33  = CARRY((\clock_400kHz|counter [16] & !\clock_400kHz|Add0~31 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~31 ),
	.combout(\clock_400kHz|Add0~32_combout ),
	.cout(\clock_400kHz|Add0~33 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~32 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
fiftyfivenm_lcell_comb \clock_400kHz|Add0~34 (
// Equation(s):
// \clock_400kHz|Add0~34_combout  = (\clock_400kHz|counter [17] & (!\clock_400kHz|Add0~33 )) # (!\clock_400kHz|counter [17] & ((\clock_400kHz|Add0~33 ) # (GND)))
// \clock_400kHz|Add0~35  = CARRY((!\clock_400kHz|Add0~33 ) # (!\clock_400kHz|counter [17]))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~33 ),
	.combout(\clock_400kHz|Add0~34_combout ),
	.cout(\clock_400kHz|Add0~35 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~34 .lut_mask = 16'h3C3F;
defparam \clock_400kHz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N3
dffeas \clock_400kHz|counter[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[17] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
fiftyfivenm_lcell_comb \clock_400kHz|Add0~36 (
// Equation(s):
// \clock_400kHz|Add0~36_combout  = (\clock_400kHz|counter [18] & (\clock_400kHz|Add0~35  $ (GND))) # (!\clock_400kHz|counter [18] & (!\clock_400kHz|Add0~35  & VCC))
// \clock_400kHz|Add0~37  = CARRY((\clock_400kHz|counter [18] & !\clock_400kHz|Add0~35 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~35 ),
	.combout(\clock_400kHz|Add0~36_combout ),
	.cout(\clock_400kHz|Add0~37 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~36 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N5
dffeas \clock_400kHz|counter[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[18] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
fiftyfivenm_lcell_comb \clock_400kHz|Add0~38 (
// Equation(s):
// \clock_400kHz|Add0~38_combout  = (\clock_400kHz|counter [19] & (!\clock_400kHz|Add0~37 )) # (!\clock_400kHz|counter [19] & ((\clock_400kHz|Add0~37 ) # (GND)))
// \clock_400kHz|Add0~39  = CARRY((!\clock_400kHz|Add0~37 ) # (!\clock_400kHz|counter [19]))

	.dataa(\clock_400kHz|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~37 ),
	.combout(\clock_400kHz|Add0~38_combout ),
	.cout(\clock_400kHz|Add0~39 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~38 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N7
dffeas \clock_400kHz|counter[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[19] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
fiftyfivenm_lcell_comb \clock_400kHz|Add0~40 (
// Equation(s):
// \clock_400kHz|Add0~40_combout  = (\clock_400kHz|counter [20] & (\clock_400kHz|Add0~39  $ (GND))) # (!\clock_400kHz|counter [20] & (!\clock_400kHz|Add0~39  & VCC))
// \clock_400kHz|Add0~41  = CARRY((\clock_400kHz|counter [20] & !\clock_400kHz|Add0~39 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~39 ),
	.combout(\clock_400kHz|Add0~40_combout ),
	.cout(\clock_400kHz|Add0~41 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~40 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N9
dffeas \clock_400kHz|counter[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[20] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
fiftyfivenm_lcell_comb \clock_400kHz|Add0~42 (
// Equation(s):
// \clock_400kHz|Add0~42_combout  = (\clock_400kHz|counter [21] & (!\clock_400kHz|Add0~41 )) # (!\clock_400kHz|counter [21] & ((\clock_400kHz|Add0~41 ) # (GND)))
// \clock_400kHz|Add0~43  = CARRY((!\clock_400kHz|Add0~41 ) # (!\clock_400kHz|counter [21]))

	.dataa(\clock_400kHz|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~41 ),
	.combout(\clock_400kHz|Add0~42_combout ),
	.cout(\clock_400kHz|Add0~43 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~42 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N11
dffeas \clock_400kHz|counter[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[21] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
fiftyfivenm_lcell_comb \clock_400kHz|Add0~44 (
// Equation(s):
// \clock_400kHz|Add0~44_combout  = (\clock_400kHz|counter [22] & (\clock_400kHz|Add0~43  $ (GND))) # (!\clock_400kHz|counter [22] & (!\clock_400kHz|Add0~43  & VCC))
// \clock_400kHz|Add0~45  = CARRY((\clock_400kHz|counter [22] & !\clock_400kHz|Add0~43 ))

	.dataa(\clock_400kHz|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~43 ),
	.combout(\clock_400kHz|Add0~44_combout ),
	.cout(\clock_400kHz|Add0~45 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~44 .lut_mask = 16'hA50A;
defparam \clock_400kHz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N13
dffeas \clock_400kHz|counter[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[22] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
fiftyfivenm_lcell_comb \clock_400kHz|Add0~46 (
// Equation(s):
// \clock_400kHz|Add0~46_combout  = (\clock_400kHz|counter [23] & (!\clock_400kHz|Add0~45 )) # (!\clock_400kHz|counter [23] & ((\clock_400kHz|Add0~45 ) # (GND)))
// \clock_400kHz|Add0~47  = CARRY((!\clock_400kHz|Add0~45 ) # (!\clock_400kHz|counter [23]))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~45 ),
	.combout(\clock_400kHz|Add0~46_combout ),
	.cout(\clock_400kHz|Add0~47 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~46 .lut_mask = 16'h3C3F;
defparam \clock_400kHz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N15
dffeas \clock_400kHz|counter[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[23] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
fiftyfivenm_lcell_comb \clock_400kHz|Add0~48 (
// Equation(s):
// \clock_400kHz|Add0~48_combout  = (\clock_400kHz|counter [24] & (\clock_400kHz|Add0~47  $ (GND))) # (!\clock_400kHz|counter [24] & (!\clock_400kHz|Add0~47  & VCC))
// \clock_400kHz|Add0~49  = CARRY((\clock_400kHz|counter [24] & !\clock_400kHz|Add0~47 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~47 ),
	.combout(\clock_400kHz|Add0~48_combout ),
	.cout(\clock_400kHz|Add0~49 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~48 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N17
dffeas \clock_400kHz|counter[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[24] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
fiftyfivenm_lcell_comb \clock_400kHz|Add0~50 (
// Equation(s):
// \clock_400kHz|Add0~50_combout  = (\clock_400kHz|counter [25] & (!\clock_400kHz|Add0~49 )) # (!\clock_400kHz|counter [25] & ((\clock_400kHz|Add0~49 ) # (GND)))
// \clock_400kHz|Add0~51  = CARRY((!\clock_400kHz|Add0~49 ) # (!\clock_400kHz|counter [25]))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~49 ),
	.combout(\clock_400kHz|Add0~50_combout ),
	.cout(\clock_400kHz|Add0~51 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~50 .lut_mask = 16'h3C3F;
defparam \clock_400kHz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N19
dffeas \clock_400kHz|counter[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[25] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
fiftyfivenm_lcell_comb \clock_400kHz|Add0~52 (
// Equation(s):
// \clock_400kHz|Add0~52_combout  = (\clock_400kHz|counter [26] & (\clock_400kHz|Add0~51  $ (GND))) # (!\clock_400kHz|counter [26] & (!\clock_400kHz|Add0~51  & VCC))
// \clock_400kHz|Add0~53  = CARRY((\clock_400kHz|counter [26] & !\clock_400kHz|Add0~51 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~51 ),
	.combout(\clock_400kHz|Add0~52_combout ),
	.cout(\clock_400kHz|Add0~53 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~52 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N21
dffeas \clock_400kHz|counter[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[26] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
fiftyfivenm_lcell_comb \clock_400kHz|Add0~54 (
// Equation(s):
// \clock_400kHz|Add0~54_combout  = (\clock_400kHz|counter [27] & (!\clock_400kHz|Add0~53 )) # (!\clock_400kHz|counter [27] & ((\clock_400kHz|Add0~53 ) # (GND)))
// \clock_400kHz|Add0~55  = CARRY((!\clock_400kHz|Add0~53 ) # (!\clock_400kHz|counter [27]))

	.dataa(\clock_400kHz|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~53 ),
	.combout(\clock_400kHz|Add0~54_combout ),
	.cout(\clock_400kHz|Add0~55 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~54 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N23
dffeas \clock_400kHz|counter[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[27] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
fiftyfivenm_lcell_comb \clock_400kHz|Add0~56 (
// Equation(s):
// \clock_400kHz|Add0~56_combout  = (\clock_400kHz|counter [28] & (\clock_400kHz|Add0~55  $ (GND))) # (!\clock_400kHz|counter [28] & (!\clock_400kHz|Add0~55  & VCC))
// \clock_400kHz|Add0~57  = CARRY((\clock_400kHz|counter [28] & !\clock_400kHz|Add0~55 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~55 ),
	.combout(\clock_400kHz|Add0~56_combout ),
	.cout(\clock_400kHz|Add0~57 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~56 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N25
dffeas \clock_400kHz|counter[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[28] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
fiftyfivenm_lcell_comb \clock_400kHz|Add0~58 (
// Equation(s):
// \clock_400kHz|Add0~58_combout  = (\clock_400kHz|counter [29] & (!\clock_400kHz|Add0~57 )) # (!\clock_400kHz|counter [29] & ((\clock_400kHz|Add0~57 ) # (GND)))
// \clock_400kHz|Add0~59  = CARRY((!\clock_400kHz|Add0~57 ) # (!\clock_400kHz|counter [29]))

	.dataa(\clock_400kHz|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~57 ),
	.combout(\clock_400kHz|Add0~58_combout ),
	.cout(\clock_400kHz|Add0~59 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~58 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N27
dffeas \clock_400kHz|counter[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[29] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
fiftyfivenm_lcell_comb \clock_400kHz|Add0~60 (
// Equation(s):
// \clock_400kHz|Add0~60_combout  = (\clock_400kHz|counter [30] & (\clock_400kHz|Add0~59  $ (GND))) # (!\clock_400kHz|counter [30] & (!\clock_400kHz|Add0~59  & VCC))
// \clock_400kHz|Add0~61  = CARRY((\clock_400kHz|counter [30] & !\clock_400kHz|Add0~59 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~59 ),
	.combout(\clock_400kHz|Add0~60_combout ),
	.cout(\clock_400kHz|Add0~61 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~60 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N29
dffeas \clock_400kHz|counter[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[30] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
fiftyfivenm_lcell_comb \clock_400kHz|Add0~62 (
// Equation(s):
// \clock_400kHz|Add0~62_combout  = \clock_400kHz|counter [31] $ (\clock_400kHz|Add0~61 )

	.dataa(\clock_400kHz|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_400kHz|Add0~61 ),
	.combout(\clock_400kHz|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Add0~62 .lut_mask = 16'h5A5A;
defparam \clock_400kHz|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N31
dffeas \clock_400kHz|counter[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[31] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~8 (
// Equation(s):
// \clock_400kHz|Equal0~8_combout  = (!\clock_400kHz|counter [29] & (!\clock_400kHz|counter [28] & (!\clock_400kHz|counter [30] & !\clock_400kHz|counter [31])))

	.dataa(\clock_400kHz|counter [29]),
	.datab(\clock_400kHz|counter [28]),
	.datac(\clock_400kHz|counter [30]),
	.datad(\clock_400kHz|counter [31]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~8 .lut_mask = 16'h0001;
defparam \clock_400kHz|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N16
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~7 (
// Equation(s):
// \clock_400kHz|Equal0~7_combout  = (!\clock_400kHz|counter [0] & (!\clock_400kHz|counter [26] & (\clock_400kHz|counter [1] & !\clock_400kHz|counter [27])))

	.dataa(\clock_400kHz|counter [0]),
	.datab(\clock_400kHz|counter [26]),
	.datac(\clock_400kHz|counter [1]),
	.datad(\clock_400kHz|counter [27]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~7 .lut_mask = 16'h0010;
defparam \clock_400kHz|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~9 (
// Equation(s):
// \clock_400kHz|Equal0~9_combout  = (\clock_400kHz|Equal0~6_combout  & (\clock_400kHz|Equal0~5_combout  & (\clock_400kHz|Equal0~8_combout  & \clock_400kHz|Equal0~7_combout )))

	.dataa(\clock_400kHz|Equal0~6_combout ),
	.datab(\clock_400kHz|Equal0~5_combout ),
	.datac(\clock_400kHz|Equal0~8_combout ),
	.datad(\clock_400kHz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~9 .lut_mask = 16'h8000;
defparam \clock_400kHz|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
fiftyfivenm_lcell_comb \clock_400kHz|Add0~10 (
// Equation(s):
// \clock_400kHz|Add0~10_combout  = (\clock_400kHz|counter [5] & (!\clock_400kHz|Add0~9 )) # (!\clock_400kHz|counter [5] & ((\clock_400kHz|Add0~9 ) # (GND)))
// \clock_400kHz|Add0~11  = CARRY((!\clock_400kHz|Add0~9 ) # (!\clock_400kHz|counter [5]))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~9 ),
	.combout(\clock_400kHz|Add0~10_combout ),
	.cout(\clock_400kHz|Add0~11 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~10 .lut_mask = 16'h3C3F;
defparam \clock_400kHz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
fiftyfivenm_lcell_comb \clock_400kHz|counter~0 (
// Equation(s):
// \clock_400kHz|counter~0_combout  = (\clock_400kHz|Add0~10_combout  & ((!\clock_400kHz|Equal0~4_combout ) # (!\clock_400kHz|Equal0~9_combout )))

	.dataa(\clock_400kHz|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock_400kHz|Equal0~4_combout ),
	.datad(\clock_400kHz|Add0~10_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|counter~0 .lut_mask = 16'h5F00;
defparam \clock_400kHz|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N9
dffeas \clock_400kHz|counter[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_400kHz|counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[5] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N12
fiftyfivenm_lcell_comb \clock_400kHz|Add0~12 (
// Equation(s):
// \clock_400kHz|Add0~12_combout  = (\clock_400kHz|counter [6] & (\clock_400kHz|Add0~11  $ (GND))) # (!\clock_400kHz|counter [6] & (!\clock_400kHz|Add0~11  & VCC))
// \clock_400kHz|Add0~13  = CARRY((\clock_400kHz|counter [6] & !\clock_400kHz|Add0~11 ))

	.dataa(\clock_400kHz|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~11 ),
	.combout(\clock_400kHz|Add0~12_combout ),
	.cout(\clock_400kHz|Add0~13 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~12 .lut_mask = 16'hA50A;
defparam \clock_400kHz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N13
dffeas \clock_400kHz|counter[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[6] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N14
fiftyfivenm_lcell_comb \clock_400kHz|Add0~14 (
// Equation(s):
// \clock_400kHz|Add0~14_combout  = (\clock_400kHz|counter [7] & (!\clock_400kHz|Add0~13 )) # (!\clock_400kHz|counter [7] & ((\clock_400kHz|Add0~13 ) # (GND)))
// \clock_400kHz|Add0~15  = CARRY((!\clock_400kHz|Add0~13 ) # (!\clock_400kHz|counter [7]))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~13 ),
	.combout(\clock_400kHz|Add0~14_combout ),
	.cout(\clock_400kHz|Add0~15 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~14 .lut_mask = 16'h3C3F;
defparam \clock_400kHz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N15
dffeas \clock_400kHz|counter[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[7] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
fiftyfivenm_lcell_comb \clock_400kHz|Add0~16 (
// Equation(s):
// \clock_400kHz|Add0~16_combout  = (\clock_400kHz|counter [8] & (\clock_400kHz|Add0~15  $ (GND))) # (!\clock_400kHz|counter [8] & (!\clock_400kHz|Add0~15  & VCC))
// \clock_400kHz|Add0~17  = CARRY((\clock_400kHz|counter [8] & !\clock_400kHz|Add0~15 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~15 ),
	.combout(\clock_400kHz|Add0~16_combout ),
	.cout(\clock_400kHz|Add0~17 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~16 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N17
dffeas \clock_400kHz|counter[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[8] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
fiftyfivenm_lcell_comb \clock_400kHz|Add0~18 (
// Equation(s):
// \clock_400kHz|Add0~18_combout  = (\clock_400kHz|counter [9] & (!\clock_400kHz|Add0~17 )) # (!\clock_400kHz|counter [9] & ((\clock_400kHz|Add0~17 ) # (GND)))
// \clock_400kHz|Add0~19  = CARRY((!\clock_400kHz|Add0~17 ) # (!\clock_400kHz|counter [9]))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~17 ),
	.combout(\clock_400kHz|Add0~18_combout ),
	.cout(\clock_400kHz|Add0~19 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~18 .lut_mask = 16'h3C3F;
defparam \clock_400kHz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N19
dffeas \clock_400kHz|counter[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[9] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
fiftyfivenm_lcell_comb \clock_400kHz|Add0~20 (
// Equation(s):
// \clock_400kHz|Add0~20_combout  = (\clock_400kHz|counter [10] & (\clock_400kHz|Add0~19  $ (GND))) # (!\clock_400kHz|counter [10] & (!\clock_400kHz|Add0~19  & VCC))
// \clock_400kHz|Add0~21  = CARRY((\clock_400kHz|counter [10] & !\clock_400kHz|Add0~19 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~19 ),
	.combout(\clock_400kHz|Add0~20_combout ),
	.cout(\clock_400kHz|Add0~21 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~20 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N21
dffeas \clock_400kHz|counter[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[10] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
fiftyfivenm_lcell_comb \clock_400kHz|Add0~22 (
// Equation(s):
// \clock_400kHz|Add0~22_combout  = (\clock_400kHz|counter [11] & (!\clock_400kHz|Add0~21 )) # (!\clock_400kHz|counter [11] & ((\clock_400kHz|Add0~21 ) # (GND)))
// \clock_400kHz|Add0~23  = CARRY((!\clock_400kHz|Add0~21 ) # (!\clock_400kHz|counter [11]))

	.dataa(\clock_400kHz|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~21 ),
	.combout(\clock_400kHz|Add0~22_combout ),
	.cout(\clock_400kHz|Add0~23 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~22 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N23
dffeas \clock_400kHz|counter[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[11] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
fiftyfivenm_lcell_comb \clock_400kHz|Add0~24 (
// Equation(s):
// \clock_400kHz|Add0~24_combout  = (\clock_400kHz|counter [12] & (\clock_400kHz|Add0~23  $ (GND))) # (!\clock_400kHz|counter [12] & (!\clock_400kHz|Add0~23  & VCC))
// \clock_400kHz|Add0~25  = CARRY((\clock_400kHz|counter [12] & !\clock_400kHz|Add0~23 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~23 ),
	.combout(\clock_400kHz|Add0~24_combout ),
	.cout(\clock_400kHz|Add0~25 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~24 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \clock_400kHz|counter[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[12] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N26
fiftyfivenm_lcell_comb \clock_400kHz|Add0~26 (
// Equation(s):
// \clock_400kHz|Add0~26_combout  = (\clock_400kHz|counter [13] & (!\clock_400kHz|Add0~25 )) # (!\clock_400kHz|counter [13] & ((\clock_400kHz|Add0~25 ) # (GND)))
// \clock_400kHz|Add0~27  = CARRY((!\clock_400kHz|Add0~25 ) # (!\clock_400kHz|counter [13]))

	.dataa(\clock_400kHz|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~25 ),
	.combout(\clock_400kHz|Add0~26_combout ),
	.cout(\clock_400kHz|Add0~27 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~26 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N27
dffeas \clock_400kHz|counter[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[13] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
fiftyfivenm_lcell_comb \clock_400kHz|Add0~28 (
// Equation(s):
// \clock_400kHz|Add0~28_combout  = (\clock_400kHz|counter [14] & (\clock_400kHz|Add0~27  $ (GND))) # (!\clock_400kHz|counter [14] & (!\clock_400kHz|Add0~27  & VCC))
// \clock_400kHz|Add0~29  = CARRY((\clock_400kHz|counter [14] & !\clock_400kHz|Add0~27 ))

	.dataa(gnd),
	.datab(\clock_400kHz|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~27 ),
	.combout(\clock_400kHz|Add0~28_combout ),
	.cout(\clock_400kHz|Add0~29 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~28 .lut_mask = 16'hC30C;
defparam \clock_400kHz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N29
dffeas \clock_400kHz|counter[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[14] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N30
fiftyfivenm_lcell_comb \clock_400kHz|Add0~30 (
// Equation(s):
// \clock_400kHz|Add0~30_combout  = (\clock_400kHz|counter [15] & (!\clock_400kHz|Add0~29 )) # (!\clock_400kHz|counter [15] & ((\clock_400kHz|Add0~29 ) # (GND)))
// \clock_400kHz|Add0~31  = CARRY((!\clock_400kHz|Add0~29 ) # (!\clock_400kHz|counter [15]))

	.dataa(\clock_400kHz|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_400kHz|Add0~29 ),
	.combout(\clock_400kHz|Add0~30_combout ),
	.cout(\clock_400kHz|Add0~31 ));
// synopsys translate_off
defparam \clock_400kHz|Add0~30 .lut_mask = 16'h5A5F;
defparam \clock_400kHz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N31
dffeas \clock_400kHz|counter[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[15] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N1
dffeas \clock_400kHz|counter[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_400kHz|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|counter[16] .is_wysiwyg = "true";
defparam \clock_400kHz|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N22
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~2 (
// Equation(s):
// \clock_400kHz|Equal0~2_combout  = (!\clock_400kHz|counter [16] & (!\clock_400kHz|counter [17] & (!\clock_400kHz|counter [14] & !\clock_400kHz|counter [15])))

	.dataa(\clock_400kHz|counter [16]),
	.datab(\clock_400kHz|counter [17]),
	.datac(\clock_400kHz|counter [14]),
	.datad(\clock_400kHz|counter [15]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~2 .lut_mask = 16'h0001;
defparam \clock_400kHz|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~3 (
// Equation(s):
// \clock_400kHz|Equal0~3_combout  = (!\clock_400kHz|counter [10] & (!\clock_400kHz|counter [11] & (!\clock_400kHz|counter [13] & !\clock_400kHz|counter [12])))

	.dataa(\clock_400kHz|counter [10]),
	.datab(\clock_400kHz|counter [11]),
	.datac(\clock_400kHz|counter [13]),
	.datad(\clock_400kHz|counter [12]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~3 .lut_mask = 16'h0001;
defparam \clock_400kHz|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~1 (
// Equation(s):
// \clock_400kHz|Equal0~1_combout  = (!\clock_400kHz|counter [20] & (!\clock_400kHz|counter [19] & (!\clock_400kHz|counter [18] & !\clock_400kHz|counter [21])))

	.dataa(\clock_400kHz|counter [20]),
	.datab(\clock_400kHz|counter [19]),
	.datac(\clock_400kHz|counter [18]),
	.datad(\clock_400kHz|counter [21]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~1 .lut_mask = 16'h0001;
defparam \clock_400kHz|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~0 (
// Equation(s):
// \clock_400kHz|Equal0~0_combout  = (!\clock_400kHz|counter [22] & (!\clock_400kHz|counter [25] & (!\clock_400kHz|counter [24] & !\clock_400kHz|counter [23])))

	.dataa(\clock_400kHz|counter [22]),
	.datab(\clock_400kHz|counter [25]),
	.datac(\clock_400kHz|counter [24]),
	.datad(\clock_400kHz|counter [23]),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~0 .lut_mask = 16'h0001;
defparam \clock_400kHz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
fiftyfivenm_lcell_comb \clock_400kHz|Equal0~4 (
// Equation(s):
// \clock_400kHz|Equal0~4_combout  = (\clock_400kHz|Equal0~2_combout  & (\clock_400kHz|Equal0~3_combout  & (\clock_400kHz|Equal0~1_combout  & \clock_400kHz|Equal0~0_combout )))

	.dataa(\clock_400kHz|Equal0~2_combout ),
	.datab(\clock_400kHz|Equal0~3_combout ),
	.datac(\clock_400kHz|Equal0~1_combout ),
	.datad(\clock_400kHz|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|Equal0~4 .lut_mask = 16'h8000;
defparam \clock_400kHz|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
fiftyfivenm_lcell_comb \clock_400kHz|newClock~0 (
// Equation(s):
// \clock_400kHz|newClock~0_combout  = \clock_400kHz|newClock~q  $ (((\clock_400kHz|Equal0~4_combout  & \clock_400kHz|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\clock_400kHz|newClock~q ),
	.datac(\clock_400kHz|Equal0~4_combout ),
	.datad(\clock_400kHz|Equal0~9_combout ),
	.cin(gnd),
	.combout(\clock_400kHz|newClock~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_400kHz|newClock~0 .lut_mask = 16'h3CCC;
defparam \clock_400kHz|newClock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \clock_400kHz|newClock (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_400kHz|newClock~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_400kHz|newClock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_400kHz|newClock .is_wysiwyg = "true";
defparam \clock_400kHz|newClock .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \clock_400kHz|newClock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_400kHz|newClock~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_400kHz|newClock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_400kHz|newClock~clkctrl .clock_type = "global clock";
defparam \clock_400kHz|newClock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N15
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N12
fiftyfivenm_lcell_comb \UUT|delayCounter[0]~9 (
// Equation(s):
// \UUT|delayCounter[0]~9_combout  = \UUT|delayCounter [0] $ (VCC)
// \UUT|delayCounter[0]~10  = CARRY(\UUT|delayCounter [0])

	.dataa(\UUT|delayCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UUT|delayCounter[0]~9_combout ),
	.cout(\UUT|delayCounter[0]~10 ));
// synopsys translate_off
defparam \UUT|delayCounter[0]~9 .lut_mask = 16'h55AA;
defparam \UUT|delayCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N13
dffeas \UUT|delayCounter[0] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[0] .is_wysiwyg = "true";
defparam \UUT|delayCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N14
fiftyfivenm_lcell_comb \UUT|delayCounter[1]~11 (
// Equation(s):
// \UUT|delayCounter[1]~11_combout  = (\UUT|delayCounter [1] & (!\UUT|delayCounter[0]~10 )) # (!\UUT|delayCounter [1] & ((\UUT|delayCounter[0]~10 ) # (GND)))
// \UUT|delayCounter[1]~12  = CARRY((!\UUT|delayCounter[0]~10 ) # (!\UUT|delayCounter [1]))

	.dataa(gnd),
	.datab(\UUT|delayCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UUT|delayCounter[0]~10 ),
	.combout(\UUT|delayCounter[1]~11_combout ),
	.cout(\UUT|delayCounter[1]~12 ));
// synopsys translate_off
defparam \UUT|delayCounter[1]~11 .lut_mask = 16'h3C3F;
defparam \UUT|delayCounter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y36_N15
dffeas \UUT|delayCounter[1] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[1] .is_wysiwyg = "true";
defparam \UUT|delayCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N16
fiftyfivenm_lcell_comb \UUT|delayCounter[2]~13 (
// Equation(s):
// \UUT|delayCounter[2]~13_combout  = (\UUT|delayCounter [2] & (\UUT|delayCounter[1]~12  $ (GND))) # (!\UUT|delayCounter [2] & (!\UUT|delayCounter[1]~12  & VCC))
// \UUT|delayCounter[2]~14  = CARRY((\UUT|delayCounter [2] & !\UUT|delayCounter[1]~12 ))

	.dataa(gnd),
	.datab(\UUT|delayCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UUT|delayCounter[1]~12 ),
	.combout(\UUT|delayCounter[2]~13_combout ),
	.cout(\UUT|delayCounter[2]~14 ));
// synopsys translate_off
defparam \UUT|delayCounter[2]~13 .lut_mask = 16'hC30C;
defparam \UUT|delayCounter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y36_N17
dffeas \UUT|delayCounter[2] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[2] .is_wysiwyg = "true";
defparam \UUT|delayCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N18
fiftyfivenm_lcell_comb \UUT|delayCounter[3]~15 (
// Equation(s):
// \UUT|delayCounter[3]~15_combout  = (\UUT|delayCounter [3] & (!\UUT|delayCounter[2]~14 )) # (!\UUT|delayCounter [3] & ((\UUT|delayCounter[2]~14 ) # (GND)))
// \UUT|delayCounter[3]~16  = CARRY((!\UUT|delayCounter[2]~14 ) # (!\UUT|delayCounter [3]))

	.dataa(gnd),
	.datab(\UUT|delayCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UUT|delayCounter[2]~14 ),
	.combout(\UUT|delayCounter[3]~15_combout ),
	.cout(\UUT|delayCounter[3]~16 ));
// synopsys translate_off
defparam \UUT|delayCounter[3]~15 .lut_mask = 16'h3C3F;
defparam \UUT|delayCounter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y36_N19
dffeas \UUT|delayCounter[3] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[3] .is_wysiwyg = "true";
defparam \UUT|delayCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N20
fiftyfivenm_lcell_comb \UUT|delayCounter[4]~17 (
// Equation(s):
// \UUT|delayCounter[4]~17_combout  = (\UUT|delayCounter [4] & (\UUT|delayCounter[3]~16  $ (GND))) # (!\UUT|delayCounter [4] & (!\UUT|delayCounter[3]~16  & VCC))
// \UUT|delayCounter[4]~18  = CARRY((\UUT|delayCounter [4] & !\UUT|delayCounter[3]~16 ))

	.dataa(gnd),
	.datab(\UUT|delayCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UUT|delayCounter[3]~16 ),
	.combout(\UUT|delayCounter[4]~17_combout ),
	.cout(\UUT|delayCounter[4]~18 ));
// synopsys translate_off
defparam \UUT|delayCounter[4]~17 .lut_mask = 16'hC30C;
defparam \UUT|delayCounter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y36_N21
dffeas \UUT|delayCounter[4] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[4] .is_wysiwyg = "true";
defparam \UUT|delayCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N22
fiftyfivenm_lcell_comb \UUT|delayCounter[5]~19 (
// Equation(s):
// \UUT|delayCounter[5]~19_combout  = (\UUT|delayCounter [5] & (!\UUT|delayCounter[4]~18 )) # (!\UUT|delayCounter [5] & ((\UUT|delayCounter[4]~18 ) # (GND)))
// \UUT|delayCounter[5]~20  = CARRY((!\UUT|delayCounter[4]~18 ) # (!\UUT|delayCounter [5]))

	.dataa(\UUT|delayCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UUT|delayCounter[4]~18 ),
	.combout(\UUT|delayCounter[5]~19_combout ),
	.cout(\UUT|delayCounter[5]~20 ));
// synopsys translate_off
defparam \UUT|delayCounter[5]~19 .lut_mask = 16'h5A5F;
defparam \UUT|delayCounter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y36_N23
dffeas \UUT|delayCounter[5] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[5] .is_wysiwyg = "true";
defparam \UUT|delayCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N24
fiftyfivenm_lcell_comb \UUT|delayCounter[6]~21 (
// Equation(s):
// \UUT|delayCounter[6]~21_combout  = (\UUT|delayCounter [6] & (\UUT|delayCounter[5]~20  $ (GND))) # (!\UUT|delayCounter [6] & (!\UUT|delayCounter[5]~20  & VCC))
// \UUT|delayCounter[6]~22  = CARRY((\UUT|delayCounter [6] & !\UUT|delayCounter[5]~20 ))

	.dataa(gnd),
	.datab(\UUT|delayCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UUT|delayCounter[5]~20 ),
	.combout(\UUT|delayCounter[6]~21_combout ),
	.cout(\UUT|delayCounter[6]~22 ));
// synopsys translate_off
defparam \UUT|delayCounter[6]~21 .lut_mask = 16'hC30C;
defparam \UUT|delayCounter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y36_N25
dffeas \UUT|delayCounter[6] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[6] .is_wysiwyg = "true";
defparam \UUT|delayCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N26
fiftyfivenm_lcell_comb \UUT|delayCounter[7]~23 (
// Equation(s):
// \UUT|delayCounter[7]~23_combout  = \UUT|delayCounter [7] $ (\UUT|delayCounter[6]~22 )

	.dataa(\UUT|delayCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UUT|delayCounter[6]~22 ),
	.combout(\UUT|delayCounter[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|delayCounter[7]~23 .lut_mask = 16'h5A5A;
defparam \UUT|delayCounter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y36_N27
dffeas \UUT|delayCounter[7] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|delayCounter[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UUT|state.IDLE~q ),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|delayCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|delayCounter[7] .is_wysiwyg = "true";
defparam \UUT|delayCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N28
fiftyfivenm_lcell_comb \UUT|Selector7~1 (
// Equation(s):
// \UUT|Selector7~1_combout  = (\UUT|done_sending~q  & (\UUT|subbit_cnt [1] $ (!\UUT|subbit_cnt [0])))

	.dataa(gnd),
	.datab(\UUT|subbit_cnt [1]),
	.datac(\UUT|subbit_cnt [0]),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector7~1 .lut_mask = 16'hC300;
defparam \UUT|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N2
fiftyfivenm_lcell_comb \UUT|Selector6~1 (
// Equation(s):
// \UUT|Selector6~1_combout  = (!\UUT|write~q  & (\UUT|state.DEV_ADDR~q  & \UUT|done_sending~q ))

	.dataa(gnd),
	.datab(\UUT|write~q ),
	.datac(\UUT|state.DEV_ADDR~q ),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector6~1 .lut_mask = 16'h3000;
defparam \UUT|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N30
fiftyfivenm_lcell_comb \UUT|Selector6~0 (
// Equation(s):
// \UUT|Selector6~0_combout  = (\UUT|state.DATA~q  & ((\UUT|subbit_cnt [0] $ (\UUT|subbit_cnt [1])) # (!\UUT|done_sending~q )))

	.dataa(\UUT|subbit_cnt [0]),
	.datab(\UUT|state.DATA~q ),
	.datac(\UUT|subbit_cnt [1]),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector6~0 .lut_mask = 16'h48CC;
defparam \UUT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N28
fiftyfivenm_lcell_comb \state.BEGIN~0 (
// Equation(s):
// \state.BEGIN~0_combout  = !\reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.BEGIN~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.BEGIN~0 .lut_mask = 16'h0F0F;
defparam \state.BEGIN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N22
fiftyfivenm_lcell_comb \state~11 (
// Equation(s):
// \state~11_combout  = (\reset~input_o ) # (\UUT|state.RESET~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\UUT|state.RESET~q ),
	.cin(gnd),
	.combout(\state~11_combout ),
	.cout());
// synopsys translate_off
defparam \state~11 .lut_mask = 16'hFFF0;
defparam \state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N29
dffeas \state.BEGIN (
	.clk(\always0~0clkctrl_outclk ),
	.d(\state.BEGIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.BEGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.BEGIN .is_wysiwyg = "true";
defparam \state.BEGIN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N12
fiftyfivenm_lcell_comb \state~14 (
// Equation(s):
// \state~14_combout  = (!\reset~input_o  & !\state.BEGIN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\state.BEGIN~q ),
	.cin(gnd),
	.combout(\state~14_combout ),
	.cout());
// synopsys translate_off
defparam \state~14 .lut_mask = 16'h000F;
defparam \state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N13
dffeas \state.HANDSHAKE1 (
	.clk(\always0~0clkctrl_outclk ),
	.d(\state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.HANDSHAKE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.HANDSHAKE1 .is_wysiwyg = "true";
defparam \state.HANDSHAKE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N20
fiftyfivenm_lcell_comb \state~16 (
// Equation(s):
// \state~16_combout  = (!\reset~input_o  & \state.WRITE~q )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.WRITE~q ),
	.cin(gnd),
	.combout(\state~16_combout ),
	.cout());
// synopsys translate_off
defparam \state~16 .lut_mask = 16'h5500;
defparam \state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N21
dffeas \state.READ (
	.clk(\always0~0clkctrl_outclk ),
	.d(\state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.READ .is_wysiwyg = "true";
defparam \state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N26
fiftyfivenm_lcell_comb \state~15 (
// Equation(s):
// \state~15_combout  = (!\reset~input_o  & \state.READ~q )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.READ~q ),
	.cin(gnd),
	.combout(\state~15_combout ),
	.cout());
// synopsys translate_off
defparam \state~15 .lut_mask = 16'h5500;
defparam \state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N27
dffeas \state.READ2 (
	.clk(\always0~0clkctrl_outclk ),
	.d(\state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.READ2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.READ2 .is_wysiwyg = "true";
defparam \state.READ2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N18
fiftyfivenm_lcell_comb \state~12 (
// Equation(s):
// \state~12_combout  = (\state.HANDSHAKE1~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(\state.HANDSHAKE1~q ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state~12_combout ),
	.cout());
// synopsys translate_off
defparam \state~12 .lut_mask = 16'h0C0C;
defparam \state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N19
dffeas \state.HANDSHAKE2 (
	.clk(\always0~0clkctrl_outclk ),
	.d(\state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.HANDSHAKE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.HANDSHAKE2 .is_wysiwyg = "true";
defparam \state.HANDSHAKE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N8
fiftyfivenm_lcell_comb \state~13 (
// Equation(s):
// \state~13_combout  = (\state.READ2~q ) # (\state.HANDSHAKE2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.READ2~q ),
	.datad(\state.HANDSHAKE2~q ),
	.cin(gnd),
	.combout(\state~13_combout ),
	.cout());
// synopsys translate_off
defparam \state~13 .lut_mask = 16'hFFF0;
defparam \state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N9
dffeas \state.WRITE (
	.clk(\always0~0clkctrl_outclk ),
	.d(\state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\state~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WRITE .is_wysiwyg = "true";
defparam \state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N10
fiftyfivenm_lcell_comb \start~0 (
// Equation(s):
// \start~0_combout  = (!\state.HANDSHAKE1~q  & (!\state.WRITE~q  & !\state.HANDSHAKE2~q ))

	.dataa(\state.HANDSHAKE1~q ),
	.datab(\state.WRITE~q ),
	.datac(\state.HANDSHAKE2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\start~0_combout ),
	.cout());
// synopsys translate_off
defparam \start~0 .lut_mask = 16'h0101;
defparam \start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N14
fiftyfivenm_lcell_comb \numBytes[1]~feeder (
// Equation(s):
// \numBytes[1]~feeder_combout  = \start~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\start~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\numBytes[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \numBytes[1]~feeder .lut_mask = 16'hF0F0;
defparam \numBytes[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N16
fiftyfivenm_lcell_comb \write~0 (
// Equation(s):
// \write~0_combout  = (!\reset~input_o  & ((\state.READ~q ) # ((\state.READ2~q ) # (!\start~0_combout ))))

	.dataa(\reset~input_o ),
	.datab(\state.READ~q ),
	.datac(\state.READ2~q ),
	.datad(\start~0_combout ),
	.cin(gnd),
	.combout(\write~0_combout ),
	.cout());
// synopsys translate_off
defparam \write~0 .lut_mask = 16'h5455;
defparam \write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N15
dffeas \numBytes[1] (
	.clk(\always0~0clkctrl_outclk ),
	.d(\numBytes[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numBytes[1]),
	.prn(vcc));
// synopsys translate_off
defparam \numBytes[1] .is_wysiwyg = "true";
defparam \numBytes[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N30
fiftyfivenm_lcell_comb \UUT|numBytes~1 (
// Equation(s):
// \UUT|numBytes~1_combout  = (!\reset~input_o  & numBytes[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(numBytes[1]),
	.cin(gnd),
	.combout(\UUT|numBytes~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|numBytes~1 .lut_mask = 16'h0F00;
defparam \UUT|numBytes~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N18
fiftyfivenm_lcell_comb \UUT|numBytes[0]~2 (
// Equation(s):
// \UUT|numBytes[0]~2_combout  = (\UUT|state.START~q ) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UUT|state.START~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\UUT|numBytes[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|numBytes[0]~2 .lut_mask = 16'hFFF0;
defparam \UUT|numBytes[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N31
dffeas \UUT|numBytes[1] (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|numBytes~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UUT|numBytes[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|numBytes [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|numBytes[1] .is_wysiwyg = "true";
defparam \UUT|numBytes[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N4
fiftyfivenm_lcell_comb \addr~4 (
// Equation(s):
// \addr~4_combout  = (\state.HANDSHAKE1~q ) # (\state.HANDSHAKE2~q )

	.dataa(\state.HANDSHAKE1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.HANDSHAKE2~q ),
	.cin(gnd),
	.combout(\addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr~4 .lut_mask = 16'hFFAA;
defparam \addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N24
fiftyfivenm_lcell_comb \numBytes[0]~feeder (
// Equation(s):
// \numBytes[0]~feeder_combout  = \addr~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\numBytes[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \numBytes[0]~feeder .lut_mask = 16'hF0F0;
defparam \numBytes[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N25
dffeas \numBytes[0] (
	.clk(\always0~0clkctrl_outclk ),
	.d(\numBytes[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numBytes[0]),
	.prn(vcc));
// synopsys translate_off
defparam \numBytes[0] .is_wysiwyg = "true";
defparam \numBytes[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N28
fiftyfivenm_lcell_comb \UUT|numBytes~3 (
// Equation(s):
// \UUT|numBytes~3_combout  = (!\reset~input_o  & numBytes[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(numBytes[0]),
	.cin(gnd),
	.combout(\UUT|numBytes~3_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|numBytes~3 .lut_mask = 16'h0F00;
defparam \UUT|numBytes~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N29
dffeas \UUT|numBytes[0] (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|numBytes~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UUT|numBytes[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|numBytes [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|numBytes[0] .is_wysiwyg = "true";
defparam \UUT|numBytes[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N18
fiftyfivenm_lcell_comb \UUT|in~0 (
// Equation(s):
// \UUT|in~0_combout  = (!\UUT|numBytes [1] & !\UUT|numBytes [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UUT|numBytes [1]),
	.datad(\UUT|numBytes [0]),
	.cin(gnd),
	.combout(\UUT|in~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|in~0 .lut_mask = 16'h000F;
defparam \UUT|in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N20
fiftyfivenm_lcell_comb \UUT|Selector6~2 (
// Equation(s):
// \UUT|Selector6~2_combout  = (!\UUT|in~0_combout  & ((\UUT|state.DATA~q ) # ((\UUT|state.REG_ADDR~q  & \UUT|Selector7~1_combout ))))

	.dataa(\UUT|state.REG_ADDR~q ),
	.datab(\UUT|state.DATA~q ),
	.datac(\UUT|in~0_combout ),
	.datad(\UUT|Selector7~1_combout ),
	.cin(gnd),
	.combout(\UUT|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector6~2 .lut_mask = 16'h0E0C;
defparam \UUT|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N22
fiftyfivenm_lcell_comb \UUT|Selector6~3 (
// Equation(s):
// \UUT|Selector6~3_combout  = (\UUT|Selector6~0_combout ) # ((!\UUT|notAcked~q  & ((\UUT|Selector6~1_combout ) # (\UUT|Selector6~2_combout ))))

	.dataa(\UUT|Selector6~1_combout ),
	.datab(\UUT|notAcked~q ),
	.datac(\UUT|Selector6~0_combout ),
	.datad(\UUT|Selector6~2_combout ),
	.cin(gnd),
	.combout(\UUT|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector6~3 .lut_mask = 16'hF3F2;
defparam \UUT|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N23
dffeas \UUT|state.DATA (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|state.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|state.DATA .is_wysiwyg = "true";
defparam \UUT|state.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N10
fiftyfivenm_lcell_comb \UUT|Selector0~0 (
// Equation(s):
// \UUT|Selector0~0_combout  = (\UUT|state.DATA~q  & (((\UUT|write~q )))) # (!\UUT|state.DATA~q  & (\UUT|state.IDLE~q  & ((!\UUT|state.RESET~q ))))

	.dataa(\UUT|state.IDLE~q ),
	.datab(\UUT|write~q ),
	.datac(\UUT|state.RESET~q ),
	.datad(\UUT|state.DATA~q ),
	.cin(gnd),
	.combout(\UUT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector0~0 .lut_mask = 16'hCC0A;
defparam \UUT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \SDApin~input (
	.i(SDApin),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDApin~input_o ));
// synopsys translate_off
defparam \SDApin~input .bus_hold = "false";
defparam \SDApin~input .listen_to_nsleep_signal = "false";
defparam \SDApin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N28
fiftyfivenm_lcell_comb \UUT|bit_cnt~4 (
// Equation(s):
// \UUT|bit_cnt~4_combout  = (!\reset~input_o  & !\UUT|bit_cnt [0])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\UUT|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UUT|bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|bit_cnt~4 .lut_mask = 16'h0505;
defparam \UUT|bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N26
fiftyfivenm_lcell_comb \UUT|bit_cnt[1]~1 (
// Equation(s):
// \UUT|bit_cnt[1]~1_combout  = ((\UUT|state.START~q ) # ((\UUT|state.STOP~q ) # (!\UUT|subbit_cnt [1]))) # (!\UUT|subbit_cnt [0])

	.dataa(\UUT|subbit_cnt [0]),
	.datab(\UUT|state.START~q ),
	.datac(\UUT|subbit_cnt [1]),
	.datad(\UUT|state.STOP~q ),
	.cin(gnd),
	.combout(\UUT|bit_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|bit_cnt[1]~1 .lut_mask = 16'hFFDF;
defparam \UUT|bit_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N28
fiftyfivenm_lcell_comb \UUT|WideOr2~0 (
// Equation(s):
// \UUT|WideOr2~0_combout  = (\UUT|state.REG_ADDR~q ) # ((\UUT|state.DEV_ADDR~q ) # (\UUT|state.DATA~q ))

	.dataa(gnd),
	.datab(\UUT|state.REG_ADDR~q ),
	.datac(\UUT|state.DEV_ADDR~q ),
	.datad(\UUT|state.DATA~q ),
	.cin(gnd),
	.combout(\UUT|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|WideOr2~0 .lut_mask = 16'hFFFC;
defparam \UUT|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N16
fiftyfivenm_lcell_comb \UUT|bit_cnt[1]~2 (
// Equation(s):
// \UUT|bit_cnt[1]~2_combout  = (\reset~input_o ) # ((!\UUT|bit_cnt [3] & (!\UUT|bit_cnt[1]~1_combout  & \UUT|WideOr2~0_combout )))

	.dataa(\UUT|bit_cnt [3]),
	.datab(\reset~input_o ),
	.datac(\UUT|bit_cnt[1]~1_combout ),
	.datad(\UUT|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\UUT|bit_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|bit_cnt[1]~2 .lut_mask = 16'hCDCC;
defparam \UUT|bit_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N29
dffeas \UUT|bit_cnt[0] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UUT|bit_cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|bit_cnt[0] .is_wysiwyg = "true";
defparam \UUT|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N12
fiftyfivenm_lcell_comb \UUT|Add2~0 (
// Equation(s):
// \UUT|Add2~0_combout  = \UUT|bit_cnt [1] $ (\UUT|bit_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UUT|bit_cnt [1]),
	.datad(\UUT|bit_cnt [0]),
	.cin(gnd),
	.combout(\UUT|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Add2~0 .lut_mask = 16'h0FF0;
defparam \UUT|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N13
dffeas \UUT|bit_cnt[1] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\UUT|bit_cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|bit_cnt[1] .is_wysiwyg = "true";
defparam \UUT|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N18
fiftyfivenm_lcell_comb \UUT|Add2~1 (
// Equation(s):
// \UUT|Add2~1_combout  = \UUT|bit_cnt [2] $ (((\UUT|bit_cnt [1] & \UUT|bit_cnt [0])))

	.dataa(\UUT|bit_cnt [1]),
	.datab(gnd),
	.datac(\UUT|bit_cnt [2]),
	.datad(\UUT|bit_cnt [0]),
	.cin(gnd),
	.combout(\UUT|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Add2~1 .lut_mask = 16'h5AF0;
defparam \UUT|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N19
dffeas \UUT|bit_cnt[2] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\UUT|bit_cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|bit_cnt[2] .is_wysiwyg = "true";
defparam \UUT|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N26
fiftyfivenm_lcell_comb \UUT|bit_cnt[3]~0 (
// Equation(s):
// \UUT|bit_cnt[3]~0_combout  = (\UUT|bit_cnt [1] & (\UUT|bit_cnt [0] & \UUT|bit_cnt [2]))

	.dataa(\UUT|bit_cnt [1]),
	.datab(\UUT|bit_cnt [0]),
	.datac(gnd),
	.datad(\UUT|bit_cnt [2]),
	.cin(gnd),
	.combout(\UUT|bit_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|bit_cnt[3]~0 .lut_mask = 16'h8800;
defparam \UUT|bit_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N12
fiftyfivenm_lcell_comb \UUT|bit_cnt[3]~3 (
// Equation(s):
// \UUT|bit_cnt[3]~3_combout  = (!\reset~input_o  & ((\UUT|bit_cnt [3]) # ((\UUT|bit_cnt[3]~0_combout  & \UUT|bit_cnt[1]~2_combout ))))

	.dataa(\reset~input_o ),
	.datab(\UUT|bit_cnt[3]~0_combout ),
	.datac(\UUT|bit_cnt [3]),
	.datad(\UUT|bit_cnt[1]~2_combout ),
	.cin(gnd),
	.combout(\UUT|bit_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|bit_cnt[3]~3 .lut_mask = 16'h5450;
defparam \UUT|bit_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N13
dffeas \UUT|bit_cnt[3] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|bit_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|bit_cnt[3] .is_wysiwyg = "true";
defparam \UUT|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N6
fiftyfivenm_lcell_comb \UUT|done_sending~1 (
// Equation(s):
// \UUT|done_sending~1_combout  = (\UUT|bit_cnt [3] & ((\UUT|state.DATA~q ) # ((\UUT|state.REG_ADDR~q ) # (\UUT|state.DEV_ADDR~q ))))

	.dataa(\UUT|bit_cnt [3]),
	.datab(\UUT|state.DATA~q ),
	.datac(\UUT|state.REG_ADDR~q ),
	.datad(\UUT|state.DEV_ADDR~q ),
	.cin(gnd),
	.combout(\UUT|done_sending~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|done_sending~1 .lut_mask = 16'hAAA8;
defparam \UUT|done_sending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N6
fiftyfivenm_lcell_comb \UUT|always1~1 (
// Equation(s):
// \UUT|always1~1_combout  = (\UUT|state.START~q ) # (\UUT|state.STOP~q )

	.dataa(gnd),
	.datab(\UUT|state.START~q ),
	.datac(gnd),
	.datad(\UUT|state.STOP~q ),
	.cin(gnd),
	.combout(\UUT|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|always1~1 .lut_mask = 16'hFFCC;
defparam \UUT|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N20
fiftyfivenm_lcell_comb \UUT|notAcked~2 (
// Equation(s):
// \UUT|notAcked~2_combout  = (\UUT|done_sending~1_combout  & (\UUT|write~q  & (!\UUT|subbit_cnt [1] & !\UUT|always1~1_combout )))

	.dataa(\UUT|done_sending~1_combout ),
	.datab(\UUT|write~q ),
	.datac(\UUT|subbit_cnt [1]),
	.datad(\UUT|always1~1_combout ),
	.cin(gnd),
	.combout(\UUT|notAcked~2_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|notAcked~2 .lut_mask = 16'h0008;
defparam \UUT|notAcked~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N24
fiftyfivenm_lcell_comb \UUT|notAcked~3 (
// Equation(s):
// \UUT|notAcked~3_combout  = (\UUT|notAcked~2_combout  & (!\UUT|Selector0~0_combout  & (\SDApin~input_o ))) # (!\UUT|notAcked~2_combout  & (((\UUT|notAcked~q ))))

	.dataa(\UUT|Selector0~0_combout ),
	.datab(\SDApin~input_o ),
	.datac(\UUT|notAcked~q ),
	.datad(\UUT|notAcked~2_combout ),
	.cin(gnd),
	.combout(\UUT|notAcked~3_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|notAcked~3 .lut_mask = 16'h44F0;
defparam \UUT|notAcked~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N25
dffeas \UUT|notAcked (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|notAcked~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|notAcked~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|notAcked .is_wysiwyg = "true";
defparam \UUT|notAcked .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N14
fiftyfivenm_lcell_comb \UUT|Selector5~0 (
// Equation(s):
// \UUT|Selector5~0_combout  = (\UUT|state.DEV_ADDR~q  & (\UUT|write~q  & (!\UUT|notAcked~q  & \UUT|done_sending~q )))

	.dataa(\UUT|state.DEV_ADDR~q ),
	.datab(\UUT|write~q ),
	.datac(\UUT|notAcked~q ),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector5~0 .lut_mask = 16'h0800;
defparam \UUT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N20
fiftyfivenm_lcell_comb \UUT|Selector5~1 (
// Equation(s):
// \UUT|Selector5~1_combout  = (\UUT|Selector5~0_combout ) # ((!\UUT|Selector7~1_combout  & \UUT|state.REG_ADDR~q ))

	.dataa(gnd),
	.datab(\UUT|Selector7~1_combout ),
	.datac(\UUT|state.REG_ADDR~q ),
	.datad(\UUT|Selector5~0_combout ),
	.cin(gnd),
	.combout(\UUT|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector5~1 .lut_mask = 16'hFF30;
defparam \UUT|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N21
dffeas \UUT|state.REG_ADDR (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|state.REG_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|state.REG_ADDR .is_wysiwyg = "true";
defparam \UUT|state.REG_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N10
fiftyfivenm_lcell_comb \UUT|Selector7~2 (
// Equation(s):
// \UUT|Selector7~2_combout  = (!\UUT|numBytes [1] & (!\UUT|numBytes [0] & ((\UUT|state.REG_ADDR~q ) # (\UUT|state.DATA~q ))))

	.dataa(\UUT|state.REG_ADDR~q ),
	.datab(\UUT|state.DATA~q ),
	.datac(\UUT|numBytes [1]),
	.datad(\UUT|numBytes [0]),
	.cin(gnd),
	.combout(\UUT|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector7~2 .lut_mask = 16'h000E;
defparam \UUT|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N8
fiftyfivenm_lcell_comb \UUT|Selector7~0 (
// Equation(s):
// \UUT|Selector7~0_combout  = (\UUT|state.STOP~q  & !\UUT|done_sending~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UUT|state.STOP~q ),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector7~0 .lut_mask = 16'h00F0;
defparam \UUT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N16
fiftyfivenm_lcell_comb \UUT|Selector7~3 (
// Equation(s):
// \UUT|Selector7~3_combout  = (\UUT|Selector7~0_combout ) # ((\UUT|Selector7~2_combout  & (!\UUT|notAcked~q  & \UUT|Selector7~1_combout )))

	.dataa(\UUT|Selector7~2_combout ),
	.datab(\UUT|notAcked~q ),
	.datac(\UUT|Selector7~0_combout ),
	.datad(\UUT|Selector7~1_combout ),
	.cin(gnd),
	.combout(\UUT|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector7~3 .lut_mask = 16'hF2F0;
defparam \UUT|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N17
dffeas \UUT|state.STOP (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|state.STOP .is_wysiwyg = "true";
defparam \UUT|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N0
fiftyfivenm_lcell_comb \UUT|state~12 (
// Equation(s):
// \UUT|state~12_combout  = (\reset~input_o ) # ((\UUT|state.STOP~q  & \UUT|done_sending~q ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\UUT|state.STOP~q ),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|state~12 .lut_mask = 16'hFAAA;
defparam \UUT|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N10
fiftyfivenm_lcell_comb \UUT|LessThan1~0 (
// Equation(s):
// \UUT|LessThan1~0_combout  = (\UUT|delayCounter [5]) # ((\UUT|delayCounter [4]) # ((\UUT|delayCounter [6]) # (\UUT|delayCounter [3])))

	.dataa(\UUT|delayCounter [5]),
	.datab(\UUT|delayCounter [4]),
	.datac(\UUT|delayCounter [6]),
	.datad(\UUT|delayCounter [3]),
	.cin(gnd),
	.combout(\UUT|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \UUT|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N28
fiftyfivenm_lcell_comb \UUT|state~13 (
// Equation(s):
// \UUT|state~13_combout  = (!\UUT|state~12_combout  & ((\UUT|delayCounter [7]) # ((\UUT|state.IDLE~q ) # (\UUT|LessThan1~0_combout ))))

	.dataa(\UUT|delayCounter [7]),
	.datab(\UUT|state~12_combout ),
	.datac(\UUT|state.IDLE~q ),
	.datad(\UUT|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\UUT|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|state~13 .lut_mask = 16'h3332;
defparam \UUT|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N29
dffeas \UUT|state.IDLE (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|state.IDLE .is_wysiwyg = "true";
defparam \UUT|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N0
fiftyfivenm_lcell_comb \UUT|subbit_cnt~1 (
// Equation(s):
// \UUT|subbit_cnt~1_combout  = (!\UUT|state.RESET~q  & (!\reset~input_o  & (!\UUT|subbit_cnt [0] & \UUT|state.IDLE~q )))

	.dataa(\UUT|state.RESET~q ),
	.datab(\reset~input_o ),
	.datac(\UUT|subbit_cnt [0]),
	.datad(\UUT|state.IDLE~q ),
	.cin(gnd),
	.combout(\UUT|subbit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|subbit_cnt~1 .lut_mask = 16'h0100;
defparam \UUT|subbit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N1
dffeas \UUT|subbit_cnt[0] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|subbit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|subbit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|subbit_cnt[0] .is_wysiwyg = "true";
defparam \UUT|subbit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N4
fiftyfivenm_lcell_comb \UUT|subbit_cnt~0 (
// Equation(s):
// \UUT|subbit_cnt~0_combout  = (!\state~11_combout  & (\UUT|state.IDLE~q  & (\UUT|subbit_cnt [0] $ (\UUT|subbit_cnt [1]))))

	.dataa(\UUT|subbit_cnt [0]),
	.datab(\state~11_combout ),
	.datac(\UUT|subbit_cnt [1]),
	.datad(\UUT|state.IDLE~q ),
	.cin(gnd),
	.combout(\UUT|subbit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|subbit_cnt~0 .lut_mask = 16'h1200;
defparam \UUT|subbit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N5
dffeas \UUT|subbit_cnt[1] (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|subbit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|subbit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|subbit_cnt[1] .is_wysiwyg = "true";
defparam \UUT|subbit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N14
fiftyfivenm_lcell_comb \UUT|done_sending~2 (
// Equation(s):
// \UUT|done_sending~2_combout  = (\UUT|done_sending~q  & ((\UUT|state.START~q ) # ((\UUT|state.STOP~q )))) # (!\UUT|done_sending~q  & (\UUT|subbit_cnt [0] & ((\UUT|state.START~q ) # (\UUT|state.STOP~q ))))

	.dataa(\UUT|done_sending~q ),
	.datab(\UUT|state.START~q ),
	.datac(\UUT|subbit_cnt [0]),
	.datad(\UUT|state.STOP~q ),
	.cin(gnd),
	.combout(\UUT|done_sending~2_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|done_sending~2 .lut_mask = 16'hFAC8;
defparam \UUT|done_sending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N18
fiftyfivenm_lcell_comb \UUT|done_sending~0 (
// Equation(s):
// \UUT|done_sending~0_combout  = (\UUT|subbit_cnt [0] & ((\UUT|subbit_cnt [1]) # ((\UUT|done_sending~q  & !\UUT|always1~1_combout )))) # (!\UUT|subbit_cnt [0] & (((\UUT|done_sending~q  & !\UUT|always1~1_combout ))))

	.dataa(\UUT|subbit_cnt [0]),
	.datab(\UUT|subbit_cnt [1]),
	.datac(\UUT|done_sending~q ),
	.datad(\UUT|always1~1_combout ),
	.cin(gnd),
	.combout(\UUT|done_sending~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|done_sending~0 .lut_mask = 16'h88F8;
defparam \UUT|done_sending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N2
fiftyfivenm_lcell_comb \UUT|done_sending~3 (
// Equation(s):
// \UUT|done_sending~3_combout  = (\UUT|subbit_cnt [1] & ((\UUT|done_sending~2_combout ) # ((\UUT|done_sending~1_combout  & \UUT|done_sending~0_combout )))) # (!\UUT|subbit_cnt [1] & (\UUT|done_sending~1_combout  & ((\UUT|done_sending~0_combout ))))

	.dataa(\UUT|subbit_cnt [1]),
	.datab(\UUT|done_sending~1_combout ),
	.datac(\UUT|done_sending~2_combout ),
	.datad(\UUT|done_sending~0_combout ),
	.cin(gnd),
	.combout(\UUT|done_sending~3_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|done_sending~3 .lut_mask = 16'hECA0;
defparam \UUT|done_sending~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N3
dffeas \UUT|done_sending (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|done_sending~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|done_sending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|done_sending .is_wysiwyg = "true";
defparam \UUT|done_sending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N12
fiftyfivenm_lcell_comb \UUT|Selector3~0 (
// Equation(s):
// \UUT|Selector3~0_combout  = (\UUT|state.RESET~q ) # ((\UUT|state.START~q  & !\UUT|done_sending~q ))

	.dataa(gnd),
	.datab(\UUT|state.START~q ),
	.datac(\UUT|state.RESET~q ),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector3~0 .lut_mask = 16'hF0FC;
defparam \UUT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N0
fiftyfivenm_lcell_comb \UUT|Selector3~1 (
// Equation(s):
// \UUT|Selector3~1_combout  = (\UUT|Selector3~0_combout ) # ((!\UUT|state.IDLE~q  & ((\UUT|LessThan1~0_combout ) # (\UUT|delayCounter [7]))))

	.dataa(\UUT|Selector3~0_combout ),
	.datab(\UUT|LessThan1~0_combout ),
	.datac(\UUT|state.IDLE~q ),
	.datad(\UUT|delayCounter [7]),
	.cin(gnd),
	.combout(\UUT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector3~1 .lut_mask = 16'hAFAE;
defparam \UUT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N1
dffeas \UUT|state.START (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|state.START .is_wysiwyg = "true";
defparam \UUT|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N22
fiftyfivenm_lcell_comb \UUT|Selector4~0 (
// Equation(s):
// \UUT|Selector4~0_combout  = (\UUT|done_sending~q  & (\UUT|state.START~q )) # (!\UUT|done_sending~q  & ((\UUT|state.DEV_ADDR~q )))

	.dataa(gnd),
	.datab(\UUT|state.START~q ),
	.datac(\UUT|state.DEV_ADDR~q ),
	.datad(\UUT|done_sending~q ),
	.cin(gnd),
	.combout(\UUT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector4~0 .lut_mask = 16'hCCF0;
defparam \UUT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N23
dffeas \UUT|state.DEV_ADDR (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|state.DEV_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|state.DEV_ADDR .is_wysiwyg = "true";
defparam \UUT|state.DEV_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N16
fiftyfivenm_lcell_comb \UUT|Selector2~0 (
// Equation(s):
// \UUT|Selector2~0_combout  = (\UUT|state.REG_ADDR~q  & ((\UUT|subbit_cnt [1] $ (!\UUT|subbit_cnt [0])))) # (!\UUT|state.REG_ADDR~q  & (\UUT|state.DATA~q  & (\UUT|subbit_cnt [1] $ (!\UUT|subbit_cnt [0]))))

	.dataa(\UUT|state.REG_ADDR~q ),
	.datab(\UUT|state.DATA~q ),
	.datac(\UUT|subbit_cnt [1]),
	.datad(\UUT|subbit_cnt [0]),
	.cin(gnd),
	.combout(\UUT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector2~0 .lut_mask = 16'hE00E;
defparam \UUT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N8
fiftyfivenm_lcell_comb \UUT|Selector2~1 (
// Equation(s):
// \UUT|Selector2~1_combout  = (\UUT|done_sending~q  & (\UUT|notAcked~q  & ((\UUT|state.DEV_ADDR~q ) # (\UUT|Selector2~0_combout ))))

	.dataa(\UUT|state.DEV_ADDR~q ),
	.datab(\UUT|done_sending~q ),
	.datac(\UUT|notAcked~q ),
	.datad(\UUT|Selector2~0_combout ),
	.cin(gnd),
	.combout(\UUT|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|Selector2~1 .lut_mask = 16'hC080;
defparam \UUT|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N9
dffeas \UUT|state.RESET (
	.clk(!\clock_400kHz|newClock~q ),
	.d(\UUT|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|state.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|state.RESET .is_wysiwyg = "true";
defparam \UUT|state.RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N14
fiftyfivenm_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = LCELL((\UUT|state.RESET~q  & \clock~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\UUT|state.RESET~q ),
	.datad(\clock~input_o ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hF000;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \always0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \always0~0clkctrl .clock_type = "global clock";
defparam \always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N22
fiftyfivenm_lcell_comb \write~1 (
// Equation(s):
// \write~1_combout  = !\start~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\start~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\write~1_combout ),
	.cout());
// synopsys translate_off
defparam \write~1 .lut_mask = 16'h0F0F;
defparam \write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N23
dffeas write(
	.clk(\always0~0clkctrl_outclk ),
	.d(\write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write~q ),
	.prn(vcc));
// synopsys translate_off
defparam write.is_wysiwyg = "true";
defparam write.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N24
fiftyfivenm_lcell_comb \UUT|write~0 (
// Equation(s):
// \UUT|write~0_combout  = (!\reset~input_o  & \write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\write~q ),
	.cin(gnd),
	.combout(\UUT|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|write~0 .lut_mask = 16'h0F00;
defparam \UUT|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N25
dffeas \UUT|write (
	.clk(!\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UUT|numBytes[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|write .is_wysiwyg = "true";
defparam \UUT|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N30
fiftyfivenm_lcell_comb \UUT|notAcked~4 (
// Equation(s):
// \UUT|notAcked~4_combout  = (!\UUT|subbit_cnt [1] & (!\UUT|state.START~q  & (\UUT|done_sending~1_combout  & !\UUT|state.STOP~q )))

	.dataa(\UUT|subbit_cnt [1]),
	.datab(\UUT|state.START~q ),
	.datac(\UUT|done_sending~1_combout ),
	.datad(\UUT|state.STOP~q ),
	.cin(gnd),
	.combout(\UUT|notAcked~4_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|notAcked~4 .lut_mask = 16'h0010;
defparam \UUT|notAcked~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N8
fiftyfivenm_lcell_comb \UUT|in~1 (
// Equation(s):
// \UUT|in~1_combout  = (\UUT|subbit_cnt [1] & (\UUT|subbit_cnt [0] $ ((\UUT|in~q )))) # (!\UUT|subbit_cnt [1] & (((\UUT|state.START~q ))))

	.dataa(\UUT|subbit_cnt [0]),
	.datab(\UUT|in~q ),
	.datac(\UUT|subbit_cnt [1]),
	.datad(\UUT|state.START~q ),
	.cin(gnd),
	.combout(\UUT|in~1_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|in~1 .lut_mask = 16'h6F60;
defparam \UUT|in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N10
fiftyfivenm_lcell_comb \UUT|in~2 (
// Equation(s):
// \UUT|in~2_combout  = (\UUT|subbit_cnt [1]) # (((\UUT|bit_cnt [3] & \UUT|write~q )) # (!\UUT|WideOr2~0_combout ))

	.dataa(\UUT|bit_cnt [3]),
	.datab(\UUT|subbit_cnt [1]),
	.datac(\UUT|write~q ),
	.datad(\UUT|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\UUT|in~2_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|in~2 .lut_mask = 16'hECFF;
defparam \UUT|in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N24
fiftyfivenm_lcell_comb \UUT|in~3 (
// Equation(s):
// \UUT|in~3_combout  = (\UUT|always1~1_combout  & (((\UUT|in~1_combout )))) # (!\UUT|always1~1_combout  & (\UUT|in~q  & ((\UUT|in~2_combout ))))

	.dataa(\UUT|always1~1_combout ),
	.datab(\UUT|in~q ),
	.datac(\UUT|in~1_combout ),
	.datad(\UUT|in~2_combout ),
	.cin(gnd),
	.combout(\UUT|in~3_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|in~3 .lut_mask = 16'hE4A0;
defparam \UUT|in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N4
fiftyfivenm_lcell_comb \UUT|in~4 (
// Equation(s):
// \UUT|in~4_combout  = (\UUT|in~3_combout ) # ((!\UUT|write~q  & (\UUT|in~0_combout  & \UUT|notAcked~4_combout )))

	.dataa(\UUT|write~q ),
	.datab(\UUT|in~0_combout ),
	.datac(\UUT|notAcked~4_combout ),
	.datad(\UUT|in~3_combout ),
	.cin(gnd),
	.combout(\UUT|in~4_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|in~4 .lut_mask = 16'hFF40;
defparam \UUT|in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N5
dffeas \UUT|in (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|in .is_wysiwyg = "true";
defparam \UUT|in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N26
fiftyfivenm_lcell_comb \UUT|scl~0 (
// Equation(s):
// \UUT|scl~0_combout  = (\UUT|WideOr2~0_combout  & (\UUT|subbit_cnt [1])) # (!\UUT|WideOr2~0_combout  & ((\UUT|always1~1_combout  & (\UUT|subbit_cnt [1])) # (!\UUT|always1~1_combout  & ((\UUT|scl~q )))))

	.dataa(\UUT|subbit_cnt [1]),
	.datab(\UUT|WideOr2~0_combout ),
	.datac(\UUT|scl~q ),
	.datad(\UUT|always1~1_combout ),
	.cin(gnd),
	.combout(\UUT|scl~0_combout ),
	.cout());
// synopsys translate_off
defparam \UUT|scl~0 .lut_mask = 16'hAAB8;
defparam \UUT|scl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N27
dffeas \UUT|scl (
	.clk(\clock_400kHz|newClock~clkctrl_outclk ),
	.d(\UUT|scl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UUT|scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UUT|scl .is_wysiwyg = "true";
defparam \UUT|scl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N12
fiftyfivenm_lcell_comb \addr[0]~reg0feeder (
// Equation(s):
// \addr[0]~reg0feeder_combout  = \state.HANDSHAKE2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.HANDSHAKE2~q ),
	.cin(gnd),
	.combout(\addr[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N30
fiftyfivenm_lcell_comb \addr[0]~3 (
// Equation(s):
// \addr[0]~3_combout  = (!\reset~input_o  & ((\state.HANDSHAKE1~q ) # ((\state.WRITE~q ) # (\state.HANDSHAKE2~q ))))

	.dataa(\reset~input_o ),
	.datab(\state.HANDSHAKE1~q ),
	.datac(\state.WRITE~q ),
	.datad(\state.HANDSHAKE2~q ),
	.cin(gnd),
	.combout(\addr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~3 .lut_mask = 16'h5554;
defparam \addr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y36_N13
dffeas \addr[0]~reg0 (
	.clk(\always0~0clkctrl_outclk ),
	.d(\addr[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0]~reg0 .is_wysiwyg = "true";
defparam \addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N6
fiftyfivenm_lcell_comb \addr[4]~reg0feeder (
// Equation(s):
// \addr[4]~reg0feeder_combout  = \addr~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr~4_combout ),
	.cin(gnd),
	.combout(\addr[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y36_N7
dffeas \addr[4]~reg0 (
	.clk(\always0~0clkctrl_outclk ),
	.d(\addr[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4]~reg0 .is_wysiwyg = "true";
defparam \addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign SCLpin = \SCLpin~output_o ;

assign stick_x[0] = \stick_x[0]~output_o ;

assign stick_x[1] = \stick_x[1]~output_o ;

assign stick_x[2] = \stick_x[2]~output_o ;

assign stick_x[3] = \stick_x[3]~output_o ;

assign stick_x[4] = \stick_x[4]~output_o ;

assign stick_x[5] = \stick_x[5]~output_o ;

assign stick_x[6] = \stick_x[6]~output_o ;

assign stick_x[7] = \stick_x[7]~output_o ;

assign stick_y[0] = \stick_y[0]~output_o ;

assign stick_y[1] = \stick_y[1]~output_o ;

assign stick_y[2] = \stick_y[2]~output_o ;

assign stick_y[3] = \stick_y[3]~output_o ;

assign stick_y[4] = \stick_y[4]~output_o ;

assign stick_y[5] = \stick_y[5]~output_o ;

assign stick_y[6] = \stick_y[6]~output_o ;

assign stick_y[7] = \stick_y[7]~output_o ;

assign accel_x[0] = \accel_x[0]~output_o ;

assign accel_x[1] = \accel_x[1]~output_o ;

assign accel_x[2] = \accel_x[2]~output_o ;

assign accel_x[3] = \accel_x[3]~output_o ;

assign accel_x[4] = \accel_x[4]~output_o ;

assign accel_x[5] = \accel_x[5]~output_o ;

assign accel_x[6] = \accel_x[6]~output_o ;

assign accel_x[7] = \accel_x[7]~output_o ;

assign accel_x[8] = \accel_x[8]~output_o ;

assign accel_x[9] = \accel_x[9]~output_o ;

assign accel_y[0] = \accel_y[0]~output_o ;

assign accel_y[1] = \accel_y[1]~output_o ;

assign accel_y[2] = \accel_y[2]~output_o ;

assign accel_y[3] = \accel_y[3]~output_o ;

assign accel_y[4] = \accel_y[4]~output_o ;

assign accel_y[5] = \accel_y[5]~output_o ;

assign accel_y[6] = \accel_y[6]~output_o ;

assign accel_y[7] = \accel_y[7]~output_o ;

assign accel_y[8] = \accel_y[8]~output_o ;

assign accel_y[9] = \accel_y[9]~output_o ;

assign accel_z[0] = \accel_z[0]~output_o ;

assign accel_z[1] = \accel_z[1]~output_o ;

assign accel_z[2] = \accel_z[2]~output_o ;

assign accel_z[3] = \accel_z[3]~output_o ;

assign accel_z[4] = \accel_z[4]~output_o ;

assign accel_z[5] = \accel_z[5]~output_o ;

assign accel_z[6] = \accel_z[6]~output_o ;

assign accel_z[7] = \accel_z[7]~output_o ;

assign accel_z[8] = \accel_z[8]~output_o ;

assign accel_z[9] = \accel_z[9]~output_o ;

assign z = \z~output_o ;

assign c = \c~output_o ;

assign addr[0] = \addr[0]~output_o ;

assign addr[1] = \addr[1]~output_o ;

assign addr[2] = \addr[2]~output_o ;

assign addr[3] = \addr[3]~output_o ;

assign addr[4] = \addr[4]~output_o ;

assign addr[5] = \addr[5]~output_o ;

assign addr[6] = \addr[6]~output_o ;

assign addr[7] = \addr[7]~output_o ;

assign SDApin = \SDApin~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
