============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 15 2025  10:47:15 pm
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     440            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     540          100     
                                              
             Setup:-      16                  
       Uncertainty:-      50                  
     Required Time:=     474                  
      Launch Clock:-     100                  
         Data Path:-     372                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/CK -       -     R     (arrival)     60    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/Q  -       CK->Q F     DFFRX2         1  4.8    17    48     148    (-,-) 
  g6246/Y                                                     -       A->Y  F     BUFX16         2 49.7    25    29     177    (-,-) 
  g6245/Y                                                     -       A->Y  F     BUFX2          2  5.3    18    26     204    (-,-) 
  g6132__4319/CO                                              -       A->CO F     ADDHX1         1  3.4    20    25     229    (-,-) 
  g6130/Y                                                     -       A->Y  R     INVX1          1  4.0    26    20     248    (-,-) 
  g6119__2802/Y                                               -       A->Y  F     NAND2X2        2  5.8    36    27     276    (-,-) 
  g6097__1666/Y                                               -       B->Y  R     NOR2X2         1  4.9    34    26     302    (-,-) 
  fopt6347/Y                                                  -       A->Y  F     CLKINVX4       2  7.1    17    14     316    (-,-) 
  fopt6346/Y                                                  -       A->Y  R     CLKINVX4       1  3.4     8     8     324    (-,-) 
  g6086__7482/Y                                               -       A->Y  F     NAND2X1        2  5.4    58    36     360    (-,-) 
  g6076__5526/Y                                               -       B->Y  R     NAND2X1        1  3.4    31    26     386    (-,-) 
  g6068__2883/Y                                               -       C0->Y F     OAI211X1       1  3.5    68    47     434    (-,-) 
  g6057__7482/Y                                               -       B->Y  R     XNOR2X1        1  3.3    21    39     472    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg/D  <<<     -     R     DFFRHQX1       1    -     -     0     472    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------

