-include $WORKAREA/src/val/tof/hcw_processing_with_intermediate_flr_test/hcw_processing_with_intermediate_flr_test.to
-dirtag flr_5_bmeon_with_hcw
-simv_args
  +HQM_PF_FLR_COUNT=5 +bme_enable +HQM_PF_FLR_WITH_HCW_PROCESS_ON=1 
  +LDB_PP0_Q0_NUM_HCW=500
  +LDB_PP1_Q0_NUM_HCW=500 
  +LDB_PP0_PKT_SIZE_MIN=100
  +LDB_PP0_PKT_SIZE_MAX=100 
  +LDB_PP1_PKT_SIZE_MIN=300
  +LDB_PP1_PKT_SIZE_MAX=300					  
-simv_args-
