INFO-FLOW: Workspace E:/FPGA/Xilinx/HLS/DWT/Demo/solution1 opened at Sun Feb 18 10:30:00 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.214 sec.
Execute   set_part xc7z020clg400-2 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_schedule -effort medium -enable_dsp_full_reg=0 -relax_ii_for_timing=0 -verbose=0 
Execute   config_bind -effort medium 
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   set_clock_uncertainty 12.5% 
Execute   source ./Demo/solution1/directives.tcl 
Execute     set_directive_interface -mode ap_ovld DWT read_ready 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredread_ready 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Skipped source file 'DWT_test.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Demo/source/DWT.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Demo/source/DWT.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Demo/source/DWT.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Demo/source/DWT.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Demo/source/DWT.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp
Command       clang done; 0.485 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.26 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp"  -o "E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/useless.bc
Command       clang done; 0.629 sec.
INFO-FLOW: Done: GCC PP time: 1.4 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredread_ready 
INFO-FLOW: Setting directive 'INTERFACE' ap_ovld=positionBoolean0mode port=positionBooleanTextRequiredread_ready 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp std=gnu++98 -directive=E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.304 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp std=gnu++98 -directive=E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.557 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/xilinx-dataflow-lawyer.DWT.pp.0.cpp.diag.yml E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/xilinx-dataflow-lawyer.DWT.pp.0.cpp.out.log 2> E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/xilinx-dataflow-lawyer.DWT.pp.0.cpp.err.log 
Command       ap_eval done; 0.207 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/tidy-3.1.DWT.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/tidy-3.1.DWT.pp.0.cpp.out.log 2> E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/tidy-3.1.DWT.pp.0.cpp.err.log 
Command         ap_eval done; 0.322 sec.
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/xilinx-legacy-rewriter.DWT.pp.0.cpp.out.log 2> E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/xilinx-legacy-rewriter.DWT.pp.0.cpp.err.log 
Command         ap_eval done; 0.221 sec.
Command       tidy_31 done; 0.551 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.552 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.bc
Command       clang done; 0.605 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.g.bc -hls-opt -except-internalize DWT -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.515 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.680 ; gain = 19.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.680 ; gain = 19.543
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.pp.bc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.25 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DWT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.0.bc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.980 ; gain = 24.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.1.bc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'ReadData' into 'DWT' (Demo/source/DWT.cpp:49) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 112.816 ; gain = 27.680
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.g.1.bc to E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.o.1.bc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'ReadData' into 'DWT' (Demo/source/DWT.cpp:49) automatically.
Command         transform done; 0.148 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 138.465 ; gain = 53.328
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.o.2.bc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.182 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 138.465 ; gain = 53.328
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.821 sec.
Command     elaborate done; 5.688 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DWT' ...
Execute       ap_set_top_model DWT 
Execute       get_model_list DWT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DWT 
Execute       get_model_list DWT -filter all-wo-channel 
INFO-FLOW: Model list for configure: DWT
INFO-FLOW: Configuring Module : DWT ...
Execute       set_default_model DWT 
Execute       apply_spec_resource_limit DWT 
INFO-FLOW: Model list for preprocess: DWT
INFO-FLOW: Preprocessing Module: DWT ...
Execute       set_default_model DWT 
Execute       cdfg_preprocess -model DWT 
Execute       rtl_gen_preprocess DWT 
INFO-FLOW: Model list for synthesis: DWT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DWT 
Execute       schedule -model DWT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.517 seconds; current allocated memory: 89.183 MB.
Execute       report -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
Execute       db_write -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.sched.adb -f 
INFO-FLOW: Finish scheduling DWT.
Execute       set_default_model DWT 
Execute       bind -model DWT 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=DWT
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 90.002 MB.
Execute       report -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.bind.adb -f 
INFO-FLOW: Finish binding DWT.
Execute       get_model_list DWT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess DWT 
INFO-FLOW: Model list for RTL generation: DWT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model DWT -vendor xilinx -mg_file E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT/data_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT/data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT/read_valid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT/read_ready' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT/read_over' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT/write_valid' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cal_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'DWT_fadd_32ns_32ns_32_4_full_dsp_1' to 'DWT_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_fmul_32ns_32ns_32_3_max_dsp_1' to 'DWT_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT'.
Command       create_rtl_model done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 91.343 MB.
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute       gen_rtl DWT -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/syn/systemc/DWT -synmodules DWT 
Execute       gen_rtl DWT -istop -style xilinx -f -lang vhdl -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/syn/vhdl/DWT 
Execute       gen_rtl DWT -istop -style xilinx -f -lang vlog -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/syn/verilog/DWT 
Execute       export_constraint_db -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl -f -tool general 
Execute       report -model DWT -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.design.xml -verbose -f -dv 
Execute       report -model DWT -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info DWT -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT -p E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db 
Execute       report -model DWT -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/syn/report/DWT_csynth.rpt -f 
Execute       report -model DWT -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/syn/report/DWT_csynth.xml -f -x 
Execute       report -model DWT -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.verbose.rpt -verbose -f 
Execute       db_write -model DWT -o E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.adb -f 
Execute       sc_get_clocks DWT 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain DWT 
INFO-FLOW: Model list for RTL component generation: DWT
INFO-FLOW: Handling components in module [DWT] ... 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: Found component DWT_fadd_32ns_32nbkb.
INFO-FLOW: Append model DWT_fadd_32ns_32nbkb
INFO-FLOW: Found component DWT_fmul_32ns_32ncud.
INFO-FLOW: Append model DWT_fmul_32ns_32ncud
INFO-FLOW: Found component DWT_data_in.
INFO-FLOW: Append model DWT_data_in
INFO-FLOW: Found component DWT_filter_g.
INFO-FLOW: Append model DWT_filter_g
INFO-FLOW: Found component DWT_filter_h.
INFO-FLOW: Append model DWT_filter_h
INFO-FLOW: Found component DWT_data_input.
INFO-FLOW: Append model DWT_data_input
INFO-FLOW: Found component DWT_data_output.
INFO-FLOW: Append model DWT_data_output
INFO-FLOW: Append model DWT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DWT_fadd_32ns_32nbkb DWT_fmul_32ns_32ncud DWT_data_in DWT_filter_g DWT_filter_h DWT_data_input DWT_data_output DWT
INFO-FLOW: To file: write model DWT_fadd_32ns_32nbkb
INFO-FLOW: To file: write model DWT_fmul_32ns_32ncud
INFO-FLOW: To file: write model DWT_data_in
INFO-FLOW: To file: write model DWT_filter_g
INFO-FLOW: To file: write model DWT_filter_h
INFO-FLOW: To file: write model DWT_data_input
INFO-FLOW: To file: write model DWT_data_output
INFO-FLOW: To file: write model DWT
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/FPGA/Xilinx/HLS/DWT/Demo/solution1
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'DWT_data_in_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'DWT_filter_g_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'DWT_filter_h_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_data_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_data_output_ram (RAM)' using block RAMs.
Command       ap_source done; 0.163 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/FPGA/Xilinx/HLS/DWT/Demo/solution1
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       ap_source done; 0.113 sec.
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DWT xml_exists=0
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=14
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute       sc_get_clocks DWT 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/impl/misc/DWT_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/impl/misc/DWT_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 146.074 ; gain = 60.938
INFO: [SYSC 207-301] Generating SystemC RTL for DWT.
INFO: [VHDL 208-304] Generating VHDL RTL for DWT.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT.
Command     autosyn done; 2.324 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 8.021 sec.
Command ap_source done; 8.354 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA/Xilinx/HLS/DWT/Demo/solution1 opened at Sun Feb 18 10:30:29 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.211 sec.
Execute   cosim_design -trace_level all 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/tb_DWT.cpp 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/DWT.cpp 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/DWT.h 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/DWT_test.txt 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
Command   cosim_design done; error code: 2; 0.252 sec.
Command ap_source done; error code: 1; 0.467 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA/Xilinx/HLS/DWT/Demo/solution1 opened at Sun Feb 18 10:30:42 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.101 sec.
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.192 sec.
Execute   cosim_design -trace_level all 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/tb_DWT.cpp 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/DWT.cpp 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/DWT.h 
Execute     is_encrypted E:/FPGA/Xilinx/HLS/DWT/Demo/source/DWT_test.txt 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: E:/FPGA/Xilinx/HLS/DWT/Demo/source/tb_DWT.cpp E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb_DWT.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb_DWT.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb_DWT.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.471 sec.
INFO-FLOW: Marker-Pragma convertor: E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb_DWT.cpp_pre.cpp E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb_DWT.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb_DWT.cpp_pre.cpp.tb.cpp.line E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb_DWT.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: E:/FPGA/Xilinx/HLS/DWT/Demo/source/DWT.cpp E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/DWT.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/DWT.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/DWT.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.369 sec.
INFO-FLOW: Marker-Pragma convertor: E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/DWT.cpp_pre.cpp E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/DWT.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/DWT.cpp_pre.cpp.tb.cpp.line E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/DWT.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.286 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.689 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 60.366 sec.
Command ap_source done; 60.562 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA/Xilinx/HLS/DWT/Demo/solution1 opened at Sun Feb 18 10:32:40 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.227 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DWT xml_exists=1
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=14
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DWT
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DWT
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 9.039 sec.
Command ap_source done; error code: 1; 9.285 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA/Xilinx/HLS/DWT/Demo/solution1 opened at Sun Feb 18 10:33:31 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.223 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DWT xml_exists=1
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=14
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DWT
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DWT
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 8.72 sec.
Command ap_source done; error code: 1; 8.957 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA/Xilinx/HLS/DWT/Demo/solution1 opened at Sun Feb 18 10:38:11 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.199 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DWT xml_exists=1
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.compgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=14
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DWT
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DWT
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.constraint.tcl 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/DWT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec E:/FPGA/Xilinx/HLS/DWT/Demo/solution1/impl/ip/pack.bat
Command   export_design done; 10.302 sec.
Command ap_source done; 10.532 sec.
Execute cleanup_all 
