#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 17 20:07:48 2024
# Process ID: 27848
# Current directory: /home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/nf_10ge_interface_shared_v1_0_0
# Command line: vivado -mode batch -source nf_10ge_interface_shared.tcl
# Log file: /home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/nf_10ge_interface_shared_v1_0_0/vivado.log
# Journal file: /home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/nf_10ge_interface_shared_v1_0_0/vivado.jou
#-----------------------------------------------------------
source nf_10ge_interface_shared.tcl
# set design		 nf_10ge_interface_shared
# set device		 xc7vx690tffg1761-3
# set proj_dir		 ./ip_proj
# set top_module_name  nf_10g_interface_shared   
# set ip_version		 1.00
# set lib_name		 NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} 
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top_module_name} [current_fileset]
# set_property ip_repo_paths $::env(SUME_FOLDER)/lib/hw/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/nf_10ge_interface_shared_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
# read_verilog "./hdl/nf_10g_interface_shared_cpu_regs_defines.v"
# read_verilog "./hdl/nf_10g_interface_shared_cpu_regs.v"
# read_verilog "./hdl/nf_10g_interface_shared_block.v"
# read_verilog "./hdl/nf_10g_interface_shared.v"
# update_compile_order -fileset sources_1
# ipx::package_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_tuser_internal' has a dependency on the module local parameter or undefined parameter 'tuser_width_intern'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_axis_tuser_internal' has a dependency on the module local parameter or undefined parameter 'tuser_width_intern'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/nf_10g_interface_shared_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'core_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_counter_done_out' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'core_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'core_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'core_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'core_resetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'core_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Data_Path}} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property supported_families {{virtex7} {Production}} [ipx::current_core]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces core_clk -of_objects [ipx::current_core]]
# set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces core_clk -of_objects [ipx::current_core]]]
# ipx::add_subcore xilinx.com:ip:axi_10g_ethernet:3.1 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx.com:ip:axi_10g_ethernet:3.1 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx.com:ip:fifo_generator:13.1 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx.com:ip:fifo_generator:13.1 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx.com:ip:util_vector_logic:2.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx.com:ip:util_vector_logic:2.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.00 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.00 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_10g_attachment:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_10g_attachment:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.00 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.00 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/nf_10ge_interface_shared_v1_0_0/component.xml' ignored by IP packager.
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/nf_10g_interface_shared_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-3507] File Group 'xilinx_anylanguagesynthesis (Synthesis)': The referenced subcore 'xilinx.com:ip:fifo_generator:13.1' is not the latest version in the IP catalog. The latest version is 'xilinx.com:ip:fifo_generator:13.2'.
WARNING: [IP_Flow 19-3507] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': The referenced subcore 'xilinx.com:ip:fifo_generator:13.1' is not the latest version in the IP catalog. The latest version is 'xilinx.com:ip:fifo_generator:13.2'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 20:07:59 2024...
