
---------- Begin Simulation Statistics ----------
final_tick                                30464034375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    442                       # Simulator instruction rate (inst/s)
host_mem_usage                               13240976                       # Number of bytes of host memory used
host_op_rate                                      453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 66518.75                       # Real time elapsed on the host
host_tick_rate                                 238181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29418177                       # Number of instructions simulated
sim_ops                                      30107179                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015844                       # Number of seconds simulated
sim_ticks                                 15843514375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.907260                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1149198                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1185874                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 88                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9766                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1167438                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9070                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11197                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2127                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1243234                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20260                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3172                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7284734                       # Number of instructions committed
system.cpu.committedOps                       7380332                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.414336                       # CPI: cycles per instruction
system.cpu.discardedOps                         33353                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3726969                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            249555                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2261746                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7882911                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292883                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       58                       # number of quiesce instructions executed
system.cpu.numCycles                         24872528                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        58                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4823540     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3272      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 253753      3.44%     68.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2299767     31.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7380332                       # Class of committed instruction
system.cpu.quiesceCycles                       477095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16989617                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2131208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              721393                       # Transaction distribution
system.membus.trans_dist::ReadResp             722693                       # Transaction distribution
system.membus.trans_dist::WriteReq             357672                       # Transaction distribution
system.membus.trans_dist::WriteResp            357672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          915                       # Transaction distribution
system.membus.trans_dist::CleanEvict              669                       # Transaction distribution
system.membus.trans_dist::ReadExReq               448                       # Transaction distribution
system.membus.trans_dist::ReadExResp              449                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1112                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1063936                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1063936                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         6084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2132517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2162812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2127872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2127872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4291083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        12168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        33462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       204094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     68091904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     68091904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                68308030                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3209344                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000005                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002233                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3209328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3209344                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5289218077                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            30511875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              361453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             6138250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           25175355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4334081331                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             944500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     13893632                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     19333120                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     11534336                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     19267584                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3473408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3643392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1933312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       360448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      4136456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    876928671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    339189391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1220254518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    488101807                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    728016255                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1216118062                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      4136456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1365030478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1067205646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2436372580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     13959168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     19529728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     19267584                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3489792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3663872                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2308096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    881065127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    351598759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1232663886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    492238263                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    723879799                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1216118062                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1373303390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1075478558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2448781948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       692224                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       692224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1455927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1455927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        24174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1064960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1069056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1077248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1081344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1056768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1056768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1064960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1064960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4296302                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        33462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17104896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     17235968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     17301504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     16908288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     16908288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     68387510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7385813625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   5924329006                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3532599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       719872                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       719872                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       344064                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       344064                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       530432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       536576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       528384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       532480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2127872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16973824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     17170432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     16908288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     68091904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1623693                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1623693    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1623693                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3256191125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3943424000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14417920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19988480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8060928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19529728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3604480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3778560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2015232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2373632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    910020319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    351598759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1261619078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    508784087                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    723879799                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1232663886                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1418804406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1075478558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2494282964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     14352384                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     19922944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     11730944                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     19595264                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3588096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3762176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       366592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2332672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      4136456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    905883863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    347462303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1257482622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    496374719                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    740425623                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1236800342                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      4136456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1402258582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1087887926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2494282964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          204                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       759427                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        64632                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         824060                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       759427                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       759427                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       759427                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        64632                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        824060                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11403264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     11665408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     11534336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     11468800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46170688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        58560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22078656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       182272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       180224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       179200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              721417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             344979                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    719743343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    736289167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    728016255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    723879799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6241040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2914169603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3696150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    351598759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    347462303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    339189391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    351598759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1393545364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3696150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1071342102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1083751470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1067205646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1075478558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6241040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4307714967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    265146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    268288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    264177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    266185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000783903250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1324131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             361552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      721416                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     344979                       # Number of write requests accepted
system.mem_ctrls.readBursts                    721416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   344979                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             45088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            45078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21548                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23254283690                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3606380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42187778690                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32240.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58490.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       655                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   672719                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  320918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                721416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               344979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  632473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   30457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   25511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.691045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.936094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.760970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1632      2.25%      2.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1986      2.73%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          935      1.29%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1255      1.73%      8.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1137      1.57%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1261      1.74%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          820      1.13%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1500      2.07%     14.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        62093     85.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72619                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     299.287552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1256.922829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2198     91.20%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.04%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           70      2.90%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           29      1.20%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.12%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           39      1.62%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.21%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.12%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.04%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           18      0.75%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.04%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           18      0.75%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.08%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           13      0.54%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-16895            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     143.146058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.818799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    141.319170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            334     13.86%     13.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            84      3.49%     17.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           826     34.27%     51.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          482     20.00%     71.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           47      1.95%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           50      2.07%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           62      2.57%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           83      3.44%     81.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          151      6.27%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           94      3.90%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           71      2.95%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           19      0.79%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           19      0.79%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            8      0.33%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           18      0.75%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            4      0.17%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.12%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            3      0.12%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            9      0.37%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            6      0.25%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            5      0.21%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            6      0.25%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            4      0.17%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           18      0.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46161664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22078848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46170624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22078656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2913.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1393.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2914.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1393.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15843363125                       # Total gap between requests
system.mem_ctrls.avgGap                      14856.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11398784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     11665408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     11533376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     11465280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        98816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5373952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 719460577.382156729698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 736289166.903981208801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 727955662.299198746681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 723657625.993096709251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6237000.053215782158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3768860.783452282660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 351538166.859522938728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 347462303.482777655125                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 339189391.495092451572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 351598759.476620256901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       178176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       182272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       180224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       179200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          915                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10405878275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  10655685005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  10530008730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  10478860285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117346395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37128417415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  82626741375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  68547361885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  51512977135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  89317507765                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58402.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58460.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58427.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58475.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     76001.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40577505.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    949296.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    796914.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    613483.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1026166.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3130969790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    857010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11856122585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 116                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            58                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5141517.241379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2735214.068149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           58    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       316750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     10486500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              58                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     30165826375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    298208000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3905080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3905080                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3905080                       # number of overall hits
system.cpu.icache.overall_hits::total         3905080                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8168750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8168750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8168750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8168750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3905268                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3905268                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3905268                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3905268                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43450.797872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43450.797872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43450.797872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43450.797872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7871375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7871375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7871375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7871375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41869.015957                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41869.015957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41869.015957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41869.015957                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3905080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3905080                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8168750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8168750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3905268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3905268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43450.797872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43450.797872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7871375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7871375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41869.015957                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41869.015957                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.135645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2426299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                23                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          105491.260870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.135645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7810724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7810724                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       405752                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           405752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       405752                       # number of overall hits
system.cpu.dcache.overall_hits::total          405752                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2017                       # number of overall misses
system.cpu.dcache.overall_misses::total          2017                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    223216750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    223216750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    223216750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    223216750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       407769                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       407769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       407769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       407769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004946                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004946                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004946                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 110667.699554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110667.699554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 110667.699554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110667.699554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          915                       # number of writebacks
system.cpu.dcache.writebacks::total               915                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        15129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    169338875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    169338875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    169338875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    169338875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     33163125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     33163125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003826                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003826                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003826                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108550.560897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108550.560897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108550.560897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108550.560897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2192.023597                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2192.023597                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       250394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          250394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    125445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    125445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       251548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       251548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 108704.939341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108704.939341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    119939125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    119939125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     33163125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     33163125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107858.925360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107858.925360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21803.500986                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21803.500986                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       155358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         155358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     97771250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     97771250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       156221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       156221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 113292.294322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 113292.294322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13608                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13608                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     49399750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49399750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110267.299107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110267.299107                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1063936                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1063936                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  11209055875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  11209055875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10535.460662                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10535.460662                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       334839                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       334839                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       729097                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       729097                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10950756327                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10950756327                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15019.615123                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15019.615123                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               27903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.875080                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10144125                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10144125                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30464034375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                30464171875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    442                       # Simulator instruction rate (inst/s)
host_mem_usage                               13240976                       # Number of bytes of host memory used
host_op_rate                                      453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 66518.85                       # Real time elapsed on the host
host_tick_rate                                 238183                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29418186                       # Number of instructions simulated
sim_ops                                      30107194                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015844                       # Number of seconds simulated
sim_ticks                                 15843651875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.906772                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1149199                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1185881                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 89                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9768                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1167438                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9070                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11197                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2127                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1243243                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20262                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3172                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7284743                       # Number of instructions committed
system.cpu.committedOps                       7380347                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.414362                       # CPI: cycles per instruction
system.cpu.discardedOps                         33358                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3726991                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            249555                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2261746                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7883081                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292881                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       58                       # number of quiesce instructions executed
system.cpu.numCycles                         24872748                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        58                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4823548     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3272      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 253759      3.44%     68.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2299767     31.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7380347                       # Class of committed instruction
system.cpu.quiesceCycles                       477095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16989667                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2131214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              721393                       # Transaction distribution
system.membus.trans_dist::ReadResp             722696                       # Transaction distribution
system.membus.trans_dist::WriteReq             357672                       # Transaction distribution
system.membus.trans_dist::WriteResp            357672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          916                       # Transaction distribution
system.membus.trans_dist::CleanEvict              671                       # Transaction distribution
system.membus.trans_dist::ReadExReq               448                       # Transaction distribution
system.membus.trans_dist::ReadExResp              449                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1114                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1063936                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1063936                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         6084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2132523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2162818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2127872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2127872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4291092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        12168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       157632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        33462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       204286                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     68091904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     68091904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                68308286                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3209347                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000005                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002233                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3209331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3209347                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5289227702                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            30511875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              364578                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             6138250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           25186355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4334081331                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             949500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     13893632                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     19333120                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     11534336                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     19267584                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3473408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3643392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1933312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       360448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      4136420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    876921060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    339186448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1220243928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    488097571                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    728009937                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1216107508                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      4136420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1365018631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1067196385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2436351436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     13959168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     19529728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     19267584                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3489792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3663872                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2308096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    881057480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    351595708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1232653188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    492233991                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    723873517                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1216107508                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1373291472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1075469225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2448760696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       692224                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       692224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1455927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1455927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        24174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1064960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1069056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1077248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1081344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1056768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1056768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1064960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1064960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4296302                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        33462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17104896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     17235968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     17301504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     16908288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     16908288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     68387510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7385813625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   5924329006                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3532599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       719872                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       719872                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       344064                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       344064                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       530432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       536576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       528384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       532480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2127872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16973824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     17170432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     16908288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     68091904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1623693                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1623693    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1623693                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3256191125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3943424000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14417920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19988480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8060928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19529728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3604480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3778560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2015232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2373632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    910012421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    351595708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1261608129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    508779672                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    723873517                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1232653188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1418792093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1075469225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2494261318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     14352384                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     19922944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     11730944                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     19595264                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3588096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3762176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       366592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2332672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      4136420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    905876001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    347459288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1257471709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    496370411                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    740419197                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1236789609                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      4136420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1402246412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1087878485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2494261318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          189                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       763460                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        64632                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         828092                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       763460                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       763460                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       763460                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        64632                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        828092                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11403264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     11665408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     11534336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     11468800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          99008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46170816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        58624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22078720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       182272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       180224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       179200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              721419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             344980                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    719737097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    736282777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    728009937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    723873517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6249064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2914152391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3700157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    351595708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    347459288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    339186448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    351595708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1393537309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3700157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1071332805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1083742065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1067196385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1075469225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6249064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4307689700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    265146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    268288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    264177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    266185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000783903250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1324136                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             361552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      721418                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     344980                       # Number of write requests accepted
system.mem_ctrls.readBursts                    721418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   344980                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             45088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            45078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21548                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23254292190                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3606390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42187839690                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32240.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58490.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       655                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   672721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  320918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                721418                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               344980                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  632473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   30457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   25511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.691045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.936094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.760970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1632      2.25%      2.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1986      2.73%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          935      1.29%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1255      1.73%      8.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1137      1.57%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1261      1.74%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          820      1.13%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1500      2.07%     14.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        62093     85.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72619                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     299.287552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1256.922829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2198     91.20%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.04%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           70      2.90%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           29      1.20%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.12%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           39      1.62%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.21%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.12%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.04%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           18      0.75%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.04%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           18      0.75%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.08%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           13      0.54%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-16895            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     143.146058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.818799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    141.319170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            334     13.86%     13.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            84      3.49%     17.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           826     34.27%     51.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          482     20.00%     71.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           47      1.95%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           50      2.07%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           62      2.57%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           83      3.44%     81.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          151      6.27%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           94      3.90%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           71      2.95%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           19      0.79%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           19      0.79%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            8      0.33%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           18      0.75%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            4      0.17%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.12%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            3      0.12%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            9      0.37%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            6      0.25%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            5      0.21%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            6      0.25%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            4      0.17%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           18      0.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46161792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22078848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46170752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22078720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2913.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1393.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2914.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1393.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15843626875                       # Total gap between requests
system.mem_ctrls.avgGap                      14857.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11398784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     11665408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     11533376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     11465280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        98944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5373952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 719454333.504156231880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 736282776.978145360947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 727949344.696138739586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 723651345.690780043602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6245024.870568231679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3768828.075187684502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 351535116.016300380230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 347459288.012158513069                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 339186447.821392834187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 351595708.107541322708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       178176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       182272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       180224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       179200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10405878275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  10655685005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  10530008730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  10478860285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117407395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37128417415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  82626741375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  68547361885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  51512977135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  89317507765                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58402.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58460.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58427.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58475.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75942.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40533206.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    949296.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    796914.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    613483.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1026166.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3130969790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    857010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11856260085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 116                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            58                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5141517.241379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2735214.068149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           58    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       316750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     10486500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              58                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     30165963875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    298208000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3905090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3905090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3905090                       # number of overall hits
system.cpu.icache.overall_hits::total         3905090                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          189                       # number of overall misses
system.cpu.icache.overall_misses::total           189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8211875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8211875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8211875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8211875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3905279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3905279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3905279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3905279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43449.074074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43449.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43449.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43449.074074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7913125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7913125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7913125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7913125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41868.386243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41868.386243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41868.386243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41868.386243                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3905090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3905090                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8211875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8211875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3905279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3905279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43449.074074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43449.074074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7913125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7913125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41868.386243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41868.386243                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.135670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10733827                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31293.956268                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.135670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7810747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7810747                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       405756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           405756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       405756                       # number of overall hits
system.cpu.dcache.overall_hits::total          405756                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2019                       # number of overall misses
system.cpu.dcache.overall_misses::total          2019                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    223345500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    223345500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    223345500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    223345500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       407775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       407775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       407775                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       407775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 110621.842496                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110621.842496                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 110621.842496                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110621.842496                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          916                       # number of writebacks
system.cpu.dcache.writebacks::total               916                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        15129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    169464750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    169464750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    169464750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    169464750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     33163125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     33163125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003831                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108492.157490                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108492.157490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108492.157490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108492.157490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2192.023597                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2192.023597                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1563                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       250398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          250398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    125574250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    125574250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       251554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       251554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 108628.243945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108628.243945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    120065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    120065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     33163125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     33163125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107778.276481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107778.276481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21803.500986                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21803.500986                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       155358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         155358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     97771250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     97771250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       156221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       156221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 113292.294322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 113292.294322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13608                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13608                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     49399750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49399750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110267.299107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110267.299107                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1063936                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1063936                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  11209055875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  11209055875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10535.460662                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10535.460662                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       334839                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       334839                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       729097                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       729097                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10950756327                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10950756327                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15019.615123                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15019.615123                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              408779                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2075                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            197.001928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10144151                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10144151                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30464171875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
