layout: true
class: typo, typo-selection

---

class: nord-dark, middle, center

# ğŸ“š Lecture 1a: è¯¾ç¨‹è§„åˆ’

@luk036

ğŸ“… 2024-09-04

---

## è¯¾ç¨‹åŸºæœ¬ä¿¡æ¯

.pull-left[

- **è¯¾ç¨‹åç§°**ï¼šå¯åˆ¶é€ æ€§è®¾è®¡ç®—æ³•  
- **æˆè¯¾æ•™å¸ˆ**ï¼šé™†ä¼Ÿæˆ  
  ğŸ“ª è”ç³»æ–¹å¼ï¼š<luk@fudan.edu.cn>  
  ğŸ“ åŠå…¬åœ°å€ï¼šå¾®ç”µå­æ¥¼383å®¤  
  ğŸ“† åŠå…¬æ—¶é—´ï¼šå‘¨äº”6-8èŠ‚ï¼ˆæˆ–é¢„çº¦ï¼‰  
- **æˆè¯¾å®‰æ’**ï¼š  
  ğŸ“† æ•™å­¦å‘¨ï¼šç¬¬8-10å‘¨  
  ğŸ“ æ•™å®¤ï¼šZ2310A  
- **è¯¾ç¨‹èµ„æ–™**ï¼š  
  è®²ä¹‰å‘å¸ƒäº <https://luk036.github.io/algo4dfm/>

] .pull-right[

![è¯¾ç¨‹ç¤ºæ„å›¾](figs/dfm.svg)

]

---

## ğŸ¯ æ•™å­¦ç›®æ ‡

- ç³»ç»Ÿäº†è§£è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¯åˆ¶é€ æ€§è®¾è®¡çš„å‘å±•å†ç¨‹
- æ·±å…¥æŒæ¡å¯åˆ¶é€ æ€§è®¾è®¡è‡ªåŠ¨åŒ–çš„æ ¸å¿ƒç®—æ³•åŸç†ä¸å®è·µæ–¹æ³•
- ç§‰æŒ"å®ç¼ºæ¯‹æ»¥"ç†å¿µï¼Œé¿å…"æµ…å°è¾„æ­¢"çš„å­¦ä¹ å›°å¢ƒ

---

## è¯¾ç¨‹å†…å®¹ä½“ç³»

1. **åŸºç¡€ç†è®ºæ¨¡å—**ï¼š
   - å¯åˆ¶é€ æ€§è®¾è®¡å‘å±•ç»¼è¿°
   - å·¥è‰ºå‚æ•°å˜åŠ¨å¯¹èŠ¯ç‰‡æ€§èƒ½çš„å½±å“æœºåˆ¶

2. **æŠ€æœ¯æ–¹æ³•æ¨¡å—**ï¼š
   - EDAè½¯ä»¶å¼€å‘åŸºç¡€
   - ç®—æ³•èŒƒå¼ä¸å¤æ‚åº¦åˆ†æ
   - ä¼˜åŒ–ç®—æ³•ç†è®ºåŸºç¡€

3. **ä¸“é¢˜åº”ç”¨æ¨¡å—**ï¼š
   - ç»Ÿè®¡ä¸ç©ºé—´ç›¸å…³æ€§æå–ï¼ˆå‚æ•°/éå‚æ•°æ–¹æ³•ï¼‰
   - é²æ£’æ€§ç”µè·¯ä¼˜åŒ–ï¼ˆä»¿å°„ç®—æœ¯ã€é²æ£’å‡ ä½•è§„åˆ’ï¼‰
   - ç»Ÿè®¡æ—¶åºåˆ†æä¸æ—¶é’Ÿåå·®ä¼˜åŒ–
   - å…‰åˆ»æŠ€æœ¯ï¼ˆç›¸ç§»æ©æ¨¡ã€å¤šå›¾æ¡ˆæŠ€æœ¯ã€æ··åˆå…‰åˆ»ï¼‰
   - å†—ä½™é€šå­”æ’å…¥æŠ€æœ¯

---

## è¯¾ç¨‹è€ƒæ ¸è¯„ä»·ä½“ç³»

| è€ƒæ ¸ç»´åº¦   | æƒé‡ | è¯„ä»·æ ‡å‡†                 |
|------------|------|--------------------------|
| è¯¾å ‚å‡ºå‹¤   | 10%  | è¯¾ç¨‹å‚ä¸åº¦ä¸è€ƒå‹¤è®°å½•     |
| è¯¾å ‚äº’åŠ¨   | 10%  | æé—®è´¨é‡ä¸è®¨è®ºè´¡çŒ®       |
| å®è·µä½œä¸š   | 40%  | æŠ€æœ¯æŠ¥å‘Šä¸PPTæ¼”ç¤º        |
| å­¦æœ¯è®ºæ–‡   | 40%  | æ–‡çŒ®ç ”è¯»ä¸ç ”ç©¶æŠ¥å‘Š       |

---

## ğŸ“– æ ¸å¿ƒå‚è€ƒæ–‡çŒ®

1. **ç»å…¸æ•™æ**ï¼š
   - Orshansky M, et al. *Design for Manufacturability and Statistical Design*, Springer, 2008
   - Balasinski A. *Design for Manufacturability*, Springer, 2014
   - Yu B, et al. *Design for Manufacturability with Advanced Lithography*, Springer, 2016

2. **ç®—æ³•ä¸“è‘—**ï¼š
   - Ausiello G, et al. *Complexity and Approximation*, Springer, 1999
   - Sherwani N. *Algorithms for VLSI Physical Design Automation*, 3rd ed, KAP, 2004

---

## æ•™å¸ˆå­¦æœ¯èƒŒæ™¯

- **å¯åˆ¶é€ æ€§è®¾è®¡**ï¼š10+å¹´ç ”ç©¶ç»éªŒ
- **è½¯ä»¶å¼€å‘**ï¼š20å¹´å¤§å‹ç³»ç»Ÿå¼€å‘ç»éªŒ
- **ç®—æ³•è®¾è®¡**ï¼š20+å¹´ç†è®ºç ”ç©¶ä¸å·¥ç¨‹å®è·µ

---

## ğŸ“œ ä»£è¡¨æ€§å­¦æœ¯æˆæœï¼ˆDFMæ–¹å‘ï¼‰

### æ—¶åºåˆ†æä¸ä¼˜åŒ–
- *Yield-driven Clock Skew Scheduling Based on GEV distributions*, ASP-DAC'25
- Zhou X, et al. *Multi-Parameter Clock Skew Scheduling*, Integration, the VLSI Journal
- Wang Y, et al. *Timing Yield Driven Clock Skew Scheduling*, DAC 2008

### å…‰åˆ»æŠ€æœ¯
- Zhang Y, et al. *Network Flow Based Cut Redistribution*, ASP-DAC 2017 (Best Paper Nominee)
- Yang Y, et al. *Layout Decomposition Co-optimization*, ASP-DAC 2015
- Zhang Y, et al. *Layout Decomposition with Pairwise Coloring*, ICCAD 2013 (Best Paper Nominee)

---

## ğŸ“œ ä»£è¡¨æ€§å­¦æœ¯æˆæœï¼ˆç»­ï¼‰

### ç©ºé—´ç›¸å…³æ€§åˆ†æ
- æä½³å®, é™†ä¼Ÿæˆ. *ç‰‡å†…åå·®ç©ºé—´ç›¸å…³æ€§çš„éå‚æ•°åŒ–ä¼°è®¡æ–¹æ³•*, å¤æ—¦å­¦æŠ¥ 2012
- Fu Q, et al. *Intra-die Spatial Correlation Extraction*, IEICE 2009

### é²æ£’æ€§è®¾è®¡
- Liu X, et al. *Robust Analog Circuit Sizing Using Ellipsoid Method*, ASP-DAC 2007
- å®‹å®‡, ç­‰. *é²æ£’æ€§å‡ ä½•è§„åˆ’æ–°æ–¹æ³•è®¾è®¡ä¸¤çº§è¿æ”¾*, å¾®ç”µå­å­¦ä¸è®¡ç®—æœº 2008

---

## ğŸš€ AIæŠ€æœ¯èµ‹èƒ½ç ”ç©¶

.pull-left[
![AIåº”ç”¨æ¡ˆä¾‹1](figs/gamma1.png)
]
.pull-right[
![AIåº”ç”¨æ¡ˆä¾‹2](figs/gamma2.png)
]

---

class: nord-dark, middle, center

.pull-left[

# ğŸ™‹ Q & A

] .pull-right[

![é—®ç­”å›¾æ ‡](figs/questions-and-answers.svg)

]