Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep  4 01:01:18 2025
| Host         : nsa_not_welcome running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1830 |
|    Minimum number of control sets                        |  1830 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  9583 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1830 |
| >= 0 to < 4        |  1236 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    51 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |    34 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     9 |
| >= 16              |   367 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9604 |         2416 |
| No           | No                    | Yes                    |             255 |           81 |
| No           | Yes                   | No                     |            1400 |          644 |
| Yes          | No                    | No                     |            5671 |         1774 |
| Yes          | No                    | Yes                    |              96 |           27 |
| Yes          | Yes                   | No                     |            5439 |         1959 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                                       Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_571                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_579                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_583                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_585                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_584                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_reg_CE_cooolgate_en_sig_458                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg_reg_CE_cooolgate_en_sig_460                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]_CE_cooolgate_en_sig_461                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]_CE_cooolgate_en_sig_464                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg_CE_cooolgate_en_sig_468                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[1]_CE_cooolgate_en_sig_465                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg_CE_cooolgate_en_sig_469                                                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]_CE_cooolgate_en_sig_466                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg_CE_cooolgate_en_sig_471                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_CE_cooolgate_en_sig_463                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1[0]                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]_CE_cooolgate_en_sig_467                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_reg_CE_cooolgate_en_sig_484                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full_reg_CE_cooolgate_en_sig_476                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                         |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg_reg_CE_cooolgate_en_sig_486                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg_reg_CE_cooolgate_en_sig_478                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                         |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg_CE_cooolgate_en_sig_480                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_empty_reg_CE_cooolgate_en_sig_474                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                         |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount_reg[1]_CE_cooolgate_en_sig_482                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_data_cap_reg_CE_cooolgate_en_sig_472                                                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_reg_CE_cooolgate_en_sig_488                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg_CE_cooolgate_en_sig_492                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_490                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_reg_CE_cooolgate_en_sig_487                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[0]_CE_cooolgate_en_sig_491                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_516                                                                                                                                              | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed_reg_CE_cooolgate_en_sig_520                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_517                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_CE_cooolgate_en_sig_519                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/arb_stall_r_reg_CE_cooolgate_en_sig_515                                                                                                                                                                          | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_518                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_null_reg_CE_cooolgate_en_sig_521                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg_CE_cooolgate_en_sig_522                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_split_state_reg_CE_cooolgate_en_sig_525                                                                                                                               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_reg_CE_cooolgate_en_sig_526                                                                                                                                 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[first_offset][2]_CE_cooolgate_en_sig_523                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_split_state_reg_CE_cooolgate_en_sig_524                                                                                                                               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[7]_CE_cooolgate_en_sig_530                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg_CE_cooolgate_en_sig_532                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_onehot_sig_pcc_sm_state_reg[7]_CE_cooolgate_en_sig_531                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_reg_CE_cooolgate_en_sig_535                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_CE_cooolgate_en_sig_533     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_CE_cooolgate_en_sig_527                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg_CE_cooolgate_en_sig_529                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_CE_cooolgate_en_sig_528                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_reg_CE_cooolgate_en_sig_537                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]_CE_cooolgate_en_sig_540                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg_CE_cooolgate_en_sig_538                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg_CE_cooolgate_en_sig_539                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_reg_CE_cooolgate_en_sig_536                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/pntr_reg[0]_CE_cooolgate_en_sig_542                                                                                                                                      | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_CE_cooolgate_en_sig_534                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]_CE_cooolgate_en_sig_541                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg_CE_cooolgate_en_sig_544                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1694                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1695                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1733                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1692                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1693                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1696                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1697                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1699                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1744                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1698                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1754                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1755                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1701                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1703                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1700                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1702                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1734                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1705                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1704                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1706                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1707                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1741                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1710                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1708                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_CE_cooolgate_en_sig_566                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1709                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1711                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1715                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1712                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1750                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1756                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1714                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1713                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1716                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1719                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1717                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1720                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1735                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1718                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1722                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1721                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1723                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1724                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1736                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1725                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1726                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1727                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1728                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1746                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1618                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1619                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1620                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1621                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1617                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1747                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1624                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1625                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1622                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_dre_cmd_reg                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1623                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1742                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1628                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1729                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1626                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1627                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1629                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1634                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1632                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1737                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1631                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1630                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1633                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1636                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1637                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1748                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1635                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1638                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1745                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1639                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1640                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1641                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1642                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1643                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1730                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1646                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1644                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1645                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1647                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1651                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1738                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1648                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1650                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1649                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1743                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1655                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1653                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1652                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1654                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1656                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1657                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1658                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1659                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1660                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1661                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1663                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1731                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1664                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1662                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1666                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1667                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1668                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1739                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1665                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1669                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1670                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1672                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1671                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1751                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1675                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1677                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1752                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1673                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1674                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1676                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1680                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1678                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1679                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1681                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1732                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1685                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1749                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1684                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1683                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1686                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1682                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1688                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1689                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1740                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1690                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1687                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1691                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1753                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1545                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1546                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1543                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1544                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1549                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1547                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1548                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1550                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1551                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1552                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1554                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1555                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1553                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1613                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1558                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1556                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1557                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1559                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1560                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1564                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1561                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1563                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1562                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1567                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[2]_CE_cooolgate_en_sig_1568                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1565                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1566                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1570                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1569                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1571                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1572                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1614                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1573                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1574                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[2]_CE_cooolgate_en_sig_1575                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg_CE_cooolgate_en_sig_1576                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]_CE_cooolgate_en_sig_1578                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_reg_CE_cooolgate_en_sig_1582                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg_CE_cooolgate_en_sig_1577                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_CE_cooolgate_en_sig_1581                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/FSM_sequential_sig_cmdcntl_sm_state_reg[1]_CE_cooolgate_en_sig_1584                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_dup_reg_CE_cooolgate_en_sig_1585                                                                        |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]_CE_cooolgate_en_sig_1580                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/cmnds_queued_reg_CE_cooolgate_en_sig_1583                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]_CE_cooolgate_en_sig_1579                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg_CE_cooolgate_en_sig_1588                                                                        |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]_CE_cooolgate_en_sig_1587                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_dup_reg_CE_cooolgate_en_sig_1586                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg_CE_cooolgate_en_sig_1589                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg_CE_cooolgate_en_sig_1590                                                                         |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1592                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/FSM_sequential_gen_endpoint.w_state_reg[0]_CE_cooolgate_en_sig_1591                                                                                                                                                         | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1593                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1594                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1597                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1599                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1598                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1595                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1596                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                        | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1600                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1602                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1601                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1615                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1603                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1605                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1606                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1607                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1604                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1609                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1608                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1610                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1510                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1506                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1508                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1509                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1505                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1507                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1511                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1515                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1513                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1512                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1514                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1516                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1524                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1518                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1517                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1519                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1521                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1522                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1520                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1523                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1530                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1526                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1527                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1525                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1529                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1528                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1611                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1534                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1536                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1531                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1616                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1532                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1533                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1535                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1539                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1538                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1537                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1540                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1541                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1542                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1612                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n_reg_CE_cooolgate_en_sig_804                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_802     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_805                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n_reg_CE_cooolgate_en_sig_807                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_inhibit_rdy_n_reg_CE_cooolgate_en_sig_803                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_806                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n_reg_CE_cooolgate_en_sig_809                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n_reg_CE_cooolgate_en_sig_812                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_CE_cooolgate_en_sig_811                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_810                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n_reg_CE_cooolgate_en_sig_813                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_CE_cooolgate_en_sig_808                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_CE_cooolgate_en_sig_814                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_CE_cooolgate_en_sig_819                                                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]_CE_cooolgate_en_sig_821                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg_CE_cooolgate_en_sig_818                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_0/U0/SEQ/bsr_reg_CE_cooolgate_en_sig_816                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg_CE_cooolgate_en_sig_817                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg_CE_cooolgate_en_sig_820                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/Core_reg_CE_cooolgate_en_sig_823                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg_CE_cooolgate_en_sig_822                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg_CE_cooolgate_en_sig_815                                                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg_CE_cooolgate_en_sig_826                                                                                                                                                                                                | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg_CE_cooolgate_en_sig_825                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arvalid_i_reg_CE_cooolgate_en_sig_827                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/Core_reg_CE_cooolgate_en_sig_828                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]_CE_cooolgate_en_sig_824                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]_CE_cooolgate_en_sig_829                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/from_sys_reg_CE_cooolgate_en_sig_831                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_ready_i]_CE_cooolgate_en_sig_832                                                                                                                                                                         | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_stall_d]_CE_cooolgate_en_sig_833                                                                                                                                                                         | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state_reg[s_ready_i]_CE_cooolgate_en_sig_834                                                                                                                                                                         | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg_CE_cooolgate_en_sig_830                                                                                                                                                                                                     | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state_reg[s_stall_d]_CE_cooolgate_en_sig_835                                                                                                                                                                         | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state_reg[s_stall_d]_CE_cooolgate_en_sig_839                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/state_reg[s_stall_d]_CE_cooolgate_en_sig_841                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state_reg[s_ready_i]_CE_cooolgate_en_sig_838                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/state_reg[s_ready_i]_CE_cooolgate_en_sig_842                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state_reg[s_ready_i]_CE_cooolgate_en_sig_836                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/state_reg[s_ready_i]_CE_cooolgate_en_sig_840                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state_reg[s_stall_d]_CE_cooolgate_en_sig_837                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/state_reg[s_stall_d]_CE_cooolgate_en_sig_843                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state_reg[s_ready_i]_CE_cooolgate_en_sig_844                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state_reg[s_stall_d]_CE_cooolgate_en_sig_845                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_633                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_631                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_625                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_630                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_623                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_622                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_626                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_628                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_629                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_624                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_627                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_632                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_636                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_647                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_634                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_639                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_643                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_644                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_637                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_645                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_646                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_648                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_649                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_CE_cooolgate_en_sig_846                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_635                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_638                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_640                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_641                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_642                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_651                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_657                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_655                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_stall_d]_CE_cooolgate_en_sig_848                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_stall_d]_CE_cooolgate_en_sig_849                                                                                                                                                                        | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_652                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_650                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state_reg[s_stall_d]_CE_cooolgate_en_sig_850                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_654                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state_reg[s_stall_d]_CE_cooolgate_en_sig_851                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[s_stall_d]_CE_cooolgate_en_sig_847                                                                                                                                                                        | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_653                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_656                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]_CE_cooolgate_en_sig_852                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/idle_reg_CE_cooolgate_en_sig_854                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]_CE_cooolgate_en_sig_853                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_single_dbeat_reg_CE_cooolgate_en_sig_857                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]_CE_cooolgate_en_sig_858                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_UNPACKING.lsig_cmd_loaded_reg_CE_cooolgate_en_sig_855                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[0]_CE_cooolgate_en_sig_860                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_CE_cooolgate_en_sig_856                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_reg_CE_cooolgate_en_sig_861                                                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/idle_reg_CE_cooolgate_en_sig_862                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i_reg_CE_cooolgate_en_sig_859                                                                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_CE_cooolgate_en_sig_863                                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_695                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_701                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_698                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_700                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_699                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_705                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_704                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_694                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_697                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_702                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_696                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_703                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_715                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_716                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_717                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_708                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_710                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_714                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_CE_cooolgate_en_sig_864                                                                                           |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_707                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_706                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_711                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_712                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_713                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_709                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_718                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_725                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_726                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_722                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_721                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_719                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_720                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_723                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_724                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_735                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_732                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_734                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_731                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_729                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_728                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_730                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_733                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_736                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_743                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_738                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_737                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_740                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_741                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_742                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_744                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]_CE_cooolgate_en_sig_739                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_745                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs_reg[0]_CE_cooolgate_en_sig_748                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state_reg[1]_CE_cooolgate_en_sig_751                                                                                                                                      | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_CE_cooolgate_en_sig_752                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]_CE_cooolgate_en_sig_747                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[0]_CE_cooolgate_en_sig_749                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state_reg[1]_CE_cooolgate_en_sig_750                                                                                                                                      | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]_CE_cooolgate_en_sig_746                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_CE_cooolgate_en_sig_758                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]_CE_cooolgate_en_sig_757                                                                                                                             | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]_CE_cooolgate_en_sig_760                                                                                                                              | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[s_ready_i]_CE_cooolgate_en_sig_756                                                                                                                                                                        | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]_CE_cooolgate_en_sig_753                                                                                                                        | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]_CE_cooolgate_en_sig_755                                                                                                                              | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]_CE_cooolgate_en_sig_754                                                                                                                              | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[0]_CE_cooolgate_en_sig_759                                                                                                                             | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg_CE_cooolgate_en_sig_865                                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_CE_cooolgate_en_sig_764                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_CE_cooolgate_en_sig_765                                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[2]_CE_cooolgate_en_sig_761                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[2]_CE_cooolgate_en_sig_762                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[2]_CE_cooolgate_en_sig_763                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1425                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1424                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1500                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1426                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1427                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1430                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1431                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1487                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1428                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1429                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1432                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1436                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1437                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1438                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1439                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1441                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1435                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1490                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1440                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1433                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1434                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1447                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1446                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1448                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1498                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1442                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1443                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1445                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1444                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1456                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1451                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1449                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1457                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1453                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_416                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1452                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1454                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1450                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1455                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1461                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1465                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1459                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1497                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1460                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1464                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1463                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1462                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1458                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1467                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1469                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1472                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1466                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1468                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1470                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1471                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1488                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1478                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1475                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1493                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1474                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1477                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1473                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1476                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1480                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1503                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1479                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1481                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1482                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1492                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1370                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1371                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1372                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1368                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1496                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1366                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1369                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1367                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]_CE_cooolgate_en_sig_1365                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[2]_CE_cooolgate_en_sig_1378                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1483                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1376                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1377                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1494                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1373                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1374                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1375                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg_CE_cooolgate_en_sig_1380                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]_CE_cooolgate_en_sig_1379                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_dup_reg_CE_cooolgate_en_sig_1383                                                                                         |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_CE_cooolgate_en_sig_1382                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg_CE_cooolgate_en_sig_1384                                                                                         |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_CE_cooolgate_en_sig_1381         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_CE_cooolgate_en_sig_1385 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1484                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[1]_CE_cooolgate_en_sig_1386                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_CE_cooolgate_en_sig_1388                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[4]_CE_cooolgate_en_sig_1387                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup_reg_CE_cooolgate_en_sig_1389                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1871                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1874                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1869                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1875                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1870                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1876                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1872                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1873                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1882                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1877                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1878                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1884                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1879                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1880                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1881                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1883                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1890                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1888                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1885                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1889                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1886                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1887                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1891                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1895                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1898                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1900                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1897                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1893                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1894                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1896                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1899                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1892                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1905                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1902                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1904                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1903                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1901                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1906                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1907                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1908                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1912                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1909                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1913                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1911                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1915                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1916                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1910                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1914                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1920                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1917                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1921                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1922                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1923                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1924                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1918                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1919                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1931                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1929                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1930                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1925                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1927                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1932                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1926                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1928                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1935                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1938                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1933                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1934                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1936                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1937                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1940                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1939                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg_CE_cooolgate_en_sig_1390                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/FSM_sequential_gen_endpoint.r_state_reg[0]_CE_cooolgate_en_sig_1391                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]_CE_cooolgate_en_sig_1392                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1489                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1485                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]_CE_cooolgate_en_sig_1393                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1398                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_single_aready_i_reg_CE_cooolgate_en_sig_1394                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[1]_CE_cooolgate_en_sig_1397                                                                                                                             | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1504                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[1]_CE_cooolgate_en_sig_1396                                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state_reg[1]_CE_cooolgate_en_sig_1395                                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1399                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1400                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1403                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1401                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1402                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1491                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1404                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1409                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1502                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1405                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1408                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_452                                                                                                                                              | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1406                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1407                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1412                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1413                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1486                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1410                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1411                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1415                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1416                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1499                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1417                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1414                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1418                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1419                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1501                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1421                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1420                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1495                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1422                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1423                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_onehot_sig_pcc_sm_state_reg[5]_CE_cooolgate_en_sig_338                                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_onehot_sig_pcc_sm_state_reg[5]_CE_cooolgate_en_sig_338                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[7]                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg_CE_cooolgate_en_sig_454                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[3]                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[2]                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg_CE_cooolgate_en_sig_350                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_reg_CE_cooolgate_en_sig_456                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_384                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_393                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_396                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_395                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_385                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_397                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_398                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_391                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_399                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_400                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_383                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_388                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_394                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_382                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_386                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_387                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_389                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_390                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_401                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_392                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_409                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_412                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_420                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_419                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_422                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_404                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_415                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_421                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_403                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_406                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_408                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_411                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_727                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_407                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_413                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_418                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_405                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_414                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_410                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_417                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_402                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_424                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_426                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_432                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_427                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_436                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_433                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_428                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_430                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_437                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_439                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_438                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_434                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_440                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_423                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_429                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_425                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_431                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_435                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_442                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]_inv_CE_cooolgate_en_sig_447                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]_inv_CE_cooolgate_en_sig_449                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.prog_full_r_reg_CE_cooolgate_en_sig_445                                                                                                 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_444                   |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[0]_CE_cooolgate_en_sig_443                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt_reg[0]_CE_cooolgate_en_sig_441                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[0]_CE_cooolgate_en_sig_194                                                                                                                              | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awtrans_cntr_reg[0]_CE_cooolgate_en_sig_196                                                                                                                              | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                                          |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_reg[0]_CE_cooolgate_en_sig_287                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg_CE_cooolgate_en_sig_451                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1757                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1759                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1760                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1758                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1764                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1763                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1768                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1767                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1771                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1773                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1765                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1762                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1766                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1779                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1778                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1770                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1774                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1776                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1775                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1761                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1772                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1777                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1769                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1780                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1793                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1795                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1796                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1782                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1792                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1784                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1790                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1789                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1800                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1791                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1794                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1786                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1788                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1781                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1798                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1797                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1783                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1785                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1799                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1787                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1819                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1817                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1806                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1810                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1812                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1820                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1803                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1807                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1804                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1808                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1811                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1802                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1816                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1813                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1801                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1809                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1815                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1805                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1814                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1818                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1824                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1827                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1835                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1836                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1839                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1822                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1838                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1833                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1840                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1831                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1821                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1837                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1823                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1834                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1826                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1832                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1829                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1828                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1830                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1825                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1856                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1846                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1855                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1857                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1847                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1852                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1842                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1843                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1854                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1858                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1859                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1851                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1850                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1841                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1845                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1844                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1860                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1849                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1848                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1853                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1866                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1862                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1864                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1861                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1863                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1867                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1865                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1868                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg_CE_cooolgate_en_sig_546                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]_CE_cooolgate_en_sig_543                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_548                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg_CE_cooolgate_en_sig_545                                                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1_reg_CE_cooolgate_en_sig_549                                                                                              |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_547                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_burst_continue_reg_CE_cooolgate_en_sig_551                                                                                                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg_CE_cooolgate_en_sig_555                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]_CE_cooolgate_en_sig_557                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/FSM_sequential_gen_endpoint.r_state_reg[1]_CE_cooolgate_en_sig_553                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awready_i_reg_CE_cooolgate_en_sig_554                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]_CE_cooolgate_en_sig_552                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg_CE_cooolgate_en_sig_556                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_550     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_CE_cooolgate_en_sig_558                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_CE_cooolgate_en_sig_559                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_CE_cooolgate_en_sig_560                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_CE_cooolgate_en_sig_563                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_CE_cooolgate_en_sig_561                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr_reg[1]_CE_cooolgate_en_sig_562                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_569                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg_CE_cooolgate_en_sig_565                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg_CE_cooolgate_en_sig_564                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/FSM_sequential_gen_endpoint.w_state_reg[1]_CE_cooolgate_en_sig_567                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_CE_cooolgate_en_sig_568                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_574                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_577                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_578                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_581                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_575                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_570                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_576                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_580                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_572                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_573                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_582                                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr_reg[0]_CE_cooolgate_en_sig_286                                                                                                                                                                             | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0]_CE_cooolgate_en_sig_324                                                                                                   | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awvalid_i_reg_CE_cooolgate_en_sig_320                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg[1]_CE_cooolgate_en_sig_329                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i_reg[1056]_CE_cooolgate_en_sig_325                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i_reg[1056]_CE_cooolgate_en_sig_343                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr_reg[0]_CE_cooolgate_en_sig_286                                                                                                                                                                             | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_CE_cooolgate_en_sig_337             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_CE_cooolgate_en_sig_339     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg_CE_cooolgate_en_sig_332                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_CE_cooolgate_en_sig_318     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type_reg_CE_cooolgate_en_sig_322                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]_CE_cooolgate_en_sig_344                                                                                                                         | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_4.inst_slot0/AXI4LITE.write_ptr_reg[0]_CE_cooolgate_en_sig_333                                                                                                                                                                               | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_4.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_CE_cooolgate_en_sig_340   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_4.inst_slot0/AXI4LITE.read_ptr_reg[0]_CE_cooolgate_en_sig_336                                                                                                                                                                                | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_4.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                            |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset_reg[0]_CE_cooolgate_en_sig_346                                                                                  |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg_CE_cooolgate_en_sig_345                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[0]_CE_cooolgate_en_sig_313                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[0]_CE_cooolgate_en_sig_327                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer_reg[1056]_CE_cooolgate_en_sig_323                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].accum_bresp_reg[0][0]_CE_cooolgate_en_sig_317                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_CE_cooolgate_en_sig_321                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer_reg[1056]_CE_cooolgate_en_sig_326                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]_CE_cooolgate_en_sig_348                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_5.inst_slot0/AXI4LITE.read_ptr_reg[0]_CE_cooolgate_en_sig_334                                                                                                                                                                                | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_5.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_5.inst_slot0/AXI4LITE.write_ptr_reg[0]_CE_cooolgate_en_sig_335                                                                                                                                                                               | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_5.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.write_ptr_reg[0]_CE_cooolgate_en_sig_331                                                                                                                                                                             | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_341         |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]_CE_cooolgate_en_sig_305                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]_CE_cooolgate_en_sig_328                                                                               |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[0]_CE_cooolgate_en_sig_342                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg_reg_CE_cooolgate_en_sig_347                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]_CE_cooolgate_en_sig_349                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                        |                1 |              2 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                            |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.read_ptr_reg[0]_CE_cooolgate_en_sig_330                                                                                                                                                                              | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_MUXFARM_32.sig_shift_case_reg_reg[0]_CE_cooolgate_en_sig_316                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[0]_CE_cooolgate_en_sig_315                                                                                                                 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_next_strt_offset_reg[0]_CE_cooolgate_en_sig_312                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_CE_cooolgate_en_sig_319                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/first_r_beat_n_reg_CE_cooolgate_en_sig_314                                                                                                                                                                        | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]_CE_cooolgate_en_sig_307                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai_reg[0]_CE_cooolgate_en_sig_311                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_done_reg_CE_cooolgate_en_sig_308                                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]_CE_cooolgate_en_sig_306                                                                                      |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_decerr_reg_reg_CE_cooolgate_en_sig_310                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_reg[0]_CE_cooolgate_en_sig_273                                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                2 |              3 |         1.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              3 |         1.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                2 |              3 |         1.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_CE_cooolgate_en_sig_296                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_reg[0]_CE_cooolgate_en_sig_287                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_302                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                   |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg_CE_cooolgate_en_sig_290                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                2 |              3 |         1.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                3 |              3 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                2 |              3 |         1.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                   |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                    |                3 |              3 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]_CE_cooolgate_en_sig_300                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_292                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg_CE_cooolgate_en_sig_289                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]_CE_cooolgate_en_sig_303                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_301                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_CE_cooolgate_en_sig_298                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                    |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_CE_cooolgate_en_sig_299                                                  |                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i_reg[0]_CE_cooolgate_en_sig_304                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_CE_cooolgate_en_sig_297                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_294                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                     |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_reg[0]_CE_cooolgate_en_sig_273                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              4 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              4 |         1.33 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_275                                                                 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_277                                                                                                                     | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_CE_cooolgate_en_sig_285                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_281                                                                                                 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                              |                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_279                                                                                                                                   | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dotprod_4_0/inst/multacc_inst_2/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_283                                                                                                 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                4 |              4 |         1.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_288                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              5 |         1.25 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              5 |         1.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg_reg[0]_CE_cooolgate_en_sig_250                                                                                                       |                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.r_acceptance_reg[0]_CE_cooolgate_en_sig_244                                                                                                                              | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]_CE_cooolgate_en_sig_260                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]_CE_cooolgate_en_sig_266                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_268                                                                                | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_264                                                                          | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_262                                                                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_258                                                                                 | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.b_cnt_reg[0]_CE_cooolgate_en_sig_272                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              5 |         1.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_234                                                               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_230                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              5 |         1.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]_CE_cooolgate_en_sig_240                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_238                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                      |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                           |                1 |              5 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_270                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                1 |              5 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[0]_CE_cooolgate_en_sig_246                                                                                                                              | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]_CE_cooolgate_en_sig_256                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                   | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                     |                1 |              5 |         5.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                  |                1 |              5 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_252                                                              | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                1 |              5 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_254                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                1 |              5 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]_CE_cooolgate_en_sig_248                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_232                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_242                                                                                 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_236                                                                                 | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              6 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              6 |         2.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              6 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                    |                1 |              6 |         6.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                        | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                              |                1 |              6 |         6.00 |
|  pl_clk_bufg                            | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              6 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_CE_cooolgate_en_sig_225                                                         | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              6 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_CE_cooolgate_en_sig_223                                                         | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]_CE_cooolgate_en_sig_228                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                 |                2 |              6 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                2 |              6 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_CE_cooolgate_en_sig_227                                                          | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              6 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              6 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              6 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              6 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                           |                1 |              7 |         7.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                            |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[0]_CE_cooolgate_en_sig_194                                                                                                                              |                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_212                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                1 |              7 |         7.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[0]_CE_cooolgate_en_sig_220                                                   |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_216                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_214                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                1 |              7 |         7.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]_CE_cooolgate_en_sig_221                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                        |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                               |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              7 |         2.33 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |              7 |         1.75 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awtrans_cntr_reg[0]_CE_cooolgate_en_sig_196                                                                                                                              |                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              7 |         2.33 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                                        | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                3 |              7 |         2.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                           |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                         | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |              7 |         1.75 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                3 |              7 |         2.33 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                3 |              7 |         2.33 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_218                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/sel_7                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]_CE_cooolgate_en_sig_204                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                               |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[0]_CE_cooolgate_en_sig_210                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                              |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                            |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                        |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                        |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                5 |              8 |         1.60 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_CE_cooolgate_en_sig_198                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[0]_CE_cooolgate_en_sig_206                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[0]_CE_cooolgate_en_sig_208                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.wcnt_reg[0]_CE_cooolgate_en_sig_200                                                                                                                                      | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]_CE_cooolgate_en_sig_202                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                3 |              8 |         2.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                 |                3 |              9 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |              9 |         2.25 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |              9 |         1.80 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                         |                3 |              9 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                         |                4 |              9 |         2.25 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                         |                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                6 |              9 |         1.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                     |                2 |              9 |         4.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |              9 |         2.25 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                     |                2 |              9 |         4.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/design_1_system13_net_116                                                                                                                                                                |                3 |              9 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                     |                2 |              9 |         4.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                         |                7 |              9 |         1.29 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/areset_d_reg[0]_0[0]                                                                                                 |                                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                         |                4 |              9 |         2.25 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                3 |              9 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              9 |         4.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                      |                3 |              9 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                      |                2 |              9 |         4.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                      |                3 |              9 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                      |                2 |              9 |         4.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db1_reg_0[0] |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]            |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]              |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                       |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                       |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                           |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                           |                3 |             10 |         3.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]            |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                           |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                           |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                           |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                           |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_6[0]                                                                     |                3 |             10 |         3.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                           |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |             10 |         3.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                           |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                           |                3 |             10 |         3.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                           |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                        |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                        |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                        |                5 |             10 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                        |                9 |             10 |         1.11 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                           |                4 |             10 |         2.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                              |                3 |             11 |         3.67 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                          |                3 |             11 |         3.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                3 |             12 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |         2.40 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                        |                2 |             12 |         6.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |         2.40 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                        |                2 |             12 |         6.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |         2.40 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |             12 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                         | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |             12 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                2 |             13 |         6.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                5 |             13 |         2.60 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                             |                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                4 |             13 |         3.25 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                6 |             14 |         2.33 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |             14 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |             14 |         3.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                   |                5 |             15 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                5 |             15 |         3.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             15 |         7.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                5 |             15 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                         |                4 |             15 |         3.75 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                8 |             16 |         2.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                5 |             16 |         3.20 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                5 |             16 |         3.20 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                        |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                   |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                            |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                            |                2 |             16 |         8.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                4 |             16 |         4.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                        |                3 |             16 |         5.33 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                6 |             17 |         2.83 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                   |                6 |             17 |         2.83 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                5 |             17 |         3.40 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                5 |             17 |         3.40 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                      |                5 |             17 |         3.40 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                                             |                                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                3 |             18 |         6.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                        |                4 |             18 |         4.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                   |                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                3 |             18 |         6.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                         |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                        |                3 |             18 |         6.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                                             |                                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                3 |             21 |         7.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                9 |             21 |         2.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                6 |             23 |         3.83 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |               10 |             23 |         2.30 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                5 |             23 |         4.60 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                6 |             23 |         3.83 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                8 |             24 |         3.00 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               13 |             25 |         1.92 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               11 |             25 |         2.27 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               12 |             25 |         2.08 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               11 |             25 |         2.27 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                  |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                  |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               13 |             25 |         1.92 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               11 |             25 |         2.27 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               13 |             25 |         1.92 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                             |                4 |             26 |         6.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                             |                4 |             28 |         7.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                        |                                                                                                                                                                                                                                                             |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                4 |             28 |         7.00 |
|  pl_clk_bufg                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                5 |             28 |         5.60 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                5 |             28 |         5.60 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                5 |             29 |         5.80 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                5 |             29 |         5.80 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1[0]                                                                                   |                4 |             29 |         7.25 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                5 |             29 |         5.80 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |               10 |             29 |         2.90 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                      |                6 |             30 |         5.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][177]_CE_cooolgate_en_sig_192                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  pl_clk_bufg                            | design_1_i/axi_dotprod_4_0/inst/multacc_inst_2/E[0]                                                                                                                                                                                                                                        | design_1_i/axi_dotprod_4_0/inst/count_inst_2/count[31]                                                                                                                                                                                                      |                8 |             31 |         3.88 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |               15 |             31 |         2.07 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                      |                6 |             31 |         5.17 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                5 |             32 |         6.40 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                     |                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                 |                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                        |               11 |             32 |         2.91 |
|  pl_clk_bufg                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                6 |             32 |         5.33 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                9 |             32 |         3.56 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                       |               16 |             32 |         2.00 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/design_1_axi_dm25_net_1                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               12 |             33 |         2.75 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |               11 |             33 |         3.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |               12 |             33 |         2.75 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/design_1_axi_dm45_net_11                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                 |                8 |             35 |         4.38 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                          |                7 |             36 |         5.14 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                     |                7 |             36 |         5.14 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                9 |             37 |         4.11 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |                8 |             37 |         4.62 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                          |                6 |             37 |         6.17 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                         |               11 |             37 |         3.36 |
|  pl_clk_bufg                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             38 |         4.22 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                |               11 |             39 |         3.55 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               11 |             39 |         3.55 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |               14 |             41 |         2.93 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_m_valid_dup_reg[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_3[0]                                                                                                                                             |               15 |             41 |         2.73 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                             |                6 |             43 |         7.17 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                7 |             43 |         6.14 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               10 |             43 |         4.30 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                8 |             44 |         5.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             44 |         6.29 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                       |               12 |             44 |         3.67 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                |                                                                                                                                                                                                                                                             |                6 |             44 |         7.33 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               12 |             44 |         3.67 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                8 |             44 |         5.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                             |               11 |             45 |         4.09 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             45 |         5.62 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                  |               10 |             46 |         4.60 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg[0]                                               |               11 |             46 |         4.18 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                    |                7 |             47 |         6.71 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                            |               16 |             48 |         3.00 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               14 |             49 |         3.50 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               15 |             54 |         3.60 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                             |               14 |             55 |         3.93 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                          |               10 |             56 |         5.60 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                          |                9 |             56 |         6.22 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                    |               12 |             57 |         4.75 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |               13 |             57 |         4.38 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             58 |         4.83 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                             |               21 |             60 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |               22 |             62 |         2.82 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                             |               18 |             63 |         3.50 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                             |               15 |             66 |         4.40 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |               13 |             67 |         5.15 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                             |               23 |             67 |         2.91 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |               15 |             67 |         4.47 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               15 |             70 |         4.67 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                                 |               20 |             73 |         3.65 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                           |               16 |             73 |         4.56 |
|  pl_clk_bufg                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                              |               23 |             73 |         3.17 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               17 |             73 |         4.29 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |               13 |             73 |         5.62 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |               11 |             73 |         6.64 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               15 |             73 |         4.87 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               16 |             75 |         4.69 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                          |               18 |             76 |         4.22 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               15 |             78 |         5.20 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               16 |             79 |         4.94 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               15 |             81 |         5.40 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               20 |             81 |         4.05 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               17 |             81 |         4.76 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |               20 |             81 |         4.05 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               15 |             82 |         5.47 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               17 |             85 |         5.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                             |               13 |            100 |         7.69 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |               25 |            103 |         4.12 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                             |               14 |            106 |         7.57 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                             |               14 |            108 |         7.71 |
|  pl_clk_bufg                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  pl_clk_bufg                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               30 |            131 |         4.37 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |               26 |            185 |         7.12 |
|  pl_clk_bufg                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |               25 |            185 |         7.40 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |              173 |            360 |         2.08 |
|  pl_clk_bufg                            | design_1_i/axi_dotprod_4_0/inst/multacc_inst_2/E[0]                                                                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/bus_struct_reset[0]                                                                                                                                                                                                          |              208 |            992 |         4.77 |
|  pl_clk_bufg                            |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |             2408 |          10179 |         4.23 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


