{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 04:55:03 2013 " "Info: Processing started: Tue Jan 01 04:55:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FREQ_C -c FREQ_C " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FREQ_C -c FREQ_C" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER32 " "Info: Found entity 1: COUNTER32" {  } { { "COUNTER32.v" "" { Text "D:/shiyan61/COUNTER32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_c.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 FREQ_C " "Info: Found entity 1: FREQ_C" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ftctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTCTRL " "Info: Found entity 1: FTCTRL" {  } { { "FTCTRL.v" "" { Text "D:/shiyan61/FTCTRL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG32B " "Info: Found entity 1: REG32B" {  } { { "REG32B.v" "" { Text "D:/shiyan61/REG32B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FREQ_C " "Info: Elaborating entity \"FREQ_C\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTCTRL FTCTRL:ftctrl " "Info: Elaborating entity \"FTCTRL\" for hierarchy \"FTCTRL:ftctrl\"" {  } { { "FREQ_C.v" "ftctrl" { Text "D:/shiyan61/FREQ_C.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER32 COUNTER32:u1 " "Info: Elaborating entity \"COUNTER32\" for hierarchy \"COUNTER32:u1\"" {  } { { "FREQ_C.v" "u1" { Text "D:/shiyan61/FREQ_C.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 COUNTER32.v(15) " "Warning (10230): Verilog HDL assignment warning at COUNTER32.v(15): truncated value with size 32 to match size of target (4)" {  } { { "COUNTER32.v" "" { Text "D:/shiyan61/COUNTER32.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG32B REG32B:reg32b " "Info: Elaborating entity \"REG32B\" for hierarchy \"REG32B:reg32b\"" {  } { { "FREQ_C.v" "reg32b" { Text "D:/shiyan61/FREQ_C.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[10\] GND " "Warning (13410): Pin \"DATOUT\[10\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[11\] GND " "Warning (13410): Pin \"DATOUT\[11\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[12\] GND " "Warning (13410): Pin \"DATOUT\[12\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[13\] GND " "Warning (13410): Pin \"DATOUT\[13\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[14\] GND " "Warning (13410): Pin \"DATOUT\[14\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[15\] GND " "Warning (13410): Pin \"DATOUT\[15\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[16\] GND " "Warning (13410): Pin \"DATOUT\[16\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[17\] GND " "Warning (13410): Pin \"DATOUT\[17\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[18\] GND " "Warning (13410): Pin \"DATOUT\[18\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[19\] GND " "Warning (13410): Pin \"DATOUT\[19\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[20\] GND " "Warning (13410): Pin \"DATOUT\[20\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[21\] GND " "Warning (13410): Pin \"DATOUT\[21\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[22\] GND " "Warning (13410): Pin \"DATOUT\[22\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[23\] GND " "Warning (13410): Pin \"DATOUT\[23\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[24\] GND " "Warning (13410): Pin \"DATOUT\[24\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[25\] GND " "Warning (13410): Pin \"DATOUT\[25\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[26\] GND " "Warning (13410): Pin \"DATOUT\[26\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[27\] GND " "Warning (13410): Pin \"DATOUT\[27\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[28\] GND " "Warning (13410): Pin \"DATOUT\[28\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[29\] GND " "Warning (13410): Pin \"DATOUT\[29\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[30\] GND " "Warning (13410): Pin \"DATOUT\[30\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATOUT\[31\] GND " "Warning (13410): Pin \"DATOUT\[31\]\" is stuck at GND" {  } { { "FREQ_C.v" "" { Text "D:/shiyan61/FREQ_C.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Info: Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Info: Implemented 26 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 04:55:03 2013 " "Info: Processing ended: Tue Jan 01 04:55:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
