-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MNIST_LoadWeights is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wstrm_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    wstrm_TVALID : IN STD_LOGIC;
    wstrm_TREADY : OUT STD_LOGIC;
    wstrm_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    wstrm_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    wstrm_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    wstrm_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    wstrm_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    wstrm_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    depth1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    depth1_ce0 : OUT STD_LOGIC;
    depth1_we0 : OUT STD_LOGIC;
    depth1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point1_ce0 : OUT STD_LOGIC;
    point1_we0 : OUT STD_LOGIC;
    point1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    depth2_ce0 : OUT STD_LOGIC;
    depth2_we0 : OUT STD_LOGIC;
    depth2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_0_ce0 : OUT STD_LOGIC;
    point2_0_we0 : OUT STD_LOGIC;
    point2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_1_ce0 : OUT STD_LOGIC;
    point2_1_we0 : OUT STD_LOGIC;
    point2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_2_ce0 : OUT STD_LOGIC;
    point2_2_we0 : OUT STD_LOGIC;
    point2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_3_ce0 : OUT STD_LOGIC;
    point2_3_we0 : OUT STD_LOGIC;
    point2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_4_ce0 : OUT STD_LOGIC;
    point2_4_we0 : OUT STD_LOGIC;
    point2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_5_ce0 : OUT STD_LOGIC;
    point2_5_we0 : OUT STD_LOGIC;
    point2_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_6_ce0 : OUT STD_LOGIC;
    point2_6_we0 : OUT STD_LOGIC;
    point2_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_7_ce0 : OUT STD_LOGIC;
    point2_7_we0 : OUT STD_LOGIC;
    point2_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_8_ce0 : OUT STD_LOGIC;
    point2_8_we0 : OUT STD_LOGIC;
    point2_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_9_ce0 : OUT STD_LOGIC;
    point2_9_we0 : OUT STD_LOGIC;
    point2_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_10_ce0 : OUT STD_LOGIC;
    point2_10_we0 : OUT STD_LOGIC;
    point2_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_11_ce0 : OUT STD_LOGIC;
    point2_11_we0 : OUT STD_LOGIC;
    point2_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    point2_12_ce0 : OUT STD_LOGIC;
    point2_12_we0 : OUT STD_LOGIC;
    point2_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_0_ce0 : OUT STD_LOGIC;
    depth3_0_we0 : OUT STD_LOGIC;
    depth3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_1_ce0 : OUT STD_LOGIC;
    depth3_1_we0 : OUT STD_LOGIC;
    depth3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_2_ce0 : OUT STD_LOGIC;
    depth3_2_we0 : OUT STD_LOGIC;
    depth3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_3_ce0 : OUT STD_LOGIC;
    depth3_3_we0 : OUT STD_LOGIC;
    depth3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_4_ce0 : OUT STD_LOGIC;
    depth3_4_we0 : OUT STD_LOGIC;
    depth3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_5_ce0 : OUT STD_LOGIC;
    depth3_5_we0 : OUT STD_LOGIC;
    depth3_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_6_ce0 : OUT STD_LOGIC;
    depth3_6_we0 : OUT STD_LOGIC;
    depth3_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    depth3_7_ce0 : OUT STD_LOGIC;
    depth3_7_we0 : OUT STD_LOGIC;
    depth3_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_0_ce0 : OUT STD_LOGIC;
    point3_0_we0 : OUT STD_LOGIC;
    point3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_1_ce0 : OUT STD_LOGIC;
    point3_1_we0 : OUT STD_LOGIC;
    point3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_2_ce0 : OUT STD_LOGIC;
    point3_2_we0 : OUT STD_LOGIC;
    point3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_3_ce0 : OUT STD_LOGIC;
    point3_3_we0 : OUT STD_LOGIC;
    point3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_4_ce0 : OUT STD_LOGIC;
    point3_4_we0 : OUT STD_LOGIC;
    point3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_5_ce0 : OUT STD_LOGIC;
    point3_5_we0 : OUT STD_LOGIC;
    point3_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_6_ce0 : OUT STD_LOGIC;
    point3_6_we0 : OUT STD_LOGIC;
    point3_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_7_ce0 : OUT STD_LOGIC;
    point3_7_we0 : OUT STD_LOGIC;
    point3_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_8_ce0 : OUT STD_LOGIC;
    point3_8_we0 : OUT STD_LOGIC;
    point3_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_9_ce0 : OUT STD_LOGIC;
    point3_9_we0 : OUT STD_LOGIC;
    point3_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    point3_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    point3_10_ce0 : OUT STD_LOGIC;
    point3_10_we0 : OUT STD_LOGIC;
    point3_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of MNIST_LoadWeights is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_done : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_idle : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_ready : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_wstrm_TREADY : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_done : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_idle : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_ready : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_wstrm_TREADY : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_done : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_idle : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_ready : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_wstrm_TREADY : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_done : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_idle : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_ready : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_wstrm_TREADY : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_done : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_idle : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_ready : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_wstrm_TREADY : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_idle : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_ready : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_wstrm_TREADY : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_ce0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_we0 : STD_LOGIC;
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal regslice_both_wstrm_V_data_V_U_apdone_blk : STD_LOGIC;
    signal wstrm_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal wstrm_TVALID_int_regslice : STD_LOGIC;
    signal wstrm_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_wstrm_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_wstrm_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal wstrm_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_wstrm_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_wstrm_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_wstrm_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal wstrm_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_wstrm_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_wstrm_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_wstrm_V_user_V_U_apdone_blk : STD_LOGIC;
    signal wstrm_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_wstrm_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_wstrm_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_wstrm_V_last_V_U_apdone_blk : STD_LOGIC;
    signal wstrm_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_wstrm_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_wstrm_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_wstrm_V_id_V_U_apdone_blk : STD_LOGIC;
    signal wstrm_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_wstrm_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_wstrm_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_wstrm_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal wstrm_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_wstrm_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_wstrm_V_dest_V_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component MNIST_LoadWeights_Pipeline_VITIS_LOOP_138_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wstrm_TVALID : IN STD_LOGIC;
        wstrm_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        wstrm_TREADY : OUT STD_LOGIC;
        wstrm_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        wstrm_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        wstrm_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        wstrm_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        depth1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        depth1_ce0 : OUT STD_LOGIC;
        depth1_we0 : OUT STD_LOGIC;
        depth1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_LoadWeights_Pipeline_VITIS_LOOP_144_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wstrm_TVALID : IN STD_LOGIC;
        wstrm_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        wstrm_TREADY : OUT STD_LOGIC;
        wstrm_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        wstrm_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        wstrm_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        wstrm_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        point1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point1_ce0 : OUT STD_LOGIC;
        point1_we0 : OUT STD_LOGIC;
        point1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_LoadWeights_Pipeline_VITIS_LOOP_150_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wstrm_TVALID : IN STD_LOGIC;
        wstrm_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        wstrm_TREADY : OUT STD_LOGIC;
        wstrm_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        wstrm_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        wstrm_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        wstrm_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        depth2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        depth2_ce0 : OUT STD_LOGIC;
        depth2_we0 : OUT STD_LOGIC;
        depth2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_LoadWeights_Pipeline_VITIS_LOOP_156_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wstrm_TVALID : IN STD_LOGIC;
        wstrm_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        wstrm_TREADY : OUT STD_LOGIC;
        wstrm_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        wstrm_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        wstrm_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        wstrm_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        point2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_0_ce0 : OUT STD_LOGIC;
        point2_0_we0 : OUT STD_LOGIC;
        point2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_1_ce0 : OUT STD_LOGIC;
        point2_1_we0 : OUT STD_LOGIC;
        point2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_2_ce0 : OUT STD_LOGIC;
        point2_2_we0 : OUT STD_LOGIC;
        point2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_3_ce0 : OUT STD_LOGIC;
        point2_3_we0 : OUT STD_LOGIC;
        point2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_4_ce0 : OUT STD_LOGIC;
        point2_4_we0 : OUT STD_LOGIC;
        point2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_5_ce0 : OUT STD_LOGIC;
        point2_5_we0 : OUT STD_LOGIC;
        point2_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_6_ce0 : OUT STD_LOGIC;
        point2_6_we0 : OUT STD_LOGIC;
        point2_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_7_ce0 : OUT STD_LOGIC;
        point2_7_we0 : OUT STD_LOGIC;
        point2_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_8_ce0 : OUT STD_LOGIC;
        point2_8_we0 : OUT STD_LOGIC;
        point2_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_9_ce0 : OUT STD_LOGIC;
        point2_9_we0 : OUT STD_LOGIC;
        point2_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_10_ce0 : OUT STD_LOGIC;
        point2_10_we0 : OUT STD_LOGIC;
        point2_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_11_ce0 : OUT STD_LOGIC;
        point2_11_we0 : OUT STD_LOGIC;
        point2_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        point2_12_ce0 : OUT STD_LOGIC;
        point2_12_we0 : OUT STD_LOGIC;
        point2_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_LoadWeights_Pipeline_VITIS_LOOP_162_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wstrm_TVALID : IN STD_LOGIC;
        wstrm_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        wstrm_TREADY : OUT STD_LOGIC;
        wstrm_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        wstrm_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        wstrm_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        wstrm_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        depth3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_0_ce0 : OUT STD_LOGIC;
        depth3_0_we0 : OUT STD_LOGIC;
        depth3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_1_ce0 : OUT STD_LOGIC;
        depth3_1_we0 : OUT STD_LOGIC;
        depth3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_2_ce0 : OUT STD_LOGIC;
        depth3_2_we0 : OUT STD_LOGIC;
        depth3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_3_ce0 : OUT STD_LOGIC;
        depth3_3_we0 : OUT STD_LOGIC;
        depth3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_4_ce0 : OUT STD_LOGIC;
        depth3_4_we0 : OUT STD_LOGIC;
        depth3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_5_ce0 : OUT STD_LOGIC;
        depth3_5_we0 : OUT STD_LOGIC;
        depth3_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_6_ce0 : OUT STD_LOGIC;
        depth3_6_we0 : OUT STD_LOGIC;
        depth3_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        depth3_7_ce0 : OUT STD_LOGIC;
        depth3_7_we0 : OUT STD_LOGIC;
        depth3_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_LoadWeights_Pipeline_VITIS_LOOP_168_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wstrm_TVALID : IN STD_LOGIC;
        wstrm_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        wstrm_TREADY : OUT STD_LOGIC;
        wstrm_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        wstrm_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        wstrm_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        wstrm_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        wstrm_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        point3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_0_ce0 : OUT STD_LOGIC;
        point3_0_we0 : OUT STD_LOGIC;
        point3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_1_ce0 : OUT STD_LOGIC;
        point3_1_we0 : OUT STD_LOGIC;
        point3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_2_ce0 : OUT STD_LOGIC;
        point3_2_we0 : OUT STD_LOGIC;
        point3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_3_ce0 : OUT STD_LOGIC;
        point3_3_we0 : OUT STD_LOGIC;
        point3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_4_ce0 : OUT STD_LOGIC;
        point3_4_we0 : OUT STD_LOGIC;
        point3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_5_ce0 : OUT STD_LOGIC;
        point3_5_we0 : OUT STD_LOGIC;
        point3_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_6_ce0 : OUT STD_LOGIC;
        point3_6_we0 : OUT STD_LOGIC;
        point3_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_7_ce0 : OUT STD_LOGIC;
        point3_7_we0 : OUT STD_LOGIC;
        point3_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_8_ce0 : OUT STD_LOGIC;
        point3_8_we0 : OUT STD_LOGIC;
        point3_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_9_ce0 : OUT STD_LOGIC;
        point3_9_we0 : OUT STD_LOGIC;
        point3_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        point3_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        point3_10_ce0 : OUT STD_LOGIC;
        point3_10_we0 : OUT STD_LOGIC;
        point3_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112 : component MNIST_LoadWeights_Pipeline_VITIS_LOOP_138_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start,
        ap_done => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_done,
        ap_idle => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_idle,
        ap_ready => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_ready,
        wstrm_TVALID => wstrm_TVALID_int_regslice,
        wstrm_TDATA => wstrm_TDATA_int_regslice,
        wstrm_TREADY => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_wstrm_TREADY,
        wstrm_TKEEP => wstrm_TKEEP_int_regslice,
        wstrm_TSTRB => wstrm_TSTRB_int_regslice,
        wstrm_TUSER => wstrm_TUSER_int_regslice,
        wstrm_TLAST => wstrm_TLAST_int_regslice,
        wstrm_TID => wstrm_TID_int_regslice,
        wstrm_TDEST => wstrm_TDEST_int_regslice,
        depth1_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_address0,
        depth1_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_ce0,
        depth1_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_we0,
        depth1_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_d0);

    grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132 : component MNIST_LoadWeights_Pipeline_VITIS_LOOP_144_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start,
        ap_done => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_done,
        ap_idle => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_idle,
        ap_ready => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_ready,
        wstrm_TVALID => wstrm_TVALID_int_regslice,
        wstrm_TDATA => wstrm_TDATA_int_regslice,
        wstrm_TREADY => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_wstrm_TREADY,
        wstrm_TKEEP => wstrm_TKEEP_int_regslice,
        wstrm_TSTRB => wstrm_TSTRB_int_regslice,
        wstrm_TUSER => wstrm_TUSER_int_regslice,
        wstrm_TLAST => wstrm_TLAST_int_regslice,
        wstrm_TID => wstrm_TID_int_regslice,
        wstrm_TDEST => wstrm_TDEST_int_regslice,
        point1_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_address0,
        point1_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_ce0,
        point1_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_we0,
        point1_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_d0);

    grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152 : component MNIST_LoadWeights_Pipeline_VITIS_LOOP_150_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start,
        ap_done => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_done,
        ap_idle => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_idle,
        ap_ready => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_ready,
        wstrm_TVALID => wstrm_TVALID_int_regslice,
        wstrm_TDATA => wstrm_TDATA_int_regslice,
        wstrm_TREADY => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_wstrm_TREADY,
        wstrm_TKEEP => wstrm_TKEEP_int_regslice,
        wstrm_TSTRB => wstrm_TSTRB_int_regslice,
        wstrm_TUSER => wstrm_TUSER_int_regslice,
        wstrm_TLAST => wstrm_TLAST_int_regslice,
        wstrm_TID => wstrm_TID_int_regslice,
        wstrm_TDEST => wstrm_TDEST_int_regslice,
        depth2_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_address0,
        depth2_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_ce0,
        depth2_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_we0,
        depth2_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_d0);

    grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172 : component MNIST_LoadWeights_Pipeline_VITIS_LOOP_156_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start,
        ap_done => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_done,
        ap_idle => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_idle,
        ap_ready => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_ready,
        wstrm_TVALID => wstrm_TVALID_int_regslice,
        wstrm_TDATA => wstrm_TDATA_int_regslice,
        wstrm_TREADY => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_wstrm_TREADY,
        wstrm_TKEEP => wstrm_TKEEP_int_regslice,
        wstrm_TSTRB => wstrm_TSTRB_int_regslice,
        wstrm_TUSER => wstrm_TUSER_int_regslice,
        wstrm_TLAST => wstrm_TLAST_int_regslice,
        wstrm_TID => wstrm_TID_int_regslice,
        wstrm_TDEST => wstrm_TDEST_int_regslice,
        point2_0_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_address0,
        point2_0_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_ce0,
        point2_0_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_we0,
        point2_0_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_d0,
        point2_1_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_address0,
        point2_1_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_ce0,
        point2_1_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_we0,
        point2_1_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_d0,
        point2_2_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_address0,
        point2_2_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_ce0,
        point2_2_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_we0,
        point2_2_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_d0,
        point2_3_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_address0,
        point2_3_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_ce0,
        point2_3_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_we0,
        point2_3_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_d0,
        point2_4_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_address0,
        point2_4_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_ce0,
        point2_4_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_we0,
        point2_4_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_d0,
        point2_5_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_address0,
        point2_5_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_ce0,
        point2_5_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_we0,
        point2_5_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_d0,
        point2_6_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_address0,
        point2_6_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_ce0,
        point2_6_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_we0,
        point2_6_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_d0,
        point2_7_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_address0,
        point2_7_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_ce0,
        point2_7_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_we0,
        point2_7_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_d0,
        point2_8_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_address0,
        point2_8_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_ce0,
        point2_8_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_we0,
        point2_8_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_d0,
        point2_9_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_address0,
        point2_9_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_ce0,
        point2_9_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_we0,
        point2_9_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_d0,
        point2_10_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_address0,
        point2_10_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_ce0,
        point2_10_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_we0,
        point2_10_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_d0,
        point2_11_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_address0,
        point2_11_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_ce0,
        point2_11_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_we0,
        point2_11_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_d0,
        point2_12_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_address0,
        point2_12_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_ce0,
        point2_12_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_we0,
        point2_12_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_d0);

    grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216 : component MNIST_LoadWeights_Pipeline_VITIS_LOOP_162_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start,
        ap_done => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_done,
        ap_idle => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_idle,
        ap_ready => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_ready,
        wstrm_TVALID => wstrm_TVALID_int_regslice,
        wstrm_TDATA => wstrm_TDATA_int_regslice,
        wstrm_TREADY => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_wstrm_TREADY,
        wstrm_TKEEP => wstrm_TKEEP_int_regslice,
        wstrm_TSTRB => wstrm_TSTRB_int_regslice,
        wstrm_TUSER => wstrm_TUSER_int_regslice,
        wstrm_TLAST => wstrm_TLAST_int_regslice,
        wstrm_TID => wstrm_TID_int_regslice,
        wstrm_TDEST => wstrm_TDEST_int_regslice,
        depth3_0_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_address0,
        depth3_0_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_ce0,
        depth3_0_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_we0,
        depth3_0_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_d0,
        depth3_1_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_address0,
        depth3_1_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_ce0,
        depth3_1_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_we0,
        depth3_1_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_d0,
        depth3_2_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_address0,
        depth3_2_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_ce0,
        depth3_2_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_we0,
        depth3_2_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_d0,
        depth3_3_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_address0,
        depth3_3_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_ce0,
        depth3_3_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_we0,
        depth3_3_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_d0,
        depth3_4_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_address0,
        depth3_4_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_ce0,
        depth3_4_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_we0,
        depth3_4_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_d0,
        depth3_5_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_address0,
        depth3_5_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_ce0,
        depth3_5_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_we0,
        depth3_5_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_d0,
        depth3_6_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_address0,
        depth3_6_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_ce0,
        depth3_6_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_we0,
        depth3_6_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_d0,
        depth3_7_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_address0,
        depth3_7_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_ce0,
        depth3_7_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_we0,
        depth3_7_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_d0);

    grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250 : component MNIST_LoadWeights_Pipeline_VITIS_LOOP_168_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start,
        ap_done => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done,
        ap_idle => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_idle,
        ap_ready => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_ready,
        wstrm_TVALID => wstrm_TVALID_int_regslice,
        wstrm_TDATA => wstrm_TDATA_int_regslice,
        wstrm_TREADY => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_wstrm_TREADY,
        wstrm_TKEEP => wstrm_TKEEP_int_regslice,
        wstrm_TSTRB => wstrm_TSTRB_int_regslice,
        wstrm_TUSER => wstrm_TUSER_int_regslice,
        wstrm_TLAST => wstrm_TLAST_int_regslice,
        wstrm_TID => wstrm_TID_int_regslice,
        wstrm_TDEST => wstrm_TDEST_int_regslice,
        point3_0_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_address0,
        point3_0_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_ce0,
        point3_0_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_we0,
        point3_0_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_d0,
        point3_1_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_address0,
        point3_1_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_ce0,
        point3_1_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_we0,
        point3_1_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_d0,
        point3_2_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_address0,
        point3_2_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_ce0,
        point3_2_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_we0,
        point3_2_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_d0,
        point3_3_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_address0,
        point3_3_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_ce0,
        point3_3_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_we0,
        point3_3_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_d0,
        point3_4_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_address0,
        point3_4_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_ce0,
        point3_4_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_we0,
        point3_4_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_d0,
        point3_5_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_address0,
        point3_5_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_ce0,
        point3_5_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_we0,
        point3_5_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_d0,
        point3_6_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_address0,
        point3_6_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_ce0,
        point3_6_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_we0,
        point3_6_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_d0,
        point3_7_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_address0,
        point3_7_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_ce0,
        point3_7_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_we0,
        point3_7_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_d0,
        point3_8_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_address0,
        point3_8_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_ce0,
        point3_8_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_we0,
        point3_8_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_d0,
        point3_9_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_address0,
        point3_9_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_ce0,
        point3_9_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_we0,
        point3_9_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_d0,
        point3_10_address0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_address0,
        point3_10_ce0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_ce0,
        point3_10_we0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_we0,
        point3_10_d0 => grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_d0);

    regslice_both_wstrm_V_data_V_U : component MNIST_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => wstrm_TDATA,
        vld_in => wstrm_TVALID,
        ack_in => regslice_both_wstrm_V_data_V_U_ack_in,
        data_out => wstrm_TDATA_int_regslice,
        vld_out => wstrm_TVALID_int_regslice,
        ack_out => wstrm_TREADY_int_regslice,
        apdone_blk => regslice_both_wstrm_V_data_V_U_apdone_blk);

    regslice_both_wstrm_V_keep_V_U : component MNIST_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => wstrm_TKEEP,
        vld_in => wstrm_TVALID,
        ack_in => regslice_both_wstrm_V_keep_V_U_ack_in,
        data_out => wstrm_TKEEP_int_regslice,
        vld_out => regslice_both_wstrm_V_keep_V_U_vld_out,
        ack_out => wstrm_TREADY_int_regslice,
        apdone_blk => regslice_both_wstrm_V_keep_V_U_apdone_blk);

    regslice_both_wstrm_V_strb_V_U : component MNIST_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => wstrm_TSTRB,
        vld_in => wstrm_TVALID,
        ack_in => regslice_both_wstrm_V_strb_V_U_ack_in,
        data_out => wstrm_TSTRB_int_regslice,
        vld_out => regslice_both_wstrm_V_strb_V_U_vld_out,
        ack_out => wstrm_TREADY_int_regslice,
        apdone_blk => regslice_both_wstrm_V_strb_V_U_apdone_blk);

    regslice_both_wstrm_V_user_V_U : component MNIST_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => wstrm_TUSER,
        vld_in => wstrm_TVALID,
        ack_in => regslice_both_wstrm_V_user_V_U_ack_in,
        data_out => wstrm_TUSER_int_regslice,
        vld_out => regslice_both_wstrm_V_user_V_U_vld_out,
        ack_out => wstrm_TREADY_int_regslice,
        apdone_blk => regslice_both_wstrm_V_user_V_U_apdone_blk);

    regslice_both_wstrm_V_last_V_U : component MNIST_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => wstrm_TLAST,
        vld_in => wstrm_TVALID,
        ack_in => regslice_both_wstrm_V_last_V_U_ack_in,
        data_out => wstrm_TLAST_int_regslice,
        vld_out => regslice_both_wstrm_V_last_V_U_vld_out,
        ack_out => wstrm_TREADY_int_regslice,
        apdone_blk => regslice_both_wstrm_V_last_V_U_apdone_blk);

    regslice_both_wstrm_V_id_V_U : component MNIST_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => wstrm_TID,
        vld_in => wstrm_TVALID,
        ack_in => regslice_both_wstrm_V_id_V_U_ack_in,
        data_out => wstrm_TID_int_regslice,
        vld_out => regslice_both_wstrm_V_id_V_U_vld_out,
        ack_out => wstrm_TREADY_int_regslice,
        apdone_blk => regslice_both_wstrm_V_id_V_U_apdone_blk);

    regslice_both_wstrm_V_dest_V_U : component MNIST_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => wstrm_TDEST,
        vld_in => wstrm_TVALID,
        ack_in => regslice_both_wstrm_V_dest_V_U_ack_in,
        data_out => wstrm_TDEST_int_regslice,
        vld_out => regslice_both_wstrm_V_dest_V_U_vld_out,
        ack_out => wstrm_TREADY_int_regslice,
        apdone_blk => regslice_both_wstrm_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_ready = ap_const_logic_1)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_ready = ap_const_logic_1)) then 
                    grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_done, grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_done, grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_done, grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_done, grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_done, grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state18)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_done)
    begin
        if ((grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_done)
    begin
        if ((grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done)
    begin
        if ((grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_done)
    begin
        if ((grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_done)
    begin
        if ((grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_done)
    begin
        if ((grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done, ap_CS_fsm_state18)
    begin
        if (((grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done, ap_CS_fsm_state18)
    begin
        if (((grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    depth1_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_address0;
    depth1_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_ce0;
    depth1_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_d0;
    depth1_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_depth1_we0;
    depth2_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_address0;
    depth2_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_ce0;
    depth2_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_d0;
    depth2_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_depth2_we0;
    depth3_0_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_address0;
    depth3_0_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_ce0;
    depth3_0_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_d0;
    depth3_0_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_0_we0;
    depth3_1_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_address0;
    depth3_1_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_ce0;
    depth3_1_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_d0;
    depth3_1_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_1_we0;
    depth3_2_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_address0;
    depth3_2_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_ce0;
    depth3_2_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_d0;
    depth3_2_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_2_we0;
    depth3_3_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_address0;
    depth3_3_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_ce0;
    depth3_3_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_d0;
    depth3_3_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_3_we0;
    depth3_4_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_address0;
    depth3_4_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_ce0;
    depth3_4_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_d0;
    depth3_4_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_4_we0;
    depth3_5_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_address0;
    depth3_5_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_ce0;
    depth3_5_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_d0;
    depth3_5_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_5_we0;
    depth3_6_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_address0;
    depth3_6_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_ce0;
    depth3_6_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_d0;
    depth3_6_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_6_we0;
    depth3_7_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_address0;
    depth3_7_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_ce0;
    depth3_7_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_d0;
    depth3_7_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_depth3_7_we0;
    grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start <= grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_ap_start_reg;
    grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start <= grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_ap_start_reg;
    grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start <= grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_ap_start_reg;
    grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_ap_start_reg;
    grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_ap_start_reg;
    grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_ap_start_reg;
    point1_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_address0;
    point1_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_ce0;
    point1_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_d0;
    point1_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_point1_we0;
    point2_0_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_address0;
    point2_0_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_ce0;
    point2_0_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_d0;
    point2_0_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_0_we0;
    point2_10_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_address0;
    point2_10_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_ce0;
    point2_10_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_d0;
    point2_10_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_10_we0;
    point2_11_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_address0;
    point2_11_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_ce0;
    point2_11_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_d0;
    point2_11_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_11_we0;
    point2_12_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_address0;
    point2_12_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_ce0;
    point2_12_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_d0;
    point2_12_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_12_we0;
    point2_1_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_address0;
    point2_1_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_ce0;
    point2_1_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_d0;
    point2_1_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_1_we0;
    point2_2_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_address0;
    point2_2_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_ce0;
    point2_2_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_d0;
    point2_2_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_2_we0;
    point2_3_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_address0;
    point2_3_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_ce0;
    point2_3_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_d0;
    point2_3_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_3_we0;
    point2_4_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_address0;
    point2_4_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_ce0;
    point2_4_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_d0;
    point2_4_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_4_we0;
    point2_5_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_address0;
    point2_5_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_ce0;
    point2_5_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_d0;
    point2_5_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_5_we0;
    point2_6_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_address0;
    point2_6_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_ce0;
    point2_6_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_d0;
    point2_6_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_6_we0;
    point2_7_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_address0;
    point2_7_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_ce0;
    point2_7_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_d0;
    point2_7_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_7_we0;
    point2_8_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_address0;
    point2_8_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_ce0;
    point2_8_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_d0;
    point2_8_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_8_we0;
    point2_9_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_address0;
    point2_9_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_ce0;
    point2_9_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_d0;
    point2_9_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_point2_9_we0;
    point3_0_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_address0;
    point3_0_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_ce0;
    point3_0_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_d0;
    point3_0_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_0_we0;
    point3_10_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_address0;
    point3_10_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_ce0;
    point3_10_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_d0;
    point3_10_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_10_we0;
    point3_1_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_address0;
    point3_1_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_ce0;
    point3_1_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_d0;
    point3_1_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_1_we0;
    point3_2_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_address0;
    point3_2_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_ce0;
    point3_2_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_d0;
    point3_2_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_2_we0;
    point3_3_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_address0;
    point3_3_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_ce0;
    point3_3_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_d0;
    point3_3_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_3_we0;
    point3_4_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_address0;
    point3_4_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_ce0;
    point3_4_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_d0;
    point3_4_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_4_we0;
    point3_5_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_address0;
    point3_5_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_ce0;
    point3_5_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_d0;
    point3_5_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_5_we0;
    point3_6_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_address0;
    point3_6_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_ce0;
    point3_6_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_d0;
    point3_6_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_6_we0;
    point3_7_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_address0;
    point3_7_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_ce0;
    point3_7_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_d0;
    point3_7_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_7_we0;
    point3_8_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_address0;
    point3_8_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_ce0;
    point3_8_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_d0;
    point3_8_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_8_we0;
    point3_9_address0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_address0;
    point3_9_ce0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_ce0;
    point3_9_d0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_d0;
    point3_9_we0 <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_point3_9_we0;
    wstrm_TREADY <= regslice_both_wstrm_V_data_V_U_ack_in;

    wstrm_TREADY_int_regslice_assign_proc : process(grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_wstrm_TREADY, grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_wstrm_TREADY, grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_wstrm_TREADY, grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_wstrm_TREADY, grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_wstrm_TREADY, grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_wstrm_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            wstrm_TREADY_int_regslice <= grp_LoadWeights_Pipeline_VITIS_LOOP_168_6_fu_250_wstrm_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            wstrm_TREADY_int_regslice <= grp_LoadWeights_Pipeline_VITIS_LOOP_162_5_fu_216_wstrm_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            wstrm_TREADY_int_regslice <= grp_LoadWeights_Pipeline_VITIS_LOOP_156_4_fu_172_wstrm_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            wstrm_TREADY_int_regslice <= grp_LoadWeights_Pipeline_VITIS_LOOP_150_3_fu_152_wstrm_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            wstrm_TREADY_int_regslice <= grp_LoadWeights_Pipeline_VITIS_LOOP_144_2_fu_132_wstrm_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            wstrm_TREADY_int_regslice <= grp_LoadWeights_Pipeline_VITIS_LOOP_138_1_fu_112_wstrm_TREADY;
        else 
            wstrm_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
