============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  06:41:06 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-9307 ps) Setup Check with Pin cpu_state_o_ctrl_jump_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (F) cpu_state_o_ctrl_jump_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    3200          200     
                                              
             Setup:-     743                  
       Uncertainty:-     300                  
     Required Time:=    2157                  
      Launch Clock:-     200                  
         Data Path:-   11264                  
             Slack:=   -9307                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[3]/CK -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[3]/Q  -       CK->Q F     DFFX1          1  34.7   564  2611    2811    (-,-) 
  g23419/Y                    -       A->Y  F     BUFX3          3 165.1   195  1138    3949    (-,-) 
  g40/Y                       -       B->Y  R     NOR2X2         2 111.0   460   701    4650    (-,-) 
  g23342/Y                    -       A->Y  F     NAND2X2        1  80.2   258   440    5089    (-,-) 
  g15/Y                       -       B->Y  R     NAND2X3        3 166.8   307   557    5646    (-,-) 
  g23350/Y                    -       A->Y  F     INVX3          1  54.5    96   214    5860    (-,-) 
  g23349/Y                    -       A->Y  R     NAND2X2        1  57.1   150   330    6190    (-,-) 
  g1174/Y                     -       B->Y  F     NOR2X2         2  88.1   183   329    6520    (-,-) 
  g23326/Y                    -       B->Y  R     AOI21X1        1  55.5   603   812    7331    (-,-) 
  g423/Y                      -       A->Y  F     NAND2X2        2 109.9   334   536    7867    (-,-) 
  g422/Y                      -       A->Y  R     INVX2          1  81.3   182   484    8351    (-,-) 
  g419/Y                      -       A->Y  F     NOR2X3         1  79.0   128   304    8656    (-,-) 
  g417/Y                      -       B->Y  R     NOR2X3         2  90.4   275   442    9098    (-,-) 
  g415/Y                      -       A->Y  F     NAND2X2        2 109.4   291   495    9593    (-,-) 
  g23359/Y                    -       A->Y  R     NAND2X3        1  55.5   159   472   10065    (-,-) 
  g23358/Y                    -       A->Y  F     NAND2X2        1  54.7   173   347   10412    (-,-) 
  g193/Y                      -       A->Y  R     NOR2X2         2  70.4   320   633   11045    (-,-) 
  g20570/Y                    -       B->Y  F     OAI21X1        1  30.6   290   419   11464    (-,-) 
  cpu_state_o_ctrl_jump_reg/D <<<     -     F     DFFX1          1     -     -     0   11464    (-,-) 
#-----------------------------------------------------------------------------------------------------

