// Seed: 3306277504
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output uwire id_7,
    input wire id_8,
    input wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wand id_12,
    output wand id_13,
    output supply1 id_14
);
endmodule
module module_1 #(
    parameter id_2 = 32'd29,
    parameter id_3 = 32'd37
) (
    output supply1 id_0,
    input tri0 id_1,
    input wand _id_2,
    input tri1 _id_3
);
  logic [id_2 : id_3] id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
