0.7
2020.2
Nov 18 2020
09:20:35
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sim_1/new/tb_RV32I.sv,1717261491,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/CPU_core.sv,1717261226,systemVerilog,,/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv,,CPU_core,,uvm,,,,,,
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv,1717261067,systemVerilog,,/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv,/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/defines.sv,ControlUnit,,uvm,,,,,,
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv,1717261296,systemVerilog,,/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv,/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/defines.sv,ALU;DataPath;Register;RegisterFile;adder;mux_2x1,,uvm,,,,,,
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv,1717260392,systemVerilog,,/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv,,Instruction_Memory,,uvm,,,,,,
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv,1717260619,systemVerilog,,/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sim_1/new/tb_RV32I.sv,,RV32I,,uvm,,,,,,
/home/yoons/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/defines.sv,1717258988,verilog,,,,,,,,,,,,
