{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1461884404915 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoCKit_DDR3_RTL_Test 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"SoCKit_DDR3_RTL_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461884404975 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1461884405017 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1461884405017 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\|ram_block1a0 " "Atom \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1461884405190 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1461884405190 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461884405818 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461884405845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1461884406431 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1461884407120 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1461884428171 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (1 global, 3 dual-regional) " "Promoted 4 clocks (1 global, 3 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_afi_clk~CLKENA0 1197 global CLKCTRL_G4 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_afi_clk~CLKENA0 with 1197 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1461884432946 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 152 dual-regional CLKCTRL_R31 and CLKCTRL_R25 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 with 152 fanout uses dual-regional clock CLKCTRL_R31 and CLKCTRL_R25" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1461884432946 ""} { "Info" "ICCLK_MERGED_CELL" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate 0 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1461884432946 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1461884432946 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0 229 dual-regional CLKCTRL_R33 and CLKCTRL_R21 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0 with 229 fanout uses dual-regional clock CLKCTRL_R33 and CLKCTRL_R21" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1461884432946 ""} { "Info" "ICCLK_MERGED_CELL" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1461884432946 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1461884432946 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0 1192 dual-regional CLKCTRL_R35 and CLKCTRL_R23 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0 with 1192 fanout uses dual-regional clock CLKCTRL_R35 and CLKCTRL_R23" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1461884432946 ""} { "Info" "ICCLK_MERGED_CELL" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1461884432946 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1461884432946 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1461884432946 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B3B~inputCLKENA0 60 global CLKCTRL_G7 " "OSC_50_B3B~inputCLKENA0 with 60 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1461884432946 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1461884432946 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461884432956 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461884439069 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1461884439069 ""}
{ "Info" "ISTA_SDC_FOUND" "SoCKit_DDR3_RTL_Test.sdc " "Reading SDC File: 'SoCKit_DDR3_RTL_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1461884439138 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 247.51 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 247.51 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.03 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.03 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461884439141 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1461884439141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1461884439141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 60 Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(60): Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1461884439142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 60 Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(60): Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1461884439142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 60 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(60): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461884439143 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461884439143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 60 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(60): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461884439143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 61 Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(61): Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1461884439143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 61 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(61): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461884439143 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461884439143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 61 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(61): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461884439144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 63 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(63): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461884439144 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461884439144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 63 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(63): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461884439144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 64 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(64): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461884439144 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461884439144 ""}