Classic Timing Analyzer report for enhanced
Thu Jan 04 11:05:48 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                        ; To                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -2.573 ns                        ; SW[0]                                       ; integrate:eeelyeee|enhanced:e1|state.s0     ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.997 ns                        ; integrate:eeelyeee|enhanced:e1|state.s10    ; LEDR[1]                                     ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.472 ns                         ; SW[0]                                       ; integrate:eeelyeee|enhanced:e1|state.s7     ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 122.56 MHz ( period = 8.159 ns ) ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] ; integrate:eeelyeee|enhanced_dp:e2|inData[5] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                             ;                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 122.56 MHz ( period = 8.159 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.930 ns                ;
; N/A                                     ; 123.92 MHz ( period = 8.070 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.848 ns                ;
; N/A                                     ; 126.01 MHz ( period = 7.936 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.707 ns                ;
; N/A                                     ; 126.25 MHz ( period = 7.921 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 126.29 MHz ( period = 7.918 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.689 ns                ;
; N/A                                     ; 126.86 MHz ( period = 7.883 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.87 MHz ( period = 7.882 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.643 ns                ;
; N/A                                     ; 127.44 MHz ( period = 7.847 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 128.49 MHz ( period = 7.783 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 129.05 MHz ( period = 7.749 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 129.40 MHz ( period = 7.728 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.410 ns                ;
; N/A                                     ; 131.04 MHz ( period = 7.631 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 131.46 MHz ( period = 7.607 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.378 ns                ;
; N/A                                     ; 131.65 MHz ( period = 7.596 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 131.86 MHz ( period = 7.584 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.356 ns                ;
; N/A                                     ; 131.89 MHz ( period = 7.582 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 131.94 MHz ( period = 7.579 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 132.57 MHz ( period = 7.543 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.314 ns                ;
; N/A                                     ; 133.19 MHz ( period = 7.508 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 133.24 MHz ( period = 7.505 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.283 ns                ;
; N/A                                     ; 133.42 MHz ( period = 7.495 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 133.51 MHz ( period = 7.490 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 133.82 MHz ( period = 7.473 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.245 ns                ;
; N/A                                     ; 133.83 MHz ( period = 7.472 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 134.39 MHz ( period = 7.441 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 134.70 MHz ( period = 7.424 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 134.72 MHz ( period = 7.423 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.194 ns                ;
; N/A                                     ; 134.77 MHz ( period = 7.420 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 136.30 MHz ( period = 7.337 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 136.30 MHz ( period = 7.337 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 136.33 MHz ( period = 7.335 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.107 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.105 ns                ;
; N/A                                     ; 136.39 MHz ( period = 7.332 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.103 ns                ;
; N/A                                     ; 136.39 MHz ( period = 7.332 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.103 ns                ;
; N/A                                     ; 136.46 MHz ( period = 7.328 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.099 ns                ;
; N/A                                     ; 136.65 MHz ( period = 7.318 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.090 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 137.44 MHz ( period = 7.276 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][3] ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][2] ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 137.65 MHz ( period = 7.265 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.036 ns                ;
; N/A                                     ; 137.84 MHz ( period = 7.255 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 137.93 MHz ( period = 7.250 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 138.12 MHz ( period = 7.240 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.011 ns                ;
; N/A                                     ; 138.20 MHz ( period = 7.236 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.008 ns                ;
; N/A                                     ; 138.33 MHz ( period = 7.229 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 139.28 MHz ( period = 7.180 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s2      ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 139.30 MHz ( period = 7.179 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 139.39 MHz ( period = 7.174 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][4] ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.767 ns                ;
; N/A                                     ; 142.69 MHz ( period = 7.008 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.779 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[13][2] ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.702 ns                ;
; N/A                                     ; 144.28 MHz ( period = 6.931 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.703 ns                ;
; N/A                                     ; 144.38 MHz ( period = 6.926 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 144.74 MHz ( period = 6.909 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][5] ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.563 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.508 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][4] ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.465 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][0] ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 151.13 MHz ( period = 6.617 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][6] ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 151.47 MHz ( period = 6.602 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[13][3] ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.350 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][1] ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.68 MHz ( period = 6.507 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][5] ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[29][0] ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 153.87 MHz ( period = 6.499 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.271 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[29][5] ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 154.99 MHz ( period = 6.452 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[14][3] ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 155.88 MHz ( period = 6.415 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.187 ns                ;
; N/A                                     ; 155.91 MHz ( period = 6.414 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[21][7] ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 156.76 MHz ( period = 6.379 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][7] ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[13][4] ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.067 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 161.47 MHz ( period = 6.193 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][1] ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.945 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[14][7] ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 163.43 MHz ( period = 6.119 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.814 ns                ;
; N/A                                     ; 165.59 MHz ( period = 6.039 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][6] ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.702 ns                ;
; N/A                                     ; 168.35 MHz ( period = 5.940 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[30][4] ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][3] ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.660 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[5][2]  ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.659 ns                ;
; N/A                                     ; 169.98 MHz ( period = 5.883 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[5][3]  ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.653 ns                ;
; N/A                                     ; 170.65 MHz ( period = 5.860 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[29][1] ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.612 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][0] ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 171.79 MHz ( period = 5.821 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[30][5] ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.574 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[15][5] ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.576 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.576 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[29][6] ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.531 ns                ;
; N/A                                     ; 174.16 MHz ( period = 5.742 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[22][2] ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.494 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s8      ; integrate:eeelyeee|enhanced_dp:e2|pc[0]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s8      ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s8      ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s8      ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s8      ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.41 MHz ( period = 5.701 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[18][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[5][4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.439 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[16][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[23][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.19 MHz ( period = 5.612 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[19][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[13][7] ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[10][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[10][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[10][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[10][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[10][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[10][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[6][7]  ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.340 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[6][4]  ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[21][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[21][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[21][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[21][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[21][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[21][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.79 MHz ( period = 5.562 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[20][5] ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 180.15 MHz ( period = 5.551 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.314 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[27][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[20][7] ; integrate:eeelyeee|enhanced_dp:e2|inData[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[15][1] ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.242 ns                ;
; N/A                                     ; 182.92 MHz ( period = 5.467 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[20][4] ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.228 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[5][5]  ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.196 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[6][5]  ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[20][2] ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.81 MHz ( period = 5.411 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[30][6] ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[7][5]  ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 185.39 MHz ( period = 5.394 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[7][1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[6][1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[1]  ; integrate:eeelyeee|enhanced_dp:e2|inData[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.161 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[20][6] ; integrate:eeelyeee|enhanced_dp:e2|inData[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[28][5] ; integrate:eeelyeee|enhanced_dp:e2|inData[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 186.78 MHz ( period = 5.354 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[20][3] ; integrate:eeelyeee|enhanced_dp:e2|inData[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|avalue[3]  ; integrate:eeelyeee|enhanced_dp:e2|pc[0]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|avalue[3]  ; integrate:eeelyeee|enhanced_dp:e2|pc[3]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|avalue[3]  ; integrate:eeelyeee|enhanced_dp:e2|pc[2]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|avalue[3]  ; integrate:eeelyeee|enhanced_dp:e2|pc[1]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|avalue[3]  ; integrate:eeelyeee|enhanced_dp:e2|pc[4]      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[20][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 187.13 MHz ( period = 5.344 ns )                    ; integrate:eeelyeee|enhanced_dp:e2|ram[14][1] ; integrate:eeelyeee|enhanced_dp:e2|inData[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; integrate:eeelyeee|enhanced:e1|state.s4      ; integrate:eeelyeee|enhanced_dp:e2|ram[10][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.095 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+-------+-----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                      ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------+----------+
; N/A   ; None         ; -2.573 ns  ; SW[0] ; integrate:eeelyeee|enhanced:e1|state.s0 ; CLOCK_50 ;
; N/A   ; None         ; -3.224 ns  ; SW[0] ; integrate:eeelyeee|enhanced:e1|state.s7 ; CLOCK_50 ;
+-------+--------------+------------+-------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------+
; tco                                                                                                    ;
+-------+--------------+------------+---------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                        ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------------------+---------+------------+
; N/A   ; None         ; 15.997 ns  ; integrate:eeelyeee|enhanced:e1|state.s10    ; LEDR[1] ; CLOCK_50   ;
; N/A   ; None         ; 15.770 ns  ; integrate:eeelyeee|enhanced:e1|state.s6     ; LEDR[1] ; CLOCK_50   ;
; N/A   ; None         ; 15.453 ns  ; integrate:eeelyeee|enhanced:e1|state.s10    ; LEDR[0] ; CLOCK_50   ;
; N/A   ; None         ; 15.418 ns  ; integrate:eeelyeee|enhanced:e1|state.s4     ; LEDR[0] ; CLOCK_50   ;
; N/A   ; None         ; 15.290 ns  ; integrate:eeelyeee|enhanced:e1|state.s1     ; LEDR[3] ; CLOCK_50   ;
; N/A   ; None         ; 15.226 ns  ; integrate:eeelyeee|enhanced:e1|state.s6     ; LEDR[0] ; CLOCK_50   ;
; N/A   ; None         ; 15.155 ns  ; integrate:eeelyeee|enhanced:e1|state.s2     ; LEDR[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.991 ns  ; integrate:eeelyeee|enhanced:e1|state.s0     ; LEDR[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.762 ns  ; integrate:eeelyeee|enhanced:e1|state.s5     ; LEDR[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.725 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[2] ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.646 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[2] ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 14.552 ns  ; integrate:eeelyeee|enhanced:e1|state.s9     ; LEDR[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.543 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[3] ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.541 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[2] ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.522 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[3] ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.475 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[6] ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.454 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[6] ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.403 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[5] ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.382 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[5] ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.356 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[2] ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.320 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[3] ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.220 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[4] ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.210 ns  ; integrate:eeelyeee|enhanced:e1|state.s2     ; LEDR[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.199 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[4] ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.197 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[3] ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 14.147 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[4] ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 14.136 ns  ; integrate:eeelyeee|enhanced:e1|state.s1     ; LEDR[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.118 ns  ; integrate:eeelyeee|enhanced:e1|state.s9     ; LEDR[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.104 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[4] ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.086 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[1] ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.072 ns  ; integrate:eeelyeee|enhanced:e1|state.s10    ; LEDR[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.047 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[1] ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.006 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[1] ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.986 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[3] ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.984 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[0] ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.959 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[0] ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.944 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[1] ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.884 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[0] ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.878 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[1] ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.837 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[3] ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.831 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[1] ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.776 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[5] ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.742 ns  ; integrate:eeelyeee|enhanced:e1|state.s8     ; LEDR[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.739 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[0] ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.677 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[0] ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.614 ns  ; integrate:eeelyeee|enhanced:e1|state.s7     ; LEDR[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.602 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[2] ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.594 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[4] ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.592 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[0] ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.556 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[6] ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.541 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[2] ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.512 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[6] ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.493 ns  ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[5] ; LEDG[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.456 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[6] ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.332 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[6] ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.311 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[5] ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.264 ns  ; integrate:eeelyeee|enhanced:e1|state.s8     ; LEDR[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.231 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[3] ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.221 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[5] ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.201 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[5] ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.163 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[6] ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.091 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[5] ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.058 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[2] ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.020 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[4] ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.908 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[4] ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.798 ns  ; integrate:eeelyeee|enhanced:e1|state.s10    ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 12.694 ns  ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[6] ; LEDG[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.619 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[1] ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.292 ns  ; integrate:eeelyeee|enhanced_dp:e2|avalue[0] ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.822 ns  ; integrate:eeelyeee|enhanced_dp:e2|ir_reg[7] ; LEDG[7] ; CLOCK_50   ;
+-------+--------------+------------+---------------------------------------------+---------+------------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+-------+-----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                      ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------+----------+
; N/A           ; None        ; 3.472 ns  ; SW[0] ; integrate:eeelyeee|enhanced:e1|state.s7 ; CLOCK_50 ;
; N/A           ; None        ; 2.821 ns  ; SW[0] ; integrate:eeelyeee|enhanced:e1|state.s0 ; CLOCK_50 ;
+---------------+-------------+-----------+-------+-----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Jan 04 11:05:48 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off enhanced -c enhanced --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "integrate:eeelyeee|lab4bp1:e0|light" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 122.56 MHz between source register "integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]" and destination register "integrate:eeelyeee|enhanced_dp:e2|inData[5]" (period= 8.159 ns)
    Info: + Longest register to register delay is 7.930 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y20_N5; Fanout = 8; REG Node = 'integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]'
        Info: 2: + IC(0.642 ns) + CELL(0.545 ns) = 1.187 ns; Loc. = LCCOMB_X30_Y20_N14; Fanout = 40; COMB Node = 'integrate:eeelyeee|enhanced_dp:e2|inData[2]~3'
        Info: 3: + IC(0.572 ns) + CELL(0.513 ns) = 2.272 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 8; COMB Node = 'integrate:eeelyeee|enhanced_dp:e2|inData[2]~6'
        Info: 4: + IC(0.957 ns) + CELL(0.545 ns) = 3.774 ns; Loc. = LCCOMB_X30_Y19_N6; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced_dp:e2|inData~114'
        Info: 5: + IC(0.291 ns) + CELL(0.178 ns) = 4.243 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced_dp:e2|inData~115'
        Info: 6: + IC(0.911 ns) + CELL(0.322 ns) = 5.476 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced_dp:e2|inData~120'
        Info: 7: + IC(1.154 ns) + CELL(0.178 ns) = 6.808 ns; Loc. = LCCOMB_X27_Y19_N20; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced_dp:e2|inData~121'
        Info: 8: + IC(0.848 ns) + CELL(0.178 ns) = 7.834 ns; Loc. = LCCOMB_X27_Y18_N26; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced_dp:e2|inData~131'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.930 ns; Loc. = LCFF_X27_Y18_N27; Fanout = 3; REG Node = 'integrate:eeelyeee|enhanced_dp:e2|inData[5]'
        Info: Total cell delay = 2.555 ns ( 32.22 % )
        Info: Total interconnect delay = 5.375 ns ( 67.78 % )
    Info: - Smallest clock skew is 0.010 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 6.328 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee|lab4bp1:e0|light'
            Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee|lab4bp1:e0|light~clkctrl'
            Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 6.328 ns; Loc. = LCFF_X27_Y18_N27; Fanout = 3; REG Node = 'integrate:eeelyeee|enhanced_dp:e2|inData[5]'
            Info: Total cell delay = 2.507 ns ( 39.62 % )
            Info: Total interconnect delay = 3.821 ns ( 60.38 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 6.318 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee|lab4bp1:e0|light'
            Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee|lab4bp1:e0|light~clkctrl'
            Info: 4: + IC(0.970 ns) + CELL(0.602 ns) = 6.318 ns; Loc. = LCFF_X30_Y20_N5; Fanout = 8; REG Node = 'integrate:eeelyeee|enhanced_dp:e2|ir_reg[4]'
            Info: Total cell delay = 2.507 ns ( 39.68 % )
            Info: Total interconnect delay = 3.811 ns ( 60.32 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "integrate:eeelyeee|enhanced:e1|state.s0" (data pin = "SW[0]", clock pin = "CLOCK_50") is -2.573 ns
    Info: + Longest pin to register delay is 3.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(2.118 ns) + CELL(0.542 ns) = 3.686 ns; Loc. = LCCOMB_X29_Y20_N12; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced:e1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.782 ns; Loc. = LCFF_X29_Y20_N13; Fanout = 2; REG Node = 'integrate:eeelyeee|enhanced:e1|state.s0'
        Info: Total cell delay = 1.664 ns ( 44.00 % )
        Info: Total interconnect delay = 2.118 ns ( 56.00 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 6.317 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee|lab4bp1:e0|light'
        Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee|lab4bp1:e0|light~clkctrl'
        Info: 4: + IC(0.969 ns) + CELL(0.602 ns) = 6.317 ns; Loc. = LCFF_X29_Y20_N13; Fanout = 2; REG Node = 'integrate:eeelyeee|enhanced:e1|state.s0'
        Info: Total cell delay = 2.507 ns ( 39.69 % )
        Info: Total interconnect delay = 3.810 ns ( 60.31 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[1]" through register "integrate:eeelyeee|enhanced:e1|state.s10" is 15.997 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.326 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee|lab4bp1:e0|light'
        Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee|lab4bp1:e0|light~clkctrl'
        Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.326 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 5; REG Node = 'integrate:eeelyeee|enhanced:e1|state.s10'
        Info: Total cell delay = 2.507 ns ( 39.63 % )
        Info: Total interconnect delay = 3.819 ns ( 60.37 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 9.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 5; REG Node = 'integrate:eeelyeee|enhanced:e1|state.s10'
        Info: 2: + IC(1.604 ns) + CELL(0.322 ns) = 1.926 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 2; COMB Node = 'integrate:eeelyeee|enhanced:e1|WideOr8~0'
        Info: 3: + IC(0.530 ns) + CELL(0.521 ns) = 2.977 ns; Loc. = LCCOMB_X27_Y20_N6; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced:e1|WideOr8'
        Info: 4: + IC(3.587 ns) + CELL(2.830 ns) = 9.394 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'LEDR[1]'
        Info: Total cell delay = 3.673 ns ( 39.10 % )
        Info: Total interconnect delay = 5.721 ns ( 60.90 % )
Info: th for register "integrate:eeelyeee|enhanced:e1|state.s7" (data pin = "SW[0]", clock pin = "CLOCK_50") is 3.472 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.326 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee|lab4bp1:e0|light'
        Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee|lab4bp1:e0|light~clkctrl'
        Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.326 ns; Loc. = LCFF_X29_Y19_N1; Fanout = 12; REG Node = 'integrate:eeelyeee|enhanced:e1|state.s7'
        Info: Total cell delay = 2.507 ns ( 39.63 % )
        Info: Total interconnect delay = 3.819 ns ( 60.37 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.140 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(1.840 ns) + CELL(0.178 ns) = 3.044 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 1; COMB Node = 'integrate:eeelyeee|enhanced:e1|Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.140 ns; Loc. = LCFF_X29_Y19_N1; Fanout = 12; REG Node = 'integrate:eeelyeee|enhanced:e1|state.s7'
        Info: Total cell delay = 1.300 ns ( 41.40 % )
        Info: Total interconnect delay = 1.840 ns ( 58.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Thu Jan 04 11:05:48 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


