--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml leon3mp.twx leon3mp.ncd -o leon3mp.twr leon3mp.pcf -ucf
leon3mp.ucf -ucf ddr2spa.ucf -ucf svga.ucf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "eth1.erxc_pad/xcv2.u0/ol" PERIOD = 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2211 paths analyzed, 761 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.430ns.
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3 (SLICE_X8Y121.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_1 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (1.503 - 1.580)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_1 to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y116.CQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/rxo_byte_count(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_1
    SLICE_X9Y81.A1       net (fanout=43)       2.571   eth1.e1/m100.u0/ethc0/rxo_byte_count(1)
    SLICE_X9Y81.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_9
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v_data_4_mux000121
    SLICE_X8Y121.C5      net (fanout=5)        2.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N95
    SLICE_X8Y121.CLK     Tas                   0.009   eth1.e1/m100.u0/ethc0/rxo_byte_count(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (0.553ns logic, 4.765ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_0 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (1.503 - 1.580)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_0 to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y116.BQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/rxo_byte_count(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_0
    SLICE_X9Y81.A3       net (fanout=44)       2.217   eth1.e1/m100.u0/ethc0/rxo_byte_count(0)
    SLICE_X9Y81.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_9
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v_data_4_mux000121
    SLICE_X8Y121.C5      net (fanout=5)        2.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N95
    SLICE_X8Y121.CLK     Tas                   0.009   eth1.e1/m100.u0/ethc0/rxo_byte_count(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.553ns logic, 4.411ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (1.503 - 1.505)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y187.Q1     Tickq                 0.517   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y81.A4       net (fanout=74)       1.912   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y81.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_9
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v_data_4_mux000121
    SLICE_X8Y121.C5      net (fanout=5)        2.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N95
    SLICE_X8Y121.CLK     Tas                   0.009   eth1.e1/m100.u0/ethc0/rxo_byte_count(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (0.620ns logic, 4.106ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (SLICE_X10Y122.C5), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.380ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (1.530 - 1.505)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y187.Q1     Tickq                 0.517   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.D5      net (fanout=74)       2.329   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.CMUX    Topdc                 0.389   eth1.e1/m100.u0/ethc0/rxo_byte_count(9)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)112
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)11_f7
    SLICE_X10Y121.A2     net (fanout=4)        0.825   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y121.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(4)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)12
    SLICE_X10Y122.A4     net (fanout=5)        0.572   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N34
    SLICE_X10Y122.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_SW3
    SLICE_X10Y122.C5     net (fanout=1)        0.373   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N43
    SLICE_X10Y122.CLK    Tas                   0.187   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (1.281ns logic, 4.099ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.379ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (1.530 - 1.505)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y187.Q1     Tickq                 0.517   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.C5      net (fanout=74)       2.325   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.CMUX    Tilo                  0.392   eth1.e1/m100.u0/ethc0/rxo_byte_count(9)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)111
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)11_f7
    SLICE_X10Y121.A2     net (fanout=4)        0.825   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y121.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(4)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)12
    SLICE_X10Y122.A4     net (fanout=5)        0.572   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N34
    SLICE_X10Y122.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_SW3
    SLICE_X10Y122.C5     net (fanout=1)        0.373   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N43
    SLICE_X10Y122.CLK    Tas                   0.187   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.379ns (1.284ns logic, 4.095ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 5)
  Clock Path Skew:      0.031ns (1.530 - 1.499)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0 to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y110.DQ     Tcko                  0.450   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0
    SLICE_X8Y121.B3      net (fanout=9)        1.371   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0
    SLICE_X8Y121.B       Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)51
    SLICE_X9Y123.D2      net (fanout=5)        0.784   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N50
    SLICE_X9Y123.CMUX    Topdc                 0.389   eth1.e1/m100.u0/ethc0/rxo_byte_count(9)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)112
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)11_f7
    SLICE_X10Y121.A2     net (fanout=4)        0.825   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y121.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(4)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)12
    SLICE_X10Y122.A4     net (fanout=5)        0.572   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N34
    SLICE_X10Y122.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_SW3
    SLICE_X10Y122.C5     net (fanout=1)        0.373   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N43
    SLICE_X10Y122.CLK    Tas                   0.187   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (1.308ns logic, 3.925ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (SLICE_X10Y122.D5), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (1.530 - 1.505)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y187.Q1     Tickq                 0.517   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.D5      net (fanout=74)       2.329   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.CMUX    Topdc                 0.389   eth1.e1/m100.u0/ethc0/rxo_byte_count(9)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)112
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)11_f7
    SLICE_X10Y121.A2     net (fanout=4)        0.825   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y121.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(4)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)12
    SLICE_X11Y122.A4     net (fanout=5)        0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N34
    SLICE_X11Y122.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(5)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(5)11
    SLICE_X10Y122.D5     net (fanout=2)        0.390   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N32
    SLICE_X10Y122.CLK    Tas                   0.184   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_F
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.278ns logic, 4.098ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (1.530 - 1.505)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y187.Q1     Tickq                 0.517   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.C5      net (fanout=74)       2.325   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X9Y123.CMUX    Tilo                  0.392   eth1.e1/m100.u0/ethc0/rxo_byte_count(9)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)111
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)11_f7
    SLICE_X10Y121.A2     net (fanout=4)        0.825   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y121.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(4)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)12
    SLICE_X11Y122.A4     net (fanout=5)        0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N34
    SLICE_X11Y122.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(5)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(5)11
    SLICE_X10Y122.D5     net (fanout=2)        0.390   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N32
    SLICE_X10Y122.CLK    Tas                   0.184   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_F
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.281ns logic, 4.094ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 5)
  Clock Path Skew:      0.031ns (1.530 - 1.499)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0 to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y110.DQ     Tcko                  0.450   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0
    SLICE_X8Y121.B3      net (fanout=9)        1.371   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.write_ack_0
    SLICE_X8Y121.B       Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)51
    SLICE_X9Y123.D2      net (fanout=5)        0.784   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N50
    SLICE_X9Y123.CMUX    Topdc                 0.389   eth1.e1/m100.u0/ethc0/rxo_byte_count(9)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)112
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)11_f7
    SLICE_X10Y121.A2     net (fanout=4)        0.825   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y121.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(4)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(7)12
    SLICE_X11Y122.A4     net (fanout=5)        0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N34
    SLICE_X11Y122.A      Tilo                  0.094   eth1.e1/m100.u0/ethc0/rxo_byte_count(5)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(5)11
    SLICE_X10Y122.D5     net (fanout=2)        0.390   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N32
    SLICE_X10Y122.CLK    Tas                   0.184   eth1.e1/m100.u0/ethc0/rxo_byte_count(7)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_F
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (1.305ns logic, 3.924ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "eth1.erxc_pad/xcv2.u0/ol" PERIOD = 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_18 (SLICE_X11Y130.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_14 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.666 - 0.623)
  Source Clock:         ethi_rx_clk rising at 8.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_14 to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y130.DQ      Tcko                  0.414   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_14
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_14
    SLICE_X11Y130.D6     net (fanout=2)        0.267   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_14
    SLICE_X11Y130.CLK    Tah         (-Th)     0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_18
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_crc_mux0000(18)1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_18
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.219ns logic, 0.267ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_15 (SLICE_X11Y130.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_31 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.666 - 0.612)
  Source Clock:         ethi_rx_clk rising at 8.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_31 to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y130.AQ     Tcko                  0.414   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_31
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_31
    SLICE_X11Y130.A6     net (fanout=9)        0.283   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_31
    SLICE_X11Y130.CLK    Tah         (-Th)     0.197   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_18
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r_crc_mux0000(15)1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc_15
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.217ns logic, 0.283ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_1 (SLICE_X6Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_1 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.180 - 0.168)
  Source Clock:         ethi_rx_clk rising at 8.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_1 to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y79.BQ       Tcko                  0.414   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_3
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_1
    SLICE_X6Y78.BX       net (fanout=2)        0.302   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data_1
    SLICE_X6Y78.CLK      Tckdi       (-Th)     0.231   eth1.e1/m100.u0/rxwdata(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "eth1.erxc_pad/xcv2.u0/ol" PERIOD = 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: eth1.erxc_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: eth1.erxc_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: eth1.erxc_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 7.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rxo_lentype(4)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.lentype_1/CK
  Location pin: SLICE_X8Y114.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/rxo_lentype(4)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.lentype_1/CK
  Location pin: SLICE_X8Y114.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth1.erxc_pad/xcv2.u0/ol" MAXSKEW = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.091ns.
--------------------------------------------------------------------------------
Slack:     0.909ns eth1.erxc_pad/xcv2.u0/ol
Report:    0.091ns skew meets   1.000ns timing constraint by 0.909ns
From                         To                           Delay(ns)  Skew(ns)
H17.I                        BUFGCTRL_X0Y27.I0                1.304  0.091

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth1.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7414 paths analyzed, 856 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.734ns.
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9 (SLICE_X8Y43.A2), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.665ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.653 - 0.687)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A2       net (fanout=10)       0.974   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X8Y45.B4       net (fanout=7)        0.569   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N49
    SLICE_X8Y45.B        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(10)11
    SLICE_X12Y52.D2      net (fanout=3)        1.160   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(10)
    SLICE_X12Y52.D       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226_SW0
    SLICE_X12Y52.C1      net (fanout=1)        0.869   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
    SLICE_X12Y52.C       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226
    SLICE_X0Y70.A5       net (fanout=8)        1.441   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq0000
    SLICE_X0Y70.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_read_mux000021
    SLICE_X8Y43.A2       net (fanout=35)       2.725   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N51
    SLICE_X8Y43.CLK      Tas                   0.007   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_main_state(9)1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    -------------------------------------------------  ---------------------------
    Total                                      8.665ns (0.927ns logic, 7.738ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.628ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.653 - 0.723)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_4
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X8Y44.A1       net (fanout=10)       0.937   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X8Y44.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X8Y45.B4       net (fanout=7)        0.569   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N49
    SLICE_X8Y45.B        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(10)11
    SLICE_X12Y52.D2      net (fanout=3)        1.160   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(10)
    SLICE_X12Y52.D       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226_SW0
    SLICE_X12Y52.C1      net (fanout=1)        0.869   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
    SLICE_X12Y52.C       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226
    SLICE_X0Y70.A5       net (fanout=8)        1.441   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq0000
    SLICE_X0Y70.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_read_mux000021
    SLICE_X8Y43.A2       net (fanout=35)       2.725   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N51
    SLICE_X8Y43.CLK      Tas                   0.007   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_main_state(9)1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    -------------------------------------------------  ---------------------------
    Total                                      8.628ns (0.927ns logic, 7.701ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.548ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.653 - 0.687)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A2       net (fanout=10)       0.974   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X9Y39.C1       net (fanout=7)        1.131   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N49
    SLICE_X9Y39.C        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X12Y52.C6      net (fanout=3)        1.444   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X12Y52.C       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226
    SLICE_X0Y70.A5       net (fanout=8)        1.441   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq0000
    SLICE_X0Y70.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_read_mux000021
    SLICE_X8Y43.A2       net (fanout=35)       2.725   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N51
    SLICE_X8Y43.CLK      Tas                   0.007   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_main_state(9)1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    -------------------------------------------------  ---------------------------
    Total                                      8.548ns (0.833ns logic, 7.715ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (SLICE_X9Y42.SR), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.655 - 0.708)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.BQ       Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3
    SLICE_X8Y81.B3       net (fanout=49)       2.914   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3
    SLICE_X8Y81.B        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N104
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)41
    SLICE_X3Y72.A3       net (fanout=1)        1.191   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N104
    SLICE_X3Y72.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N118
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)10
    SLICE_X3Y51.D1       net (fanout=1)        1.853   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)10
    SLICE_X3Y51.D        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
    SLICE_X9Y42.SR       net (fanout=1)        1.046   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
    SLICE_X9Y42.CLK      Tsrck                 0.545   etho_txd(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                      8.281ns (1.277ns logic, 7.004ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.655 - 0.709)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.BQ       Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X8Y81.B1       net (fanout=21)       2.686   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X8Y81.B        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N104
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)41
    SLICE_X3Y72.A3       net (fanout=1)        1.191   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N104
    SLICE_X3Y72.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N118
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)10
    SLICE_X3Y51.D1       net (fanout=1)        1.853   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)10
    SLICE_X3Y51.D        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
    SLICE_X9Y42.SR       net (fanout=1)        1.046   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
    SLICE_X9Y42.CLK      Tsrck                 0.545   etho_txd(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                      8.053ns (1.277ns logic, 6.776ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.655 - 0.709)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.AQ       Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X8Y81.B5       net (fanout=22)       1.921   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X8Y81.B        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N104
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)41
    SLICE_X3Y72.A3       net (fanout=1)        1.191   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N104
    SLICE_X3Y72.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N118
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)10
    SLICE_X3Y51.D1       net (fanout=1)        1.853   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)10
    SLICE_X3Y51.D        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
    SLICE_X9Y42.SR       net (fanout=1)        1.046   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)76
    SLICE_X9Y42.CLK      Tsrck                 0.545   etho_txd(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.277ns logic, 6.011ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0 (SLICE_X10Y51.D2), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.286ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.146 - 0.144)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A2       net (fanout=10)       0.974   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X8Y45.B4       net (fanout=7)        0.569   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N49
    SLICE_X8Y45.B        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(10)11
    SLICE_X12Y52.D2      net (fanout=3)        1.160   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(10)
    SLICE_X12Y52.D       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226_SW0
    SLICE_X12Y52.C1      net (fanout=1)        0.869   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
    SLICE_X12Y52.C       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226
    SLICE_X0Y70.A5       net (fanout=8)        1.441   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq0000
    SLICE_X0Y70.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_read_mux000021
    SLICE_X10Y51.D2      net (fanout=35)       2.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N51
    SLICE_X10Y51.CLK     Tas                   0.184   eth1.e1/m100.u0/ethc0/txo_status(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_status_0_mux00022
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_status_0_mux0002_f7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      8.286ns (1.104ns logic, 7.182ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.146 - 0.180)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_4
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X8Y44.A1       net (fanout=10)       0.937   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X8Y44.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X8Y45.B4       net (fanout=7)        0.569   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N49
    SLICE_X8Y45.B        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(10)11
    SLICE_X12Y52.D2      net (fanout=3)        1.160   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(10)
    SLICE_X12Y52.D       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226_SW0
    SLICE_X12Y52.C1      net (fanout=1)        0.869   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
    SLICE_X12Y52.C       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226
    SLICE_X0Y70.A5       net (fanout=8)        1.441   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq0000
    SLICE_X0Y70.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_read_mux000021
    SLICE_X10Y51.D2      net (fanout=35)       2.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N51
    SLICE_X10Y51.CLK     Tas                   0.184   eth1.e1/m100.u0/ethc0/txo_status(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_status_0_mux00022
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_status_0_mux0002_f7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.104ns logic, 7.145ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.169ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.146 - 0.144)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.450   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A2       net (fanout=10)       0.974   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X8Y44.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X9Y39.C1       net (fanout=7)        1.131   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N49
    SLICE_X9Y39.C        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X12Y52.C6      net (fanout=3)        1.444   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X12Y52.C       Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N41
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq000011226
    SLICE_X0Y70.A5       net (fanout=8)        1.441   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_cnt_cmp_eq0000
    SLICE_X0Y70.A        Tilo                  0.094   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_read_mux000021
    SLICE_X10Y51.D2      net (fanout=35)       2.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N51
    SLICE_X10Y51.CLK     Tas                   0.184   eth1.e1/m100.u0/ethc0/txo_status(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_status_0_mux00022
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_status_0_mux0002_f7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      8.169ns (1.010ns logic, 7.159ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "eth1.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_2 (SLICE_X10Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_1 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.733 - 0.639)
  Source Clock:         ethi_tx_clk rising at 40.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_1 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.414   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_1
    SLICE_X10Y40.A6      net (fanout=7)        0.287   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_1
    SLICE_X10Y40.CLK     Tah         (-Th)     0.197   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_2
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v_delay_val_2_mux000179
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.delay_val_2
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.217ns logic, 0.287ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_28 (SLICE_X7Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_24 (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.733 - 0.683)
  Source Clock:         ethi_tx_clk rising at 40.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_24 to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y42.CQ       Tcko                  0.414   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_21
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_24
    SLICE_X7Y42.D6       net (fanout=2)        0.270   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_24
    SLICE_X7Y42.CLK      Tah         (-Th)     0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_28
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crc_mux0000(28)111
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_28
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.219ns logic, 0.270ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9 (SLICE_X8Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.703 - 0.650)
  Source Clock:         ethi_tx_clk rising at 40.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.414   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r(4)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout
    SLICE_X8Y43.A6       net (fanout=52)       0.312   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/txrst
    SLICE_X8Y43.CLK      Tah         (-Th)     0.219   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/rin_main_state(9)1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_9
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.195ns logic, 0.312ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "eth1.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_1/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1/CLK
  Location pin: SLICE_X0Y62.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_1/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1/CLK
  Location pin: SLICE_X0Y62.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.col_1/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1/CLK
  Location pin: SLICE_X4Y67.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth1.etxc_pad/xcv2.u0/ol" MAXSKEW = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.091ns.
--------------------------------------------------------------------------------
Slack:     0.909ns eth1.etxc_pad/xcv2.u0/ol
Report:    0.091ns skew meets   1.000ns timing constraint by 0.909ns
From                         To                           Delay(ns)  Skew(ns)
K17.I                        BUFGCTRL_X0Y28.I0                1.304  0.091

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: svga.svga0/sync_c.s3_1/CLK
  Logical resource: svga.svga0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y49.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: svga.svga0/sync_c.s3_1/CLK
  Logical resource: svga.svga0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y49.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: svga.svga0/sync_w.s3_0/CLK
  Logical resource: svga.svga0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: vgadvi.dvi0/bufg00/I0
  Logical resource: vgadvi.dvi0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: vgadvi.dvi0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: vgadvi.dvi0/bufg00/I0
  Logical resource: vgadvi.dvi0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: vgadvi.dvi0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: vgadvi.dvi0/bufg01/I0
  Logical resource: vgadvi.dvi0/bufg01/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: vgadvi.dvi0/bufg00/I0
  Logical resource: vgadvi.dvi0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: vgadvi.dvi0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: vgadvi.dvi0/bufg02/I0
  Logical resource: vgadvi.dvi0/bufg02/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X55Y18.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.050ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.015ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.BQ      Tcklo                 0.732   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y16.A4      net (fanout=1)        0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y16.A       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X54Y17.A1      net (fanout=3)        1.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y17.A       Tilo                  0.094   gpt.timer0/r.reload_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y18.A4      net (fanout=1)        0.514   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y18.CLK     Tas                   0.026   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.946ns logic, 2.069ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y16.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.673ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.BQ      Tcklo                 0.732   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y16.A4      net (fanout=1)        0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y16.A       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y16.CX      net (fanout=3)        0.453   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y16.CLK     Tdick                 0.004   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.830ns logic, 0.808ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X48Y17.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.491ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.BQ      Tcklo                 0.732   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y16.A4      net (fanout=1)        0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y16.A       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X48Y17.AX      net (fanout=3)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y17.CLK     Tdick                -0.012   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.814ns logic, 0.642ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X48Y17.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.081ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.BQ      Tcklo                 0.674   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y16.A4      net (fanout=1)        0.327   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y16.A       Tilo                  0.087   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X48Y17.AX      net (fanout=3)        0.264   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y17.CLK     Tckdi       (-Th)     0.236   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.525ns logic, 0.591ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y16.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.252ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.BQ      Tcklo                 0.674   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y16.A4      net (fanout=1)        0.327   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y16.A       Tilo                  0.087   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y16.CX      net (fanout=3)        0.417   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y16.CLK     Tckdi       (-Th)     0.218   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.543ns logic, 0.744ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X55Y18.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.520ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.BQ      Tcklo                 0.674   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y16.A4      net (fanout=1)        0.327   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y16.A       Tilo                  0.087   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X54Y17.A1      net (fanout=3)        1.104   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y17.A       Tilo                  0.087   gpt.timer0/r.reload_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y18.A4      net (fanout=1)        0.473   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y18.CLK     Tah         (-Th)     0.197   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.651ns logic, 1.904ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X48Y16.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.137ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.137ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X47Y21.A1      net (fanout=10)       2.436   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X47Y21.A       Tilo                  0.094   vgadvi.dvi0/dll2_ML_NEW_OUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X47Y17.B1      net (fanout=1)        0.988   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X47Y17.B       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y16.CLK     net (fanout=5)        1.054   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (0.659ns logic, 4.478ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.121ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.121ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y36.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X59Y36.A1      net (fanout=4)        0.880   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X59Y36.A       Tilo                  0.094   svga.svga0/r.int_reg_1_15
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X47Y17.B2      net (fanout=9)        2.528   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X47Y17.B       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y16.CLK     net (fanout=5)        1.054   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (0.659ns logic, 4.462ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.843ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.843ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y36.BQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X59Y36.A3      net (fanout=3)        0.602   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X59Y36.A       Tilo                  0.094   svga.svga0/r.int_reg_1_15
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X47Y17.B2      net (fanout=9)        2.528   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X47Y17.B       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y16.CLK     net (fanout=5)        1.054   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (0.659ns logic, 4.184ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3677 paths analyzed, 686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.498ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X57Y39.B6), 347 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.463ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADOU7  Trcko_DOWA            2.180   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X86Y34.D4      net (fanout=1)        1.246   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<16>
    SLICE_X86Y34.D       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
    SLICE_X90Y34.D1      net (fanout=1)        1.197   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
    SLICE_X90Y34.D       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X75Y46.D1      net (fanout=1)        1.567   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X75Y46.CMUX    Topdc                 0.389   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X57Y39.A2      net (fanout=1)        1.440   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X57Y39.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X57Y39.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X57Y39.CLK     Tas                   0.027   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.463ns (2.878ns logic, 5.585ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y6.DOADOL0  Trcko_DOWA            2.180   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X86Y34.D2      net (fanout=1)        1.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<18>
    SLICE_X86Y34.D       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
    SLICE_X90Y34.D1      net (fanout=1)        1.197   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
    SLICE_X90Y34.D       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X75Y46.D1      net (fanout=1)        1.567   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X75Y46.CMUX    Topdc                 0.389   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X57Y39.A2      net (fanout=1)        1.440   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X57Y39.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X57Y39.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X57Y39.CLK     Tas                   0.027   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.437ns (2.878ns logic, 5.559ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.332ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y6.DOADOU0  Trcko_DOWA            2.180   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X86Y34.D1      net (fanout=1)        1.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<19>
    SLICE_X86Y34.D       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
    SLICE_X90Y34.D1      net (fanout=1)        1.197   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_168
    SLICE_X90Y34.D       Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X75Y46.D1      net (fanout=1)        1.567   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X75Y46.CMUX    Topdc                 0.389   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X57Y39.A2      net (fanout=1)        1.440   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X57Y39.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X57Y39.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X57Y39.CLK     Tas                   0.027   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.332ns (2.878ns logic, 5.454ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X56Y7.DI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X48Y21.B2      net (fanout=10)       2.773   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X48Y21.B       Tilo                  0.094   gpt.timer0/N77
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X51Y17.B1      net (fanout=1)        1.205   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X51Y17.B       Tilo                  0.094   icon_control0<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y3.D4       net (fanout=17)       1.752   icon_control0<9>
    SLICE_X47Y3.D        Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X56Y7.DI       net (fanout=1)        0.953   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X56Y7.CLK      Tds                   0.335   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.088ns logic, 6.683ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y51.D5      net (fanout=2)        0.879   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y51.D       Tilo                  0.094   apbi_pwdata(19)
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X51Y17.B3      net (fanout=11)       2.827   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X51Y17.B       Tilo                  0.094   icon_control0<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y3.D4       net (fanout=17)       1.752   icon_control0<9>
    SLICE_X47Y3.D        Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X56Y7.DI       net (fanout=1)        0.953   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X56Y7.CLK      Tds                   0.335   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      7.478ns (1.067ns logic, 6.411ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.252ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X48Y21.B5      net (fanout=10)       2.254   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X48Y21.B       Tilo                  0.094   gpt.timer0/N77
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X51Y17.B1      net (fanout=1)        1.205   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X51Y17.B       Tilo                  0.094   icon_control0<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y3.D4       net (fanout=17)       1.752   icon_control0<9>
    SLICE_X47Y3.D        Tilo                  0.094   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X56Y7.DI       net (fanout=1)        0.953   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X56Y7.CLK      Tds                   0.335   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      7.252ns (1.088ns logic, 6.164ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X36Y11.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X48Y21.B2      net (fanout=10)       2.773   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X48Y21.B       Tilo                  0.094   gpt.timer0/N77
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X51Y17.B1      net (fanout=1)        1.205   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X51Y17.B       Tilo                  0.094   icon_control0<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X36Y11.CE      net (fanout=17)       2.499   icon_control0<9>
    SLICE_X36Y11.CLK     Tceck                 0.325   dcomgen.dcom0/dcom_uart0/r_brate_mux0000(4)29
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (0.984ns logic, 6.477ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y51.D5      net (fanout=2)        0.879   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y51.D       Tilo                  0.094   apbi_pwdata(19)
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X51Y17.B3      net (fanout=11)       2.827   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X51Y17.B       Tilo                  0.094   icon_control0<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X36Y11.CE      net (fanout=17)       2.499   icon_control0<9>
    SLICE_X36Y11.CLK     Tceck                 0.325   dcomgen.dcom0/dcom_uart0/r_brate_mux0000(4)29
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (0.963ns logic, 6.205ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.942ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X48Y21.B5      net (fanout=10)       2.254   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X48Y21.B       Tilo                  0.094   gpt.timer0/N77
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X51Y17.B1      net (fanout=1)        1.205   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X51Y17.B       Tilo                  0.094   icon_control0<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X36Y11.CE      net (fanout=17)       2.499   icon_control0<9>
    SLICE_X36Y11.CLK     Tceck                 0.325   dcomgen.dcom0/dcom_uart0/r_brate_mux0000(4)29
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (0.984ns logic, 5.958ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X55Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y19.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X55Y19.AX      net (fanout=1)        0.148   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X55Y19.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X51Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y20.CQ      Tcko                  0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X51Y20.DX      net (fanout=1)        0.277   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X51Y20.CLK     Tckdi       (-Th)     0.219   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.195ns logic, 0.277ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[8].U_REG (SLICE_X39Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[9].U_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[8].U_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[9].U_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[8].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[9].U_REG
    SLICE_X39Y26.AX      net (fanout=2)        0.288   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<9>
    SLICE_X39Y26.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[8].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.185ns logic, 0.288ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y6.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X3Y6.CLKARDCLKU
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKAL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.342ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X45Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y55.D1      net (fanout=3)        1.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y55.D       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X45Y48.SR      net (fanout=3)        1.770   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X45Y48.CLK     Tsrck                 0.545   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.110ns logic, 3.197ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X44Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y55.D1      net (fanout=3)        1.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y55.D       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X44Y49.SR      net (fanout=3)        1.597   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X44Y49.CLK     Tsrck                 0.547   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.112ns logic, 3.024ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X44Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y55.D1      net (fanout=3)        1.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y55.D       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X44Y49.SR      net (fanout=3)        1.597   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X44Y49.CLK     Tsrck                 0.545   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.110ns logic, 3.024ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X52Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.978ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y51.C1      net (fanout=3)        1.608   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y51.C       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y39.CE      net (fanout=3)        0.806   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y39.CLK     Tckce       (-Th)    -0.044   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (0.564ns logic, 2.414ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X52Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.978ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y51.C1      net (fanout=3)        1.608   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y51.C       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y39.CE      net (fanout=3)        0.806   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y39.CLK     Tckce       (-Th)    -0.044   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (0.564ns logic, 2.414ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X52Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.978ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y51.C1      net (fanout=3)        1.608   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y51.C       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y39.CE      net (fanout=3)        0.806   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y39.CLK     Tckce       (-Th)    -0.044   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (0.564ns logic, 2.414ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.897ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y69.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y69.A4      net (fanout=3)        0.384   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y69.CLK     Tas                   0.007   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.478ns logic, 0.384ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y69.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y69.A4      net (fanout=3)        0.354   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y69.CLK     Tah         (-Th)     0.219   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.214ns logic, 0.354ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 127 paths analyzed, 76 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X40Y4.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.169ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      4.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y11.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X40Y4.SR       net (fanout=3)        1.610   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X40Y4.CLK      Tsrck                 0.541   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (2.524ns logic, 1.610ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.168ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      4.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y11.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X40Y4.SR       net (fanout=3)        1.610   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X40Y4.CLK      Tsrck                 0.541   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (2.523ns logic, 1.610ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X36Y3.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.148ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      4.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y11.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X36Y3.SR       net (fanout=3)        1.589   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X36Y3.CLK      Tsrck                 0.541   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (2.524ns logic, 1.589ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.147ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      4.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y11.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X36Y3.SR       net (fanout=3)        1.589   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X36Y3.CLK      Tsrck                 0.541   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (2.523ns logic, 1.589ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X36Y3.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.732ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y8.C        Treg                  1.715   dcomgen.dcom0/dcom_uart0/r_brate_mux0000(10)53
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32
    SLICE_X36Y3.CE       net (fanout=1)        1.756   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
    SLICE_X36Y3.CLK      Tceck                 0.226   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.941ns logic, 1.756ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X57Y22.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.443ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y22.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X57Y22.A6      net (fanout=2)        0.261   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X57Y22.CLK     Tah         (-Th)     0.197   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.217ns logic, 0.261ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X57Y23.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.443ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y23.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X57Y23.A6      net (fanout=2)        0.261   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X57Y23.CLK     Tah         (-Th)     0.197   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.217ns logic, 0.261ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X57Y22.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.528ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y22.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X57Y22.B5      net (fanout=2)        0.345   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X57Y22.CLK     Tah         (-Th)     0.196   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.218ns logic, 0.345ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 229 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X56Y11.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.667ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.667ns (Levels of Logic = 0)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.471   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X56Y11.C2      net (fanout=21)       3.196   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.471ns logic, 3.196ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 (SLICE_X52Y8.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.655ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      3.655ns (Levels of Logic = 0)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.471   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X52Y8.C2       net (fanout=21)       3.184   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (0.471ns logic, 3.184ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X56Y11.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.506ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      3.506ns (Levels of Logic = 0)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.471   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X56Y11.A2      net (fanout=21)       3.035   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.471ns logic, 3.035ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MAIN_CLK = PERIOD TIMEGRP "MAIN_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MAIN_CLK = PERIOD TIMEGRP "MAIN_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: vgadvi.dvi0/dll1/CLKIN
  Logical resource: vgadvi.dvi0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 (SLICE_X57Y130.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y130.CQ     Tcko                  0.450   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2
    SLICE_X57Y130.BX     net (fanout=1)        0.481   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(2)
    SLICE_X57Y130.CLK    Tdick                -0.011   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.439ns logic, 0.481ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 (SLICE_X57Y130.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_3 (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_3 to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y130.DQ     Tcko                  0.450   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_3
    SLICE_X57Y130.CX     net (fanout=1)        0.309   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
    SLICE_X57Y130.CLK    Tdick                 0.004   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.454ns logic, 0.309ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0 (SLICE_X57Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y130.BQ     Tcko                  0.450   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1
    SLICE_X57Y130.AX     net (fanout=1)        0.306   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(1)
    SLICE_X57Y130.CLK    Tdick                -0.008   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.442ns logic, 0.306ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0 (SLICE_X57Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y130.BQ     Tcko                  0.414   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1
    SLICE_X57Y130.AX     net (fanout=1)        0.282   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(1)
    SLICE_X57Y130.CLK    Tckdi       (-Th)     0.229   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 (SLICE_X57Y130.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_3 (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_3 to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y130.DQ     Tcko                  0.414   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_3
    SLICE_X57Y130.CX     net (fanout=1)        0.284   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
    SLICE_X57Y130.CLK    Tckdi       (-Th)     0.218   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.196ns logic, 0.284ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 (SLICE_X57Y130.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2 to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y130.CQ     Tcko                  0.414   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_2
    SLICE_X57Y130.BX     net (fanout=1)        0.443   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(2)
    SLICE_X57Y130.CLK    Tckdi       (-Th)     0.231   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dll0rst_1
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.183ns logic, 0.443ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.400ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.800ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.HMODE_dllm.dllm/CLKIN
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.HMODE_dllm.dllm/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 1.400ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.800ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.HMODE_dllm.dllm/CLKIN
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.HMODE_dllm.dllm/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 1.881ns (max period limit - period)
  Period: 5.263ns
  Max period limit: 7.144ns (139.978MHz) (Tdcmpfx)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.HMODE_dllm.dllm/CLKFX
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.HMODE_dllm.dllm/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSSYSACE = PERIOD TIMEGRP "clk_33" 29 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 103 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.273ns.
--------------------------------------------------------------------------------

Paths for end point grace.grace0/s.rdata_4 (ILOGIC_X2Y181.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.accdone (FF)
  Destination:          grace.grace0/s.rdata_4 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (1.418 - 1.436)
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: grace.grace0/s.accdone to grace.grace0/s.rdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y92.AQ     Tcko                  0.471   grace.grace0/s.accdone
                                                       grace.grace0/s.accdone
    SLICE_X103Y91.A3     net (fanout=3)        0.602   grace.grace0/s.accdone
    SLICE_X103Y91.A      Tilo                  0.094   grace.grace0/s_rdata_not0001
                                                       grace.grace0/s_rdata_not00011
    ILOGIC_X2Y181.CE1    net (fanout=16)       1.472   grace.grace0/s_rdata_not0001
    ILOGIC_X2Y181.CLK    Tice1ck               0.581   ahbso(4)_hrdata(20)
                                                       grace.grace0/s.rdata_4
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.146ns logic, 2.074ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state_3 (FF)
  Destination:          grace.grace0/s.rdata_4 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.819 - 0.768)
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: grace.grace0/s.state_3 to grace.grace0/s.rdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.AQ     Tcko                  0.450   grace.grace0/s.state_3
                                                       grace.grace0/s.state_3
    SLICE_X103Y91.A4     net (fanout=9)        0.547   grace.grace0/s.state_3
    SLICE_X103Y91.A      Tilo                  0.094   grace.grace0/s_rdata_not0001
                                                       grace.grace0/s_rdata_not00011
    ILOGIC_X2Y181.CE1    net (fanout=16)       1.472   grace.grace0/s_rdata_not0001
    ILOGIC_X2Y181.CLK    Tice1ck               0.581   ahbso(4)_hrdata(20)
                                                       grace.grace0/s.rdata_4
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.125ns logic, 2.019ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point grace.grace0/s.rdata_8 (ILOGIC_X2Y180.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.accdone (FF)
  Destination:          grace.grace0/s.rdata_8 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (1.418 - 1.436)
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: grace.grace0/s.accdone to grace.grace0/s.rdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y92.AQ     Tcko                  0.471   grace.grace0/s.accdone
                                                       grace.grace0/s.accdone
    SLICE_X103Y91.A3     net (fanout=3)        0.602   grace.grace0/s.accdone
    SLICE_X103Y91.A      Tilo                  0.094   grace.grace0/s_rdata_not0001
                                                       grace.grace0/s_rdata_not00011
    ILOGIC_X2Y180.CE1    net (fanout=16)       1.472   grace.grace0/s_rdata_not0001
    ILOGIC_X2Y180.CLK    Tice1ck               0.581   ahbso(4)_hrdata(24)
                                                       grace.grace0/s.rdata_8
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.146ns logic, 2.074ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state_3 (FF)
  Destination:          grace.grace0/s.rdata_8 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.819 - 0.768)
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: grace.grace0/s.state_3 to grace.grace0/s.rdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.AQ     Tcko                  0.450   grace.grace0/s.state_3
                                                       grace.grace0/s.state_3
    SLICE_X103Y91.A4     net (fanout=9)        0.547   grace.grace0/s.state_3
    SLICE_X103Y91.A      Tilo                  0.094   grace.grace0/s_rdata_not0001
                                                       grace.grace0/s_rdata_not00011
    ILOGIC_X2Y180.CE1    net (fanout=16)       1.472   grace.grace0/s_rdata_not0001
    ILOGIC_X2Y180.CLK    Tice1ck               0.581   ahbso(4)_hrdata(24)
                                                       grace.grace0/s.rdata_8
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.125ns logic, 2.019ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point grace.grace0/s.rdata_2 (ILOGIC_X2Y176.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.accdone (FF)
  Destination:          grace.grace0/s.rdata_2 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (1.408 - 1.436)
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: grace.grace0/s.accdone to grace.grace0/s.rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y92.AQ     Tcko                  0.471   grace.grace0/s.accdone
                                                       grace.grace0/s.accdone
    SLICE_X103Y91.A3     net (fanout=3)        0.602   grace.grace0/s.accdone
    SLICE_X103Y91.A      Tilo                  0.094   grace.grace0/s_rdata_not0001
                                                       grace.grace0/s_rdata_not00011
    ILOGIC_X2Y176.CE1    net (fanout=16)       1.424   grace.grace0/s_rdata_not0001
    ILOGIC_X2Y176.CLK    Tice1ck               0.581   ahbso(4)_hrdata(18)
                                                       grace.grace0/s.rdata_2
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.146ns logic, 2.026ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state_3 (FF)
  Destination:          grace.grace0/s.rdata_2 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.809 - 0.768)
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: grace.grace0/s.state_3 to grace.grace0/s.rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.AQ     Tcko                  0.450   grace.grace0/s.state_3
                                                       grace.grace0/s.state_3
    SLICE_X103Y91.A4     net (fanout=9)        0.547   grace.grace0/s.state_3
    SLICE_X103Y91.A      Tilo                  0.094   grace.grace0/s_rdata_not0001
                                                       grace.grace0/s_rdata_not00011
    ILOGIC_X2Y176.CE1    net (fanout=16)       1.424   grace.grace0/s_rdata_not0001
    ILOGIC_X2Y176.CLK    Tice1ck               0.581   ahbso(4)_hrdata(18)
                                                       grace.grace0/s.rdata_2
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.125ns logic, 1.971ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TSSYSACE = PERIOD TIMEGRP "clk_33" 29 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point grace.grace0/s.state_2 (SLICE_X100Y90.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               grace.grace0/s.sync.rstn_1 (FF)
  Destination:          grace.grace0/s.state_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.212ns (0.647 - 0.435)
  Source Clock:         clkace rising at 29.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: grace.grace0/s.sync.rstn_1 to grace.grace0/s.state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y90.AQ     Tcko                  0.433   grace.grace0/s.sync.rstn_1
                                                       grace.grace0/s.sync.rstn_1
    SLICE_X100Y90.A5     net (fanout=5)        0.385   grace.grace0/s.sync.rstn_1
    SLICE_X100Y90.CLK    Tah         (-Th)     0.219   grace.grace0/s.state_2
                                                       grace.grace0/sin_state(2)11
                                                       grace.grace0/s.state_2
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.214ns logic, 0.385ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point grace.grace0/s.aceo.doen (SLICE_X101Y91.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               grace.grace0/s.state_3 (FF)
  Destination:          grace.grace0/s.aceo.doen (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.273ns (1.586 - 1.313)
  Source Clock:         clkace rising at 29.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: grace.grace0/s.state_3 to grace.grace0/s.aceo.doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.AQ     Tcko                  0.414   grace.grace0/s.state_3
                                                       grace.grace0/s.state_3
    SLICE_X101Y91.B5     net (fanout=9)        0.374   grace.grace0/s.state_3
    SLICE_X101Y91.CLK    Tah         (-Th)     0.065   aceo_doen
                                                       grace.grace0/s_aceo_doen_mux0000_F
                                                       grace.grace0/s_aceo_doen_mux0000
                                                       grace.grace0/s.aceo.doen
    -------------------------------------------------  ---------------------------
    Total                                      0.723ns (0.349ns logic, 0.374ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point grace.grace0/s.aceo.doen (SLICE_X101Y91.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               grace.grace0/s.state_3 (FF)
  Destination:          grace.grace0/s.aceo.doen (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.273ns (1.586 - 1.313)
  Source Clock:         clkace rising at 29.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: grace.grace0/s.state_3 to grace.grace0/s.aceo.doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.AQ     Tcko                  0.414   grace.grace0/s.state_3
                                                       grace.grace0/s.state_3
    SLICE_X101Y91.A5     net (fanout=9)        0.377   grace.grace0/s.state_3
    SLICE_X101Y91.CLK    Tah         (-Th)     0.062   aceo_doen
                                                       grace.grace0/s_aceo_doen_mux0000_G
                                                       grace.grace0/s_aceo_doen_mux0000
                                                       grace.grace0/s.aceo.doen
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.352ns logic, 0.377ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TSSYSACE = PERIOD TIMEGRP "clk_33" 29 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: grace.grace0/s.sync.acc_1/CLK
  Logical resource: grace.grace0/Mshreg_s.sync.acc_1/CLK
  Location pin: SLICE_X96Y89.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: grace.grace0/s.sync.acc_1/CLK
  Logical resource: grace.grace0/Mshreg_s.sync.acc_1/CLK
  Location pin: SLICE_X96Y89.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: grace.grace0/s.sync.hwrite_1/CLK
  Logical resource: grace.grace0/Mshreg_s.sync.hwrite_1/CLK
  Location pin: SLICE_X100Y88.CLK
  Clock network: clkace
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkm_clkml = MAXDELAY FROM TIMEGRP "clkm" TO TIMEGRP 
"clkml" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 496 paths analyzed, 490 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.903ns.
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC (SLICE_X32Y86.C1), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.097ns (requirement - data path)
  Source:               ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.ramaddr_4 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 0)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.ramaddr_4 to ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y62.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddrc/rbraddr(1)
                                                       ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.ramaddr_4
    SLICE_X32Y86.C1      net (fanout=94)       4.453   ddrsp0.ddrc0/ddrc/rbraddr(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.450ns logic, 4.453ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC_D1 (SLICE_X32Y86.C1), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.097ns (requirement - data path)
  Source:               ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.ramaddr_4 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 0)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.ramaddr_4 to ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y62.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddrc/rbraddr(1)
                                                       ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.ramaddr_4
    SLICE_X32Y86.C1      net (fanout=94)       4.453   ddrsp0.ddrc0/ddrc/rbraddr(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.450ns logic, 4.453ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_14 (SLICE_X8Y101.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst0/rstoutl to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.AQ      Tcko                  0.450   bus_error_1_OBUF
                                                       rst0/rstoutl
    SLICE_X9Y91.C3       net (fanout=340)      1.496   bus_error_1_OBUF
    SLICE_X9Y91.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N78
                                                       ddrsp0.ddrc0/ddr_rst1
    SLICE_X5Y100.C1      net (fanout=99)       1.665   ddrsp0.ddrc0/ddrc/ddrc/ddr_rst_inv
    SLICE_X5Y100.C       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(0)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_2_mux001051
    SLICE_X8Y101.D6      net (fanout=7)        1.064   ddrsp0.ddrc0/ddrc/ddrc/N83
    SLICE_X8Y101.CLK     Tas                   0.010   ddrsp0.ddrc0/sdo_address(14)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_14_mux00061
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_14
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (0.648ns logic, 4.225ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_clkm_clkml = MAXDELAY FROM TIMEGRP "clkm" TO TIMEGRP "clkml" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.hwrite (SLICE_X32Y78.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.req.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.hwrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.req.hwrite to ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.hwrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.AQ      Tcko                  0.414   ddrsp0.ddrc0/ddrc/request_hwrite
                                                       ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.req.hwrite
    SLICE_X32Y78.AI      net (fanout=2)        0.806   ddrsp0.ddrc0/ddrc/request_hwrite
    SLICE_X32Y78.CLK     Tdh         (-Th)     0.108   ddrsp0.ddrc0/ddrc/ddrc/dr.req2.hwrite
                                                       ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.hwrite
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.306ns logic, 0.806ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.endaddr_2 (SLICE_X44Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.req.endaddr_2 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.endaddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.294ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.req.endaddr_2 to ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.endaddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y66.CQ      Tcko                  0.433   ddrsp0.ddrc0/ddrc/request_endaddr(2)
                                                       ddrsp0.ddrc0/ddrc/gft0.ahbc/ar.req.endaddr_2
    SLICE_X44Y82.AI      net (fanout=2)        0.969   ddrsp0.ddrc0/ddrc/request_endaddr(2)
    SLICE_X44Y82.CLK     Tdh         (-Th)     0.108   ddrsp0.ddrc0/ddrc/ddrc/dr.req2.endaddr_2
                                                       ddrsp0.ddrc0/ddrc/ddrc/Mshreg_dr.req2.endaddr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (0.325ns logic, 0.969ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/q_7 (SLICE_X16Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1 (RAM)
  Destination:          ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1 to ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y64.A       Tshcko                1.394   ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/_varindex0000(11)
                                                       ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1
    SLICE_X16Y63.DX      net (fanout=1)        0.283   ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/_varindex0000(7)
    SLICE_X16Y63.CLK     Tckdi       (-Th)     0.230   ddrsp0.ddrc0/sdo_data(7)
                                                       ddrsp0.ddrc0/ddrc/wbuf/ramgen[3].r/xc2v.x0/a0.x0/q_7
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (1.164ns logic, 0.283ns route)
                                                       (80.4% logic, 19.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkml_clkm = MAXDELAY FROM TIMEGRP "clkml" TO TIMEGRP 
"clkm" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 386 paths analyzed, 386 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.802ns.
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_122 (SLICE_X40Y82.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd21_RAMB (RAM)
  Destination:          ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_122 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd21_RAMB to ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.BMUX    Tshcko                1.660   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(125)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd21_RAMB
    SLICE_X40Y82.C2      net (fanout=1)        2.127   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(122)
    SLICE_X40Y82.CLK     Tas                   0.015   ddrsp0.ddrc0/ddrc/rbuf/do(0)(123)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(122)_rt
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_122
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.675ns logic, 2.127ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/wbuf/ramgen[1].r/xc2v.x0/a0.x0/Mram_rfd5_RAMC (SLICE_X8Y61.C1), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.376ns (requirement - data path)
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.ramaddr_0 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/wbuf/ramgen[1].r/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.ramaddr_0 to ddrsp0.ddrc0/ddrc/wbuf/ramgen[1].r/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddrc/rbwaddr
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.ramaddr_0
    SLICE_X8Y61.C1       net (fanout=96)       3.174   ddrsp0.ddrc0/ddrc/rbwaddr
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.450ns logic, 3.174ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/wbuf/ramgen[1].r/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (SLICE_X8Y61.C1), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.376ns (requirement - data path)
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.ramaddr_0 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/wbuf/ramgen[1].r/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.ramaddr_0 to ddrsp0.ddrc0/ddrc/wbuf/ramgen[1].r/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddrc/rbwaddr
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.ramaddr_0
    SLICE_X8Y61.C1       net (fanout=96)       3.174   ddrsp0.ddrc0/ddrc/rbwaddr
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.450ns logic, 3.174ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_clkml_clkm = MAXDELAY FROM TIMEGRP "clkml" TO TIMEGRP "clkm" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_85 (SLICE_X36Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd15_RAMA_D1 (RAM)
  Destination:          ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_85 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd15_RAMA_D1 to ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.A       Tshcko                1.394   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(89)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd15_RAMA_D1
    SLICE_X36Y74.BX      net (fanout=1)        0.500   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(85)
    SLICE_X36Y74.CLK     Tckdi       (-Th)     0.242   ddrsp0.ddrc0/ddrc/rbuf/do(0)(87)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_85
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (1.152ns logic, 0.500ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_73 (SLICE_X36Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd13_RAMA_D1 (RAM)
  Destination:          ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_73 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd13_RAMA_D1 to ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.A       Tshcko                1.394   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(77)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd13_RAMA_D1
    SLICE_X36Y76.BX      net (fanout=1)        0.500   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(73)
    SLICE_X36Y76.CLK     Tckdi       (-Th)     0.242   ddrsp0.ddrc0/ddrc/rbuf/do(0)(75)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_73
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (1.152ns logic, 0.500ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_41 (SLICE_X29Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC_D1 (RAM)
  Destination:          ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC_D1 to ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y86.C       Tshcko                1.414   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(41)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/Mram_rfd7_RAMC_D1
    SLICE_X29Y88.BX      net (fanout=1)        0.492   ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/_varindex0000(41)
    SLICE_X29Y88.CLK     Tckdi       (-Th)     0.231   ddrsp0.ddrc0/ddrc/rbuf/do(0)(43)
                                                       ddrsp0.ddrc0/ddrc/rbuf/ramgen[0].r/xc2v.x0/a0.x0/q_41
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (1.183ns logic, 0.492ns route)
                                                       (70.6% logic, 29.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 50417 paths analyzed, 412 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y14.ENARDENL), 538 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.141ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_0 (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.186ns (Levels of Logic = 7)
  Clock Path Skew:      3.785ns (5.555 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_0 to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.DQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.A1         net (fanout=5)        0.922   svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.COUT       Topcya                0.499   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/r.int_reg_4_0_rt
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.DMUX       Tcind                 0.405   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X69Y31.D1         net (fanout=1)        0.850   svga.svga0/_sub0001(11)
    SLICE_X69Y31.COUT       Topcyd                0.392   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.CIN        net (fanout=1)        0.000   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.BMUX       Tcinb                 0.262   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X70Y46.A3         net (fanout=4)        1.338   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X70Y46.A          Tilo                  0.094   svga.svga0/N22
                                                          svga.svga0/read_en_clut_SW0
    SLICE_X70Y50.A1         net (fanout=1)        1.133   svga.svga0/N22
    SLICE_X70Y50.A          Tilo                  0.094   i2cm.i2c0/byte_ctrl/N35
                                                          svga.svga0/read_en_clut
    RAMB36_X3Y14.ENARDENL   net (fanout=1)        2.229   svga.svga0/read_en_clut
    RAMB36_X3Y14.CLKARDCLKL Trcck_RDEN            0.414   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.186ns (2.714ns logic, 6.472ns route)
                                                          (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.136ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_0 (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.181ns (Levels of Logic = 7)
  Clock Path Skew:      3.785ns (5.555 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_0 to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.DQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.A1         net (fanout=5)        0.922   svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.COUT       Topcya                0.499   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/r.int_reg_4_0_rt
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X68Y33.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(11)
    SLICE_X68Y33.BMUX       Tcinb                 0.342   svga.svga0/_sub0001(15)
                                                          svga.svga0/Msub__sub0001_xor(15)
    SLICE_X69Y32.A1         net (fanout=1)        0.837   svga.svga0/_sub0001(13)
    SLICE_X69Y32.BMUX       Topab                 0.621   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(4)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X70Y46.A3         net (fanout=4)        1.338   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X70Y46.A          Tilo                  0.094   svga.svga0/N22
                                                          svga.svga0/read_en_clut_SW0
    SLICE_X70Y50.A1         net (fanout=1)        1.133   svga.svga0/N22
    SLICE_X70Y50.A          Tilo                  0.094   i2cm.i2c0/byte_ctrl/N35
                                                          svga.svga0/read_en_clut
    RAMB36_X3Y14.ENARDENL   net (fanout=1)        2.229   svga.svga0/read_en_clut
    RAMB36_X3Y14.CLKARDCLKL Trcck_RDEN            0.414   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.181ns (2.722ns logic, 6.459ns route)
                                                          (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.119ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_1 (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.164ns (Levels of Logic = 7)
  Clock Path Skew:      3.785ns (5.555 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_1 to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.CQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_1
    SLICE_X68Y30.B1         net (fanout=5)        0.916   svga.svga0/r.int_reg_4_1
    SLICE_X68Y30.COUT       Topcyb                0.483   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/Msub__sub0001_lut(1)_INV_0
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.DMUX       Tcind                 0.405   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X69Y31.D1         net (fanout=1)        0.850   svga.svga0/_sub0001(11)
    SLICE_X69Y31.COUT       Topcyd                0.392   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.CIN        net (fanout=1)        0.000   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.BMUX       Tcinb                 0.262   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X70Y46.A3         net (fanout=4)        1.338   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X70Y46.A          Tilo                  0.094   svga.svga0/N22
                                                          svga.svga0/read_en_clut_SW0
    SLICE_X70Y50.A1         net (fanout=1)        1.133   svga.svga0/N22
    SLICE_X70Y50.A          Tilo                  0.094   i2cm.i2c0/byte_ctrl/N35
                                                          svga.svga0/read_en_clut
    RAMB36_X3Y14.ENARDENL   net (fanout=1)        2.229   svga.svga0/read_en_clut
    RAMB36_X3Y14.CLKARDCLKL Trcck_RDEN            0.414   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.164ns (2.698ns logic, 6.466ns route)
                                                          (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0 (RAMB36_X3Y15.ENARDENL), 352 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.293ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_0 (FF)
  Destination:          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0 (RAM)
  Data Path Delay:      8.358ns (Levels of Logic = 7)
  Clock Path Skew:      3.805ns (5.575 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_0 to svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.DQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.A1         net (fanout=5)        0.922   svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.COUT       Topcya                0.499   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/r.int_reg_4_0_rt
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.DMUX       Tcind                 0.405   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X69Y31.D1         net (fanout=1)        0.850   svga.svga0/_sub0001(11)
    SLICE_X69Y31.COUT       Topcyd                0.392   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.CIN        net (fanout=1)        0.000   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.BMUX       Tcinb                 0.262   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X79Y50.B5         net (fanout=4)        1.837   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X79Y50.B          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/t_fifo_ren_mux00001
    SLICE_X79Y50.A5         net (fanout=1)        0.224   svga.svga0/t_fifo_ren_mux0000
    SLICE_X79Y50.A          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/read_en_fifo
    RAMB36_X3Y15.ENARDENL   net (fanout=2)        1.811   svga.svga0/read_en_fifo
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.414   svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
                                                          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.358ns (2.714ns logic, 5.644ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.288ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_0 (FF)
  Destination:          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0 (RAM)
  Data Path Delay:      8.353ns (Levels of Logic = 7)
  Clock Path Skew:      3.805ns (5.575 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_0 to svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.DQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.A1         net (fanout=5)        0.922   svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.COUT       Topcya                0.499   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/r.int_reg_4_0_rt
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X68Y33.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(11)
    SLICE_X68Y33.BMUX       Tcinb                 0.342   svga.svga0/_sub0001(15)
                                                          svga.svga0/Msub__sub0001_xor(15)
    SLICE_X69Y32.A1         net (fanout=1)        0.837   svga.svga0/_sub0001(13)
    SLICE_X69Y32.BMUX       Topab                 0.621   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(4)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X79Y50.B5         net (fanout=4)        1.837   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X79Y50.B          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/t_fifo_ren_mux00001
    SLICE_X79Y50.A5         net (fanout=1)        0.224   svga.svga0/t_fifo_ren_mux0000
    SLICE_X79Y50.A          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/read_en_fifo
    RAMB36_X3Y15.ENARDENL   net (fanout=2)        1.811   svga.svga0/read_en_fifo
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.414   svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
                                                          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.353ns (2.722ns logic, 5.631ns route)
                                                          (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.271ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_1 (FF)
  Destination:          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0 (RAM)
  Data Path Delay:      8.336ns (Levels of Logic = 7)
  Clock Path Skew:      3.805ns (5.575 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_1 to svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.CQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_1
    SLICE_X68Y30.B1         net (fanout=5)        0.916   svga.svga0/r.int_reg_4_1
    SLICE_X68Y30.COUT       Topcyb                0.483   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/Msub__sub0001_lut(1)_INV_0
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.DMUX       Tcind                 0.405   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X69Y31.D1         net (fanout=1)        0.850   svga.svga0/_sub0001(11)
    SLICE_X69Y31.COUT       Topcyd                0.392   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.CIN        net (fanout=1)        0.000   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.BMUX       Tcinb                 0.262   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X79Y50.B5         net (fanout=4)        1.837   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X79Y50.B          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/t_fifo_ren_mux00001
    SLICE_X79Y50.A5         net (fanout=1)        0.224   svga.svga0/t_fifo_ren_mux0000
    SLICE_X79Y50.A          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/read_en_fifo
    RAMB36_X3Y15.ENARDENL   net (fanout=2)        1.811   svga.svga0/read_en_fifo
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.414   svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
                                                          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.336ns (2.698ns logic, 5.638ns route)
                                                          (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y15.ENAU), 352 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.289ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_0 (FF)
  Destination:          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.358ns (Levels of Logic = 7)
  Clock Path Skew:      3.809ns (5.579 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_0 to svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.DQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.A1         net (fanout=5)        0.922   svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.COUT       Topcya                0.499   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/r.int_reg_4_0_rt
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.DMUX       Tcind                 0.405   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X69Y31.D1         net (fanout=1)        0.850   svga.svga0/_sub0001(11)
    SLICE_X69Y31.COUT       Topcyd                0.392   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.CIN        net (fanout=1)        0.000   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.BMUX       Tcinb                 0.262   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X79Y50.B5         net (fanout=4)        1.837   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X79Y50.B          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/t_fifo_ren_mux00001
    SLICE_X79Y50.A5         net (fanout=1)        0.224   svga.svga0/t_fifo_ren_mux0000
    SLICE_X79Y50.A          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/read_en_fifo
    RAMB36_X3Y15.ENAU       net (fanout=2)        1.811   svga.svga0/read_en_fifo
    RAMB36_X3Y15.CLKARDCLKU Trcck_RDEN            0.414   svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
                                                          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.358ns (2.714ns logic, 5.644ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.284ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_0 (FF)
  Destination:          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.353ns (Levels of Logic = 7)
  Clock Path Skew:      3.809ns (5.579 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_0 to svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.DQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.A1         net (fanout=5)        0.922   svga.svga0/r.int_reg_4_0
    SLICE_X68Y30.COUT       Topcya                0.499   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/r.int_reg_4_0_rt
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X68Y33.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(11)
    SLICE_X68Y33.BMUX       Tcinb                 0.342   svga.svga0/_sub0001(15)
                                                          svga.svga0/Msub__sub0001_xor(15)
    SLICE_X69Y32.A1         net (fanout=1)        0.837   svga.svga0/_sub0001(13)
    SLICE_X69Y32.BMUX       Topab                 0.621   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(4)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X79Y50.B5         net (fanout=4)        1.837   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X79Y50.B          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/t_fifo_ren_mux00001
    SLICE_X79Y50.A5         net (fanout=1)        0.224   svga.svga0/t_fifo_ren_mux0000
    SLICE_X79Y50.A          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/read_en_fifo
    RAMB36_X3Y15.ENAU       net (fanout=2)        1.811   svga.svga0/read_en_fifo
    RAMB36_X3Y15.CLKARDCLKU Trcck_RDEN            0.414   svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
                                                          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.353ns (2.722ns logic, 5.631ns route)
                                                          (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.267ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/r.int_reg_4_1 (FF)
  Destination:          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.336ns (Levels of Logic = 7)
  Clock Path Skew:      3.809ns (5.579 - 1.770)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/r.int_reg_4_1 to svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y30.CQ         Tcko                  0.450   svga.svga0/r.int_reg_4_0
                                                          svga.svga0/r.int_reg_4_1
    SLICE_X68Y30.B1         net (fanout=5)        0.916   svga.svga0/r.int_reg_4_1
    SLICE_X68Y30.COUT       Topcyb                0.483   svga.svga0/Msub__sub0001_cy(3)
                                                          svga.svga0/Msub__sub0001_lut(1)_INV_0
                                                          svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(3)
    SLICE_X68Y31.COUT       Tbyp                  0.104   svga.svga0/Msub__sub0001_cy(7)
                                                          svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.CIN        net (fanout=1)        0.000   svga.svga0/Msub__sub0001_cy(7)
    SLICE_X68Y32.DMUX       Tcind                 0.405   svga.svga0/Msub__sub0001_cy(11)
                                                          svga.svga0/Msub__sub0001_cy(11)
    SLICE_X69Y31.D1         net (fanout=1)        0.850   svga.svga0/_sub0001(11)
    SLICE_X69Y31.COUT       Topcyd                0.392   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_lut(3)
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.CIN        net (fanout=1)        0.000   svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X69Y32.BMUX       Tcinb                 0.262   svga.svga0/v0_fifo_ren_cmp_eq0000
                                                          svga.svga0/Mcompar_v0.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X79Y50.B5         net (fanout=4)        1.837   svga.svga0/v0_fifo_ren_cmp_eq0000
    SLICE_X79Y50.B          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/t_fifo_ren_mux00001
    SLICE_X79Y50.A5         net (fanout=1)        0.224   svga.svga0/t_fifo_ren_mux0000
    SLICE_X79Y50.A          Tilo                  0.094   svga.svga0/t.fifo_ren
                                                          svga.svga0/read_en_fifo
    RAMB36_X3Y15.ENAU       net (fanout=2)        1.811   svga.svga0/read_en_fifo
    RAMB36_X3Y15.CLKARDCLKU Trcck_RDEN            0.414   svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
                                                          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.336ns (2.698ns logic, 5.638ns route)
                                                          (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TSPLB_TFT65_path" TIG;
--------------------------------------------------------------------------------

Paths for end point svga.svga0/t.hcounter_15 (SLICE_X70Y30.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.351ns (datapath - clock path skew - uncertainty)
  Source:               svga.svga0/r.int_reg_4_15 (FF)
  Destination:          svga.svga0/t.hcounter_15 (FF)
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Clock Path Skew:      4.267ns (5.911 - 1.644)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Minimum Data Path: svga.svga0/r.int_reg_4_15 to svga.svga0/t.hcounter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y30.DQ      Tcko                  0.414   svga.svga0/r.int_reg_4_15
                                                       svga.svga0/r.int_reg_4_15
    SLICE_X70Y30.D6      net (fanout=5)        0.309   svga.svga0/r.int_reg_4_15
    SLICE_X70Y30.CLK     Tah         (-Th)     0.067   svga.svga0/t.hcounter_15
                                                       svga.svga0/Mcount_t.hcounter_lut(15)
                                                       svga.svga0/Mcount_t.hcounter_xor(15)
                                                       svga.svga0/t.hcounter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.347ns logic, 0.309ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/Mshreg_sync_w.s3_1 (SLICE_X96Y76.CI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.280ns (datapath - clock path skew - uncertainty)
  Source:               svga.svga0/r.sync_w_1 (FF)
  Destination:          svga.svga0/Mshreg_sync_w.s3_1 (FF)
  Data Path Delay:      0.698ns (Levels of Logic = 0)
  Clock Path Skew:      4.238ns (5.892 - 1.654)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Minimum Data Path: svga.svga0/r.sync_w_1 to svga.svga0/Mshreg_sync_w.s3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y74.CQ      Tcko                  0.414   svga.svga0/r.sync_w_2
                                                       svga.svga0/r.sync_w_1
    SLICE_X96Y76.CI      net (fanout=4)        0.392   svga.svga0/r.sync_w_1
    SLICE_X96Y76.CLK     Tdh         (-Th)     0.108   svga.svga0/sync_w.s3_1
                                                       svga.svga0/Mshreg_sync_w.s3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.306ns logic, 0.392ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/t.hcounter_2 (SLICE_X70Y27.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.086ns (datapath - clock path skew - uncertainty)
  Source:               svga.svga0/r.int_reg_4_2 (FF)
  Destination:          svga.svga0/t.hcounter_2 (FF)
  Data Path Delay:      0.930ns (Levels of Logic = 1)
  Clock Path Skew:      4.276ns (5.923 - 1.647)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Minimum Data Path: svga.svga0/r.int_reg_4_2 to svga.svga0/t.hcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y30.BQ      Tcko                  0.414   svga.svga0/r.int_reg_4_0
                                                       svga.svga0/r.int_reg_4_2
    SLICE_X70Y27.C5      net (fanout=5)        0.549   svga.svga0/r.int_reg_4_2
    SLICE_X70Y27.CLK     Tah         (-Th)     0.033   svga.svga0/t.hcounter_3
                                                       svga.svga0/Mcount_t.hcounter_lut(2)
                                                       svga.svga0/Mcount_t.hcounter_cy(3)
                                                       svga.svga0/t.hcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.381ns logic, 0.549ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/bufg00 (BUFGCTRL_X0Y6.I0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.515ns (data path)
  Source:               vgadvi.dvi0/clkval_1 (FF)
  Destination:          vgadvi.dvi0/bufg00 (OTHER)
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Source Clock:         vgadvi.dvi0/clk_m rising at 0.000ns

  Maximum Data Path: vgadvi.dvi0/clkval_1 to vgadvi.dvi0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y94.DQ      Tcko                  0.450   clk25
                                                       vgadvi.dvi0/clkval_1
    SLICE_X46Y72.A2      net (fanout=2)        1.740   clk25
    SLICE_X46Y72.A       Tilo                  0.094   vgadvi.dvi0/lvgaclk
                                                       vgadvi.dvi0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.231   vgadvi.dvi0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.544ns logic, 2.971ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/bufg00 (BUFGCTRL_X0Y6.I0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.370ns (data path)
  Source:               vgadvi.dvi0/bufg01 (OTHER)
  Destination:          vgadvi.dvi0/bufg00 (OTHER)
  Data Path Delay:      3.370ns (Levels of Logic = 1)

  Maximum Data Path: vgadvi.dvi0/bufg01 to vgadvi.dvi0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.A5      net (fanout=1)        2.045   vgadvi.dvi0/lclk40
    SLICE_X46Y72.A       Tilo                  0.094   vgadvi.dvi0/lvgaclk
                                                       vgadvi.dvi0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.231   vgadvi.dvi0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (0.094ns logic, 3.276ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 125 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point apb0/r.prdata_3 (SLICE_X50Y47.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     11.692ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      6.631ns (Levels of Logic = 4)
  Clock Path Skew:      -4.321ns (1.575 - 5.896)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.AQ      Tcko                  0.450   svga.svga0/t.fifo_en
                                                       svga.svga0/t.fifo_en
    SLICE_X58Y32.A6      net (fanout=12)       2.006   svga.svga0/t.fifo_en
    SLICE_X58Y32.A       Tilo                  0.094   svga.svga0/apbrdata_3_mux000029
                                                       svga.svga0/apbrdata_3_mux000029
    SLICE_X54Y32.A6      net (fanout=1)        0.309   svga.svga0/apbrdata_3_mux000029
    SLICE_X54Y32.A       Tilo                  0.094   svga.svga0/apbrdata_3_mux000010
                                                       svga.svga0/apbrdata_3_mux000038
    SLICE_X43Y26.C4      net (fanout=1)        1.217   apbo(6)_prdata(3)
    SLICE_X43Y26.CMUX    Tilo                  0.392   ua1.uart1/r.loopb
                                                       apb0/rin_prdata(3)224_G
                                                       apb0/rin_prdata(3)224
    SLICE_X50Y47.A4      net (fanout=1)        2.043   apb0/rin_prdata(3)224
    SLICE_X50Y47.CLK     Tas                   0.026   ahbso(1)_hrdata(3)
                                                       apb0/rin_prdata(3)2891
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (1.056ns logic, 5.575ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/r.status_1 (SLICE_X95Y72.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.170ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/sync_c.s3_1 (FF)
  Destination:          svga.svga0/r.status_1 (FF)
  Data Path Delay:      5.288ns (Levels of Logic = 2)
  Clock Path Skew:      -4.142ns (1.646 - 5.788)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/sync_c.s3_1 to svga.svga0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y49.AQ      Tcko                  0.471   svga.svga0/sync_c.s3_1
                                                       svga.svga0/sync_c.s3_1
    SLICE_X94Y71.B3      net (fanout=78)       2.308   svga.svga0/sync_c.s3_1
    SLICE_X94Y71.B       Tilo                  0.094   svga.svga0/r.status_cst
                                                       svga.svga0/r.status_cst1
    SLICE_X94Y76.A1      net (fanout=9)        1.171   svga.svga0/r.status_cst
    SLICE_X94Y76.A       Tilo                  0.094   svga.svga0/r.data_7
                                                       svga.svga0/Mcount_r.status_val1
    SLICE_X95Y72.SR      net (fanout=1)        0.605   svga.svga0/Mcount_r.status_val
    SLICE_X95Y72.CLK     Tsrck                 0.545   svga.svga0/r.status_1
                                                       svga.svga0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (1.204ns logic, 4.084ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0 (RAMB36_X3Y15.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.948ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/sync_c.s3_1 (FF)
  Destination:          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0 (RAM)
  Data Path Delay:      5.179ns (Levels of Logic = 1)
  Clock Path Skew:      -4.029ns (1.759 - 5.788)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: svga.svga0/sync_c.s3_1 to svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y49.AQ         Tcko                  0.471   svga.svga0/sync_c.s3_1
                                                          svga.svga0/sync_c.s3_1
    SLICE_X98Y85.B4         net (fanout=78)       3.194   svga.svga0/sync_c.s3_1
    SLICE_X98Y85.B          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/_mux0051140
                                                          svga.svga0/v_ram_address_mux0002(7)1
    RAMB36_X3Y15.ADDRBL13   net (fanout=2)        1.073   svga.svga0/write_pointer_fifo(7)
    RAMB36_X3Y15.CLKBWRCLKL Trcck_ADDR            0.347   svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
                                                          svga.svga0/ram0/xc2v.x0/a6.x0/a9.x[1].r0
    ----------------------------------------------------  ---------------------------
    Total                                         5.179ns (0.912ns logic, 4.267ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TSTFT65_PLB_path" TIG;
--------------------------------------------------------------------------------

Paths for end point svga.svga0/Mshreg_sync_ra.s3_1 (SLICE_X96Y81.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.504ns (datapath - clock path skew - uncertainty)
  Source:               svga.svga0/t.sync_1 (FF)
  Destination:          svga.svga0/Mshreg_sync_ra.s3_1 (FF)
  Data Path Delay:      0.565ns (Levels of Logic = 0)
  Clock Path Skew:      -3.679ns (1.797 - 5.476)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Minimum Data Path: svga.svga0/t.sync_1 to svga.svga0/Mshreg_sync_ra.s3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y81.BQ      Tcko                  0.414   svga.svga0/t.sync_2
                                                       svga.svga0/t.sync_1
    SLICE_X96Y81.AI      net (fanout=6)        0.259   svga.svga0/t.sync_1
    SLICE_X96Y81.CLK     Tdh         (-Th)     0.108   svga.svga0/sync_ra.s3_1
                                                       svga.svga0/Mshreg_sync_ra.s3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.306ns logic, 0.259ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/r.sync_c_0 (SLICE_X65Y51.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.581ns (datapath - clock path skew - uncertainty)
  Source:               svga.svga0/sync_c.s3_1 (FF)
  Destination:          svga.svga0/r.sync_c_0 (FF)
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      -3.674ns (1.709 - 5.383)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Minimum Data Path: svga.svga0/sync_c.s3_1 to svga.svga0/r.sync_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y49.AQ      Tcko                  0.433   svga.svga0/sync_c.s3_1
                                                       svga.svga0/sync_c.s3_1
    SLICE_X65Y51.AX      net (fanout=78)       0.332   svga.svga0/sync_c.s3_1
    SLICE_X65Y51.CLK     Tckdi       (-Th)     0.118   svga.svga0/r.sync_c_0
                                                       svga.svga0/v_sync_c_mux0002(0)1_f7
                                                       svga.svga0/r.sync_c_0
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.315ns logic, 0.332ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/r.state_0 (SLICE_X64Y51.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.676ns (datapath - clock path skew - uncertainty)
  Source:               svga.svga0/sync_c.s3_1 (FF)
  Destination:          svga.svga0/r.state_0 (FF)
  Data Path Delay:      0.742ns (Levels of Logic = 1)
  Clock Path Skew:      -3.674ns (1.709 - 5.383)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.740ns

  Clock Uncertainty:          0.740ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.616ns
    Phase Error (PE):           0.395ns

  Minimum Data Path: svga.svga0/sync_c.s3_1 to svga.svga0/r.state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y49.AQ      Tcko                  0.433   svga.svga0/sync_c.s3_1
                                                       svga.svga0/sync_c.s3_1
    SLICE_X64Y51.A4      net (fanout=78)       0.528   svga.svga0/sync_c.s3_1
    SLICE_X64Y51.CLK     Tah         (-Th)     0.219   svga.svga0/r.state_2
                                                       svga.svga0/rin_state(0)11
                                                       svga.svga0/r.state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.214ns logic, 0.528ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7192 paths analyzed, 739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y14.ADDRAL6), 89 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.166ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.B3         net (fanout=3)        0.463   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Topba                 0.354   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_F
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D2         net (fanout=14)       1.353   svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D          Tilo                  0.094   svga.svga0/N114
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)41
    SLICE_X95Y77.B1         net (fanout=8)        1.230   svga.svga0/N114
    SLICE_X95Y77.B          Tilo                  0.094   svga.svga0/t.read_pointer_clut_1
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y14.ADDRAL6    net (fanout=1)        0.732   svga.svga0/read_pointer_clut(0)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.857ns (1.527ns logic, 8.330ns route)
                                                          (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.999ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.690ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.A6         net (fanout=3)        0.288   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Tilo                  0.362   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_G
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D2         net (fanout=14)       1.353   svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D          Tilo                  0.094   svga.svga0/N114
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)41
    SLICE_X95Y77.B1         net (fanout=8)        1.230   svga.svga0/N114
    SLICE_X95Y77.B          Tilo                  0.094   svga.svga0/t.read_pointer_clut_1
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y14.ADDRAL6    net (fanout=1)        0.732   svga.svga0/read_pointer_clut(0)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.690ns (1.535ns logic, 8.155ns route)
                                                          (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.341ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.032ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.B3         net (fanout=3)        0.463   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Topba                 0.354   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_F
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X97Y73.A6         net (fanout=14)       0.733   svga.svga0/v0_lock_mux0002
    SLICE_X97Y73.A          Tilo                  0.094   vgao_video_out_b(7)
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)21
    SLICE_X95Y77.B3         net (fanout=28)       1.025   svga.svga0/N86
    SLICE_X95Y77.B          Tilo                  0.094   svga.svga0/t.read_pointer_clut_1
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y14.ADDRAL6    net (fanout=1)        0.732   svga.svga0/read_pointer_clut(0)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.032ns (1.527ns logic, 7.505ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y14.ADDRAL7), 89 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.040ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.731ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.B3         net (fanout=3)        0.463   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Topba                 0.354   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_F
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D2         net (fanout=14)       1.353   svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D          Tilo                  0.094   svga.svga0/N114
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)41
    SLICE_X95Y77.D1         net (fanout=8)        1.076   svga.svga0/N114
    SLICE_X95Y77.D          Tilo                  0.094   svga.svga0/t.read_pointer_clut_1
                                                          svga.svga0/v0_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y14.ADDRAL7    net (fanout=1)        0.760   svga.svga0/read_pointer_clut(1)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.731ns (1.527ns logic, 8.204ns route)
                                                          (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.873ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.A6         net (fanout=3)        0.288   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Tilo                  0.362   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_G
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D2         net (fanout=14)       1.353   svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D          Tilo                  0.094   svga.svga0/N114
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)41
    SLICE_X95Y77.D1         net (fanout=8)        1.076   svga.svga0/N114
    SLICE_X95Y77.D          Tilo                  0.094   svga.svga0/t.read_pointer_clut_1
                                                          svga.svga0/v0_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y14.ADDRAL7    net (fanout=1)        0.760   svga.svga0/read_pointer_clut(1)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.564ns (1.535ns logic, 8.029ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.374ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.065ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.B3         net (fanout=3)        0.463   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Topba                 0.354   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_F
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X97Y73.A6         net (fanout=14)       0.733   svga.svga0/v0_lock_mux0002
    SLICE_X97Y73.A          Tilo                  0.094   vgao_video_out_b(7)
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)21
    SLICE_X95Y77.D3         net (fanout=28)       1.030   svga.svga0/N86
    SLICE_X95Y77.D          Tilo                  0.094   svga.svga0/t.read_pointer_clut_1
                                                          svga.svga0/v0_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y14.ADDRAL7    net (fanout=1)        0.760   svga.svga0/read_pointer_clut(1)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.065ns (1.527ns logic, 7.538ns route)
                                                          (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y14.ADDRAL13), 89 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.989ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.B3         net (fanout=3)        0.463   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Topba                 0.354   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_F
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D2         net (fanout=14)       1.353   svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D          Tilo                  0.094   svga.svga0/N114
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)41
    SLICE_X93Y74.D1         net (fanout=8)        1.220   svga.svga0/N114
    SLICE_X93Y74.D          Tilo                  0.094   svga.svga0/t.read_pointer_clut_7
                                                          svga.svga0/v0_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y14.ADDRAL13   net (fanout=1)        0.565   svga.svga0/read_pointer_clut(7)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.680ns (1.527ns logic, 8.153ns route)
                                                          (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.822ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.A6         net (fanout=3)        0.288   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Tilo                  0.362   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_G
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D2         net (fanout=14)       1.353   svga.svga0/v0_lock_mux0002
    SLICE_X99Y71.D          Tilo                  0.094   svga.svga0/N114
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)41
    SLICE_X93Y74.D1         net (fanout=8)        1.220   svga.svga0/N114
    SLICE_X93Y74.D          Tilo                  0.094   svga.svga0/t.read_pointer_clut_7
                                                          svga.svga0/v0_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y14.ADDRAL13   net (fanout=1)        0.565   svga.svga0/read_pointer_clut(7)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.513ns (1.535ns logic, 7.978ns route)
                                                          (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.161ns (data path - clock path skew + uncertainty)
  Source:               svga.svga0/t.fifo_ren (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.852ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (1.391 - 1.393)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: svga.svga0/t.fifo_ren to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y50.BQ         Tcko                  0.450   svga.svga0/t.fifo_ren
                                                          svga.svga0/t.fifo_ren
    SLICE_X101Y78.B6        net (fanout=20)       3.115   svga.svga0/t.fifo_ren
    SLICE_X101Y78.B         Tilo                  0.094   svga.svga0/t.read_pointer_out_3
                                                          svga.svga0/t_sync_not00012_SW0
    SLICE_X96Y80.C1         net (fanout=1)        1.437   svga.svga0/N134
    SLICE_X96Y80.C          Tilo                  0.094   svga.svga0/t.lock
                                                          svga.svga0/t_sync_not00012
    SLICE_X96Y80.B3         net (fanout=3)        0.463   svga.svga0/v0_lock_and0000
    SLICE_X96Y80.AMUX       Topba                 0.354   svga.svga0/t.lock
                                                          svga.svga0/v0_lock_mux0002_F
                                                          svga.svga0/v0_lock_mux0002
    SLICE_X97Y73.A6         net (fanout=14)       0.733   svga.svga0/v0_lock_mux0002
    SLICE_X97Y73.A          Tilo                  0.094   vgao_video_out_b(7)
                                                          svga.svga0/v0_read_pointer_clut_mux0006(0)21
    SLICE_X93Y74.D2         net (fanout=28)       1.012   svga.svga0/N86
    SLICE_X93Y74.D          Tilo                  0.094   svga.svga0/t.read_pointer_clut_7
                                                          svga.svga0/v0_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y14.ADDRAL13   net (fanout=1)        0.565   svga.svga0/read_pointer_clut(7)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.852ns (1.527ns logic, 7.325ns route)
                                                          (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc5l_v_clk0B = PERIOD TIMEGRP 
"clkgen0_xc5l_v_clk0B" TS_MAIN_CLK /         0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60060812 paths analyzed, 40705 endpoints analyzed, 33 failing endpoints
 33 timing errors detected. (33 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.693ns.
--------------------------------------------------------------------------------

Paths for end point l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X2Y19.ADDRAL10), 50426 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.444ns (Levels of Logic = 20)
  Clock Path Skew:      -0.068ns (1.325 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X71Y117.C5        net (fanout=13)       0.437   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X71Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_2
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)1
    SLICE_X70Y118.A2        net (fanout=4)        0.795   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)
    SLICE_X70Y118.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_and000111
    SLICE_X70Y117.B6        net (fanout=3)        0.317   l3.cpu[0].u0/leon3x0/p0/iu/N992
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X82Y95.C6         net (fanout=10)       0.360   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X82Y95.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r.cctrlwr
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)_SW0
    SLICE_X81Y96.D6         net (fanout=1)        0.564   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1371
    SLICE_X81Y96.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C6         net (fanout=3)        0.335   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cramo_dcramo_stag(1)(19)
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)_SW0
    SLICE_X79Y97.C5         net (fanout=1)        0.530   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N159
    SLICE_X79Y97.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N350
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)
    RAMB36_X2Y19.ADDRAL10   net (fanout=8)        0.624   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(4)
    RAMB36_X2Y19.CLKARDCLKL Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.444ns (2.677ns logic, 9.767ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.416ns (Levels of Logic = 21)
  Clock Path Skew:      -0.068ns (1.325 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X69Y117.B6        net (fanout=13)       0.188   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X69Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(3)1
    SLICE_X70Y117.D4        net (fanout=5)        0.700   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(3)
    SLICE_X70Y117.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C6        net (fanout=1)        0.153   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B5        net (fanout=1)        0.386   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X82Y95.C6         net (fanout=10)       0.360   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X82Y95.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r.cctrlwr
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)_SW0
    SLICE_X81Y96.D6         net (fanout=1)        0.564   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1371
    SLICE_X81Y96.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C6         net (fanout=3)        0.335   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cramo_dcramo_stag(1)(19)
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)_SW0
    SLICE_X79Y97.C5         net (fanout=1)        0.530   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N159
    SLICE_X79Y97.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N350
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)
    RAMB36_X2Y19.ADDRAL10   net (fanout=8)        0.624   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(4)
    RAMB36_X2Y19.CLKARDCLKL Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.416ns (2.771ns logic, 9.645ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.380ns (Levels of Logic = 21)
  Clock Path Skew:      -0.068ns (1.325 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X71Y117.C5        net (fanout=13)       0.437   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X71Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_2
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)1
    SLICE_X70Y117.D5        net (fanout=4)        0.415   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)
    SLICE_X70Y117.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C6        net (fanout=1)        0.153   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B5        net (fanout=1)        0.386   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X82Y95.C6         net (fanout=10)       0.360   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X82Y95.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r.cctrlwr
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)_SW0
    SLICE_X81Y96.D6         net (fanout=1)        0.564   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1371
    SLICE_X81Y96.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C6         net (fanout=3)        0.335   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cramo_dcramo_stag(1)(19)
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)_SW0
    SLICE_X79Y97.C5         net (fanout=1)        0.530   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N159
    SLICE_X79Y97.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N350
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)
    RAMB36_X2Y19.ADDRAL10   net (fanout=8)        0.624   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(4)
    RAMB36_X2Y19.CLKARDCLKL Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.380ns (2.771ns logic, 9.609ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X2Y19.ADDRAU10), 50426 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.444ns (Levels of Logic = 20)
  Clock Path Skew:      -0.064ns (1.329 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X71Y117.C5        net (fanout=13)       0.437   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X71Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_2
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)1
    SLICE_X70Y118.A2        net (fanout=4)        0.795   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)
    SLICE_X70Y118.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_and000111
    SLICE_X70Y117.B6        net (fanout=3)        0.317   l3.cpu[0].u0/leon3x0/p0/iu/N992
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X82Y95.C6         net (fanout=10)       0.360   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X82Y95.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r.cctrlwr
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)_SW0
    SLICE_X81Y96.D6         net (fanout=1)        0.564   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1371
    SLICE_X81Y96.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C6         net (fanout=3)        0.335   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cramo_dcramo_stag(1)(19)
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)_SW0
    SLICE_X79Y97.C5         net (fanout=1)        0.530   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N159
    SLICE_X79Y97.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N350
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)
    RAMB36_X2Y19.ADDRAU10   net (fanout=8)        0.624   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(4)
    RAMB36_X2Y19.CLKARDCLKU Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.444ns (2.677ns logic, 9.767ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.416ns (Levels of Logic = 21)
  Clock Path Skew:      -0.064ns (1.329 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X69Y117.B6        net (fanout=13)       0.188   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X69Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(3)1
    SLICE_X70Y117.D4        net (fanout=5)        0.700   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(3)
    SLICE_X70Y117.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C6        net (fanout=1)        0.153   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B5        net (fanout=1)        0.386   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X82Y95.C6         net (fanout=10)       0.360   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X82Y95.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r.cctrlwr
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)_SW0
    SLICE_X81Y96.D6         net (fanout=1)        0.564   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1371
    SLICE_X81Y96.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C6         net (fanout=3)        0.335   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cramo_dcramo_stag(1)(19)
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)_SW0
    SLICE_X79Y97.C5         net (fanout=1)        0.530   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N159
    SLICE_X79Y97.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N350
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)
    RAMB36_X2Y19.ADDRAU10   net (fanout=8)        0.624   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(4)
    RAMB36_X2Y19.CLKARDCLKU Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.416ns (2.771ns logic, 9.645ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.380ns (Levels of Logic = 21)
  Clock Path Skew:      -0.064ns (1.329 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X71Y117.C5        net (fanout=13)       0.437   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X71Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_2
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)1
    SLICE_X70Y117.D5        net (fanout=4)        0.415   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)
    SLICE_X70Y117.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C6        net (fanout=1)        0.153   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B5        net (fanout=1)        0.386   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X82Y95.C6         net (fanout=10)       0.360   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X82Y95.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r.cctrlwr
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)_SW0
    SLICE_X81Y96.D6         net (fanout=1)        0.564   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1371
    SLICE_X81Y96.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C6         net (fanout=3)        0.335   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(6)
    SLICE_X84Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cramo_dcramo_stag(1)(19)
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)_SW0
    SLICE_X79Y97.C5         net (fanout=1)        0.530   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N159
    SLICE_X79Y97.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N350
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(4)
    RAMB36_X2Y19.ADDRAU10   net (fanout=8)        0.624   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(4)
    RAMB36_X2Y19.CLKARDCLKU Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.380ns (2.771ns logic, 9.609ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X2Y19.ADDRAL8), 50368 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.429ns (Levels of Logic = 20)
  Clock Path Skew:      -0.068ns (1.325 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X71Y117.C5        net (fanout=13)       0.437   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X71Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_2
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)1
    SLICE_X70Y118.A2        net (fanout=4)        0.795   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)
    SLICE_X70Y118.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_and000111
    SLICE_X70Y117.B6        net (fanout=3)        0.317   l3.cpu[0].u0/leon3x0/p0/iu/N992
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X80Y93.B6         net (fanout=10)       0.495   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X80Y93.B          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)_SW0
    SLICE_X81Y94.D6         net (fanout=1)        0.288   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1411
    SLICE_X81Y94.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[3].dtags0/r.raddr_7
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)
    SLICE_X83Y96.A6         net (fanout=3)        0.446   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)
    SLICE_X83Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(2)_SW0
    SLICE_X79Y96.C6         net (fanout=1)        0.431   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N167
    SLICE_X79Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dco_icdiag_cctrl_burst
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(2)
    RAMB36_X2Y19.ADDRAL8    net (fanout=8)        0.738   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(2)
    RAMB36_X2Y19.CLKARDCLKL Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.429ns (2.677ns logic, 9.752ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.401ns (Levels of Logic = 21)
  Clock Path Skew:      -0.068ns (1.325 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X69Y117.B6        net (fanout=13)       0.188   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X69Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(3)1
    SLICE_X70Y117.D4        net (fanout=5)        0.700   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(3)
    SLICE_X70Y117.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C6        net (fanout=1)        0.153   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B5        net (fanout=1)        0.386   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X80Y93.B6         net (fanout=10)       0.495   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X80Y93.B          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)_SW0
    SLICE_X81Y94.D6         net (fanout=1)        0.288   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1411
    SLICE_X81Y94.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[3].dtags0/r.raddr_7
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)
    SLICE_X83Y96.A6         net (fanout=3)        0.446   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)
    SLICE_X83Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(2)_SW0
    SLICE_X79Y96.C6         net (fanout=1)        0.431   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N167
    SLICE_X79Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dco_icdiag_cctrl_burst
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(2)
    RAMB36_X2Y19.ADDRAL8    net (fanout=8)        0.738   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(2)
    RAMB36_X2Y19.CLKARDCLKL Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.401ns (2.771ns logic, 9.630ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 (FF)
  Destination:          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.365ns (Levels of Logic = 21)
  Clock Path Skew:      -0.068ns (1.325 - 1.393)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.291ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5 to l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y118.DQ        Tcko                  0.450   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A1        net (fanout=3)        0.854   l3.cpu[0].u0/leon3x0/p0/iu/r.x.ctrl.tt_5
    SLICE_X69Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_5
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq00001
    SLICE_X71Y117.C5        net (fanout=13)       0.437   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_cmp_eq0000
    SLICE_X71Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dsur.tt_2
                                                          l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)1
    SLICE_X70Y117.D5        net (fanout=4)        0.415   l3.cpu[0].u0/leon3x0/p0/iu/xc_vectt_mux0001(2)
    SLICE_X70Y117.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C6        net (fanout=1)        0.153   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000149
    SLICE_X70Y117.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B5        net (fanout=1)        0.386   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux000181
    SLICE_X70Y117.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123_SW0
    SLICE_X70Y117.A5        net (fanout=1)        0.245   l3.cpu[0].u0/leon3x0/p0/iu/N1362
    SLICE_X70Y117.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.e.ctrl.rd_7
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001123
    SLICE_X71Y115.D6        net (fanout=16)       0.464   l3.cpu[0].u0/leon3x0/p0/iu/dmode_mux0001
    SLICE_X71Y115.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/N4861
    SLICE_X71Y115.C6        net (fanout=35)       0.166   l3.cpu[0].u0/leon3x0/p0/iu/N486
    SLICE_X71Y115.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/divi_flush
                                                          l3.cpu[0].u0/leon3x0/p0/iu/v_x_annul_all_mux00051
    SLICE_X72Y110.B6        net (fanout=50)       0.833   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_annul_all
    SLICE_X72Y110.B         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4_SW0
    SLICE_X72Y110.A5        net (fanout=1)        0.244   l3.cpu[0].u0/leon3x0/p0/iu/N944
    SLICE_X72Y110.A         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify60
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt(2)4
    SLICE_X72Y111.D6        net (fanout=15)       0.456   l3.cpu[0].u0/leon3x0/p0/iu/N399
    SLICE_X72Y111.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or00001
    SLICE_X72Y111.C6        net (fanout=15)       0.197   l3.cpu[0].u0/leon3x0/p0/iu/ici_flush_or0000
    SLICE_X72Y111.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/iu/r.m.ctrl.trap
                                                          l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007314
    SLICE_X75Y106.C5        net (fanout=5)        0.594   l3.cpu[0].u0/leon3x0/p0/iu/trap2_mux0007
    SLICE_X75Y106.C         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and00001
    SLICE_X75Y106.D5        net (fanout=6)        0.233   l3.cpu[0].u0/leon3x0/p0/iu/rin_x_ctrl_tt_and0000
    SLICE_X75Y106.D         Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcamo(3)_pteout(6)
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D6         net (fanout=1)        0.631   l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify83
    SLICE_X78Y99.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dci_nullify
                                                          l3.cpu[0].u0/leon3x0/p0/iu/dci_nullify115
    SLICE_X80Y96.A6         net (fanout=28)       0.588   l3.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X80Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_burst_mux0000432
    SLICE_X80Y95.A6         net (fanout=10)       0.300   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N285
    SLICE_X80Y95.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(0)21
    SLICE_X80Y93.B6         net (fanout=10)       0.495   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N67
    SLICE_X80Y93.B          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/r.waddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)_SW0
    SLICE_X81Y94.D6         net (fanout=1)        0.288   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N1411
    SLICE_X81Y94.D          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[3].dtags0/r.raddr_7
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)
    SLICE_X83Y96.A6         net (fanout=3)        0.446   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/taddr_mux0004(4)
    SLICE_X83Y96.A          Tilo                  0.094   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/r.raddr_3
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(2)_SW0
    SLICE_X79Y96.C6         net (fanout=1)        0.431   l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/N167
    SLICE_X79Y96.C          Tilo                  0.094   l3.cpu[0].u0/leon3x0/p0/dco_icdiag_cctrl_burst
                                                          l3.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/snoopaddr_mux0005(2)
    RAMB36_X2Y19.ADDRAL8    net (fanout=8)        0.738   l3.cpu[0].u0/leon3x0/crami_dcramin_saddress(2)
    RAMB36_X2Y19.CLKARDCLKL Trcck_ADDR            0.347   l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
                                                          l3.cpu[0].u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        12.365ns (2.771ns logic, 9.594ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen0_xc5l_v_clk0B = PERIOD TIMEGRP "clkgen0_xc5l_v_clk0B" TS_MAIN_CLK /
        0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y14.DIADIL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               svga.svga0/r.datain_clut_8 (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.756 - 0.580)
  Source Clock:         clkm rising at 12.500ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: svga.svga0/r.datain_clut_8 to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y71.AQ         Tcko                  0.414   svga.svga0/r.datain_clut_11
                                                          svga.svga0/r.datain_clut_8
    RAMB36_X3Y14.DIADIL8    net (fanout=1)        0.296   svga.svga0/r.datain_clut_8
    RAMB36_X3Y14.CLKBWRCLKL Trckd_DI    (-Th)     0.286   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         0.424ns (0.128ns logic, 0.296ns route)
                                                          (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y14.DIADIL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               svga.svga0/r.datain_clut_11 (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.756 - 0.580)
  Source Clock:         clkm rising at 12.500ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: svga.svga0/r.datain_clut_11 to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y71.DQ         Tcko                  0.414   svga.svga0/r.datain_clut_11
                                                          svga.svga0/r.datain_clut_11
    RAMB36_X3Y14.DIADIL11   net (fanout=1)        0.302   svga.svga0/r.datain_clut_11
    RAMB36_X3Y14.CLKBWRCLKL Trckd_DI    (-Th)     0.286   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         0.430ns (0.128ns logic, 0.302ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAMB36_X3Y14.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               svga.svga0/r.datain_clut_4 (FF)
  Destination:          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (0.756 - 0.587)
  Source Clock:         clkm rising at 12.500ns
  Destination Clock:    clkm rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: svga.svga0/r.datain_clut_4 to svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y72.AQ         Tcko                  0.414   svga.svga0/r.datain_clut_7
                                                          svga.svga0/r.datain_clut_4
    RAMB36_X3Y14.DIADIL4    net (fanout=1)        0.296   svga.svga0/r.datain_clut_4
    RAMB36_X3Y14.CLKBWRCLKL Trckd_DI    (-Th)     0.286   svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          svga.svga0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         0.424ns (0.128ns logic, 0.296ns route)
                                                          (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc5l_v_clk0B = PERIOD TIMEGRP "clkgen0_xc5l_v_clk0B" TS_MAIN_CLK /
        0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.168ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 4.168ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 6.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vgadvi_dvi0_clk_l = PERIOD TIMEGRP "vgadvi_dvi0_clk_l" 
TS_MAIN_CLK HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/clkval_1 (SLICE_X46Y94.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval_1 (FF)
  Destination:          vgadvi.dvi0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vgadvi.dvi0/clk_m rising at 0.000ns
  Destination Clock:    vgadvi.dvi0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vgadvi.dvi0/clkval_1 to vgadvi.dvi0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y94.DQ      Tcko                  0.450   clk25
                                                       vgadvi.dvi0/clkval_1
    SLICE_X46Y94.D4      net (fanout=2)        0.391   clk25
    SLICE_X46Y94.CLK     Tas                   0.028   clk25
                                                       vgadvi.dvi0/Mcount_clkval_xor(1)11
                                                       vgadvi.dvi0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.478ns logic, 0.391ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/clkval_0 (SLICE_X47Y95.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval_0 (FF)
  Destination:          vgadvi.dvi0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vgadvi.dvi0/clk_m rising at 0.000ns
  Destination Clock:    vgadvi.dvi0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vgadvi.dvi0/clkval_0 to vgadvi.dvi0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.DQ      Tcko                  0.450   vgadvi.dvi0/clkval(0)
                                                       vgadvi.dvi0/clkval_0
    SLICE_X47Y95.D4      net (fanout=2)        0.364   vgadvi.dvi0/clkval(0)
    SLICE_X47Y95.CLK     Tas                   0.028   vgadvi.dvi0/clkval(0)
                                                       vgadvi.dvi0/Mcount_clkval_xor(0)11_INV_0
                                                       vgadvi.dvi0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.478ns logic, 0.364ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/clkval_1 (SLICE_X46Y94.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval_0 (FF)
  Destination:          vgadvi.dvi0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.157 - 0.145)
  Source Clock:         vgadvi.dvi0/clk_m rising at 0.000ns
  Destination Clock:    vgadvi.dvi0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vgadvi.dvi0/clkval_0 to vgadvi.dvi0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.DQ      Tcko                  0.450   vgadvi.dvi0/clkval(0)
                                                       vgadvi.dvi0/clkval_0
    SLICE_X46Y94.D6      net (fanout=2)        0.290   vgadvi.dvi0/clkval(0)
    SLICE_X46Y94.CLK     Tas                   0.028   clk25
                                                       vgadvi.dvi0/Mcount_clkval_xor(1)11
                                                       vgadvi.dvi0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.478ns logic, 0.290ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vgadvi_dvi0_clk_l = PERIOD TIMEGRP "vgadvi_dvi0_clk_l" TS_MAIN_CLK HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/clkval_1 (SLICE_X46Y94.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgadvi.dvi0/clkval_0 (FF)
  Destination:          vgadvi.dvi0/clkval_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.169 - 0.135)
  Source Clock:         vgadvi.dvi0/clk_m rising at 10.000ns
  Destination Clock:    vgadvi.dvi0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vgadvi.dvi0/clkval_0 to vgadvi.dvi0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.DQ      Tcko                  0.414   vgadvi.dvi0/clkval(0)
                                                       vgadvi.dvi0/clkval_0
    SLICE_X46Y94.D6      net (fanout=2)        0.267   vgadvi.dvi0/clkval(0)
    SLICE_X46Y94.CLK     Tah         (-Th)     0.195   clk25
                                                       vgadvi.dvi0/Mcount_clkval_xor(1)11
                                                       vgadvi.dvi0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.219ns logic, 0.267ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/clkval_0 (SLICE_X47Y95.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgadvi.dvi0/clkval_0 (FF)
  Destination:          vgadvi.dvi0/clkval_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vgadvi.dvi0/clk_m rising at 10.000ns
  Destination Clock:    vgadvi.dvi0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vgadvi.dvi0/clkval_0 to vgadvi.dvi0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.DQ      Tcko                  0.414   vgadvi.dvi0/clkval(0)
                                                       vgadvi.dvi0/clkval_0
    SLICE_X47Y95.D4      net (fanout=2)        0.335   vgadvi.dvi0/clkval(0)
    SLICE_X47Y95.CLK     Tah         (-Th)     0.195   vgadvi.dvi0/clkval(0)
                                                       vgadvi.dvi0/Mcount_clkval_xor(0)11_INV_0
                                                       vgadvi.dvi0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point vgadvi.dvi0/clkval_1 (SLICE_X46Y94.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgadvi.dvi0/clkval_1 (FF)
  Destination:          vgadvi.dvi0/clkval_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vgadvi.dvi0/clk_m rising at 10.000ns
  Destination Clock:    vgadvi.dvi0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vgadvi.dvi0/clkval_1 to vgadvi.dvi0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y94.DQ      Tcko                  0.414   clk25
                                                       vgadvi.dvi0/clkval_1
    SLICE_X46Y94.D4      net (fanout=2)        0.360   clk25
    SLICE_X46Y94.CLK     Tah         (-Th)     0.195   clk25
                                                       vgadvi.dvi0/Mcount_clkval_xor(1)11
                                                       vgadvi.dvi0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.219ns logic, 0.360ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vgadvi_dvi0_clk_l = PERIOD TIMEGRP "vgadvi_dvi0_clk_l" TS_MAIN_CLK HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: vgadvi.dvi0/bufg03/I0
  Logical resource: vgadvi.dvi0/bufg03/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: vgadvi.dvi0/clk_l
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: clk25/SR
  Logical resource: vgadvi.dvi0/clkval_1/SR
  Location pin: SLICE_X46Y94.SR
  Clock network: vgadvi.dvi0/clkval_and0000_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: clk25/SR
  Logical resource: vgadvi.dvi0/clkval_1/SR
  Location pin: SLICE_X46Y94.SR
  Clock network: vgadvi.dvi0/clkval_and0000_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40_0 = PERIOD TIMEGRP "clk40_0" TS_MAIN_CLK / 0.4 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40_0 = PERIOD TIMEGRP "clk40_0" TS_MAIN_CLK / 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: svga.svga0/sync_c.s3_1/CLK
  Logical resource: svga.svga0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y49.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: svga.svga0/sync_c.s3_1/CLK
  Logical resource: svga.svga0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y49.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: svga.svga0/sync_w.s3_0/CLK
  Logical resource: svga.svga0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk65_0 = PERIOD TIMEGRP "clk65_0" TS_MAIN_CLK / 0.65 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk65_0 = PERIOD TIMEGRP "clk65_0" TS_MAIN_CLK / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.384ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: svga.svga0/sync_c.s3_1/CLK
  Logical resource: svga.svga0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y49.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: svga.svga0/sync_c.s3_1/CLK
  Logical resource: svga.svga0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y49.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.384ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: svga.svga0/sync_w.s3_0/CLK
  Logical resource: svga.svga0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx =  
       PERIOD TIMEGRP         
"ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx"     
    TS_SYS_CLK / 0.95 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9763 paths analyzed, 2678 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.216ns.
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8 (SLICE_X7Y101.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8 (FF)
  Requirement:          5.263ns
  Data Path Delay:      5.035ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.448 - 1.444)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1 to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y84.CQ       Tcko                  0.471   ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_2
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1
    SLICE_X9Y92.B3       net (fanout=14)       1.604   ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.547   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.300ns logic, 3.735ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8 (FF)
  Requirement:          5.263ns
  Data Path Delay:      4.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (1.448 - 1.454)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y93.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
    SLICE_X9Y92.B4       net (fanout=14)       1.131   ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.547   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (1.279ns logic, 3.262ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8 (FF)
  Requirement:          5.263ns
  Data Path Delay:      4.513ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (1.448 - 1.426)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y78.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddrc/response_done_tog
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog
    SLICE_X9Y92.B6       net (fanout=74)       1.103   ddrsp0.ddrc0/ddrc/response_done_tog
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.547   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.279ns logic, 3.234ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9 (SLICE_X7Y101.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9 (FF)
  Requirement:          5.263ns
  Data Path Delay:      5.035ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.448 - 1.444)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1 to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y84.CQ       Tcko                  0.471   ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_2
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1
    SLICE_X9Y92.B3       net (fanout=14)       1.604   ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.547   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.300ns logic, 3.735ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9 (FF)
  Requirement:          5.263ns
  Data Path Delay:      4.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (1.448 - 1.454)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y93.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
    SLICE_X9Y92.B4       net (fanout=14)       1.131   ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.547   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (1.279ns logic, 3.262ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9 (FF)
  Requirement:          5.263ns
  Data Path Delay:      4.513ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (1.448 - 1.426)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y78.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddrc/response_done_tog
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog
    SLICE_X9Y92.B6       net (fanout=74)       1.103   ddrsp0.ddrc0/ddrc/response_done_tog
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.547   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.279ns logic, 3.234ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7 (SLICE_X7Y101.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7 (FF)
  Requirement:          5.263ns
  Data Path Delay:      5.033ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.448 - 1.444)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1 to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y84.CQ       Tcko                  0.471   ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_2
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1
    SLICE_X9Y92.B3       net (fanout=14)       1.604   ddrsp0.ddrc0/ddrc/ddrc/dr.cmds_1
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.545   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (1.298ns logic, 3.735ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7 (FF)
  Requirement:          5.263ns
  Data Path Delay:      4.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (1.448 - 1.454)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y93.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
    SLICE_X9Y92.B4       net (fanout=14)       1.131   ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.renable
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.545   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (1.277ns logic, 3.262ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7 (FF)
  Requirement:          5.263ns
  Data Path Delay:      4.511ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (1.448 - 1.426)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.299ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y78.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddrc/response_done_tog
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.response.done_tog
    SLICE_X9Y92.B6       net (fanout=74)       1.103   ddrsp0.ddrc0/ddrc/response_done_tog
    SLICE_X9Y92.B        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/N38
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and00001
    SLICE_X7Y90.C6       net (fanout=22)       0.684   ddrsp0.ddrc0/ddrc/ddrc/dr_sdo_csn_and0000
    SLICE_X7Y90.C        Tilo                  0.094   ddrsp0.ddrc0/ddrc/ddrc/ndr_s(0)29
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux0006311
    SLICE_X4Y100.A6      net (fanout=6)        1.026   ddrsp0.ddrc0/ddrc/ddrc/N162
    SLICE_X4Y100.A       Tilo                  0.094   ddrsp0.ddrc0/sdo_address(2)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dv_sdo_address_8_mux000621
    SLICE_X7Y101.SR      net (fanout=1)        0.421   ddrsp0.ddrc0/ddrc/ddrc/N47
    SLICE_X7Y101.CLK     Tsrck                 0.545   ddrsp0.ddrc0/sdo_address(9)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.277ns logic, 3.234ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx =
        PERIOD TIMEGRP
        "ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx"
        TS_SYS_CLK / 0.95 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.cal_en_1 (SLICE_X7Y59.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_33 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.cal_en_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.194ns (1.558 - 1.364)
  Source Clock:         clkml rising at 5.263ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_33 to ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.cal_en_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.BQ       Tcko                  0.414   ddrsp0.ddrc0/sdo_regwdata(3)
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_33
    SLICE_X7Y59.B6       net (fanout=1)        0.261   ddrsp0.ddrc0/sdo_regwdata(1)
    SLICE_X7Y59.CLK      Tah         (-Th)     0.196   ddrsp0.ddrc0/sdo_cal_en(3)
                                                       ddrsp0.ddrc0/ddrc/ddrc/regsd3_1_mux00011
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.cfg.cal_en_1
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.218ns logic, 0.261ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_116 (SLICE_X7Y98.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/wbuf/ramgen[0].r/xc2v.x0/a0.x0/q_20 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_116 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.161 - 0.174)
  Source Clock:         clkml rising at 5.263ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/wbuf/ramgen[0].r/xc2v.x0/a0.x0/q_20 to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y98.AQ       Tcko                  0.414   ddrsp0.ddrc0/sdo_data(119)
                                                       ddrsp0.ddrc0/ddrc/wbuf/ramgen[0].r/xc2v.x0/a0.x0/q_20
    SLICE_X7Y98.BX       net (fanout=2)        0.154   ddrsp0.ddrc0/sdo_data(116)
    SLICE_X7Y98.CLK      Tckdi       (-Th)     0.231   ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_118
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_116
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.183ns logic, 0.154ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_118 (SLICE_X7Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/ddrc/wbuf/ramgen[0].r/xc2v.x0/a0.x0/q_22 (FF)
  Destination:          ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_118 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.161 - 0.174)
  Source Clock:         clkml rising at 5.263ns
  Destination Clock:    clkml rising at 5.263ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddrsp0.ddrc0/ddrc/wbuf/ramgen[0].r/xc2v.x0/a0.x0/q_22 to ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y98.CQ       Tcko                  0.414   ddrsp0.ddrc0/sdo_data(119)
                                                       ddrsp0.ddrc0/ddrc/wbuf/ramgen[0].r/xc2v.x0/a0.x0/q_22
    SLICE_X7Y98.DX       net (fanout=2)        0.156   ddrsp0.ddrc0/sdo_data(118)
    SLICE_X7Y98.CLK      Tckdi       (-Th)     0.219   ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_118
                                                       ddrsp0.ddrc0/ddrc/ddrc/dr.sdo_data_118
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.195ns logic, 0.156ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx =
        PERIOD TIMEGRP
        "ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx"
        TS_SYS_CLK / 0.95 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.262ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.263ns
  Low pulse: 2.631ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_150_200)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/HMODE_dll.dll/CLKIN
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/HMODE_dll.dll/CLKIN
  Location pin: DCM_ADV_X0Y9.CLKIN
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.262ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.263ns
  High pulse: 2.631ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_150_200)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/HMODE_dll.dll/CLKIN
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/HMODE_dll.dll/CLKIN
  Location pin: DCM_ADV_X0Y9.CLKIN
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.264ns (period - min period limit)
  Period: 5.263ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_clk_90ro  
       = PERIOD TIMEGRP         
"ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_clk_90ro"   
      
TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx    
     PHASE 1.31578947 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.682ns.
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen/N4 (OLOGIC_X0Y102.T1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.947ns
  Data Path Delay:      3.235ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (1.796 - 1.816)
  Source Clock:         clkml falling at 2.631ns
  Destination Clock:    ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r rising at 6.578ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.322ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.AQ       Tcko                  0.445   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.380   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].da0/N6
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.855ns logic, 2.380ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen (OLOGIC_X0Y103.T1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.947ns
  Data Path Delay:      3.235ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (1.796 - 1.816)
  Source Clock:         clkml falling at 2.631ns
  Destination Clock:    ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r rising at 6.578ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.322ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.AQ       Tcko                  0.445   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.380   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/lddr_dqs_out(4)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.855ns logic, 2.380ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].doen/N5 (OLOGIC_X0Y256.T1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.947ns
  Data Path Delay:      3.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (1.868 - 1.816)
  Source Clock:         clkml falling at 2.631ns
  Destination Clock:    ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r rising at 6.578ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.322ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.BQ       Tcko                  0.445   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        2.368   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].da0/N7
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (0.855ns logic, 2.368ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_clk_90ro
        = PERIOD TIMEGRP
        "ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_clk_90ro"
        TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx
        PHASE 1.31578947 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/N0 (OLOGIC_X0Y96.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/N0 (FF)
  Requirement:          1.316ns
  Data Path Delay:      1.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (1.932 - 1.771)
  Source Clock:         clkml falling at 7.894ns
  Destination Clock:    ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r rising at 6.578ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.322ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/N0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.AQ       Tcko                  0.409   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg
    OLOGIC_X0Y96.T1      net (fanout=2)        0.528   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(0)
    OLOGIC_X0Y96.CLK     Tockt       (-Th)    -0.182   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/N2
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/N0
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.591ns logic, 0.528ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen (OLOGIC_X0Y97.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen (FF)
  Requirement:          1.316ns
  Data Path Delay:      1.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (1.932 - 1.771)
  Source Clock:         clkml falling at 7.894ns
  Destination Clock:    ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r rising at 6.578ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.322ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.AQ       Tcko                  0.409   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg
    OLOGIC_X0Y97.T1      net (fanout=2)        0.528   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(0)
    OLOGIC_X0Y97.CLK     Tockt       (-Th)    -0.182   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/lddr_dqs_out(0)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.591ns logic, 0.528ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].doen/N3 (OLOGIC_X0Y100.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].doen/N3 (FF)
  Requirement:          1.316ns
  Data Path Delay:      1.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (1.929 - 1.771)
  Source Clock:         clkml falling at 7.894ns
  Destination Clock:    ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r rising at 6.578ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.322ns
    Phase Error (PE):           0.060ns

  Minimum Data Path: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].doen_reg to ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].doen/N3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.DQ       Tcko                  0.409   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].doen_reg
    OLOGIC_X0Y100.T1     net (fanout=2)        0.663   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
    OLOGIC_X0Y100.CLK    Tockt       (-Th)    -0.182   ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].da0/N5
                                                       ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[3].doen/N3
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.591ns logic, 0.663ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_clk_90ro
        = PERIOD TIMEGRP
        "ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_clk_90ro"
        TS_ddrsp0_ddrc0_nftphy_ddr_phy0_ddr_phy0_seppads_phywop_xc4v_ddr_phy0_mclkfx
        PHASE 1.31578947 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.597ns (period - min period limit)
  Period: 5.263ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.263ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.263ns
  Low pulse: 2.631ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/lddr_clk(0)/CLK
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.263ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.263ns
  High pulse: 2.631ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/lddr_clk(0)/CLK
  Logical resource: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 5 ns VALID 6 ns BEFORE COMP "phy_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.414ns.
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0 (ILOGIC_X0Y198.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.586ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_data(0) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.776ns (Levels of Logic = 1)
  Clock Path Delay:     2.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: phy_rx_data(0) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A33.I                Tiopi                 0.988   phy_rx_data(0)
                                                       phy_rx_data(0)
                                                       eth1.erxd_pad/v[0].x0/xcv.x0/ttl0.ip
    ILOGIC_X0Y198.DDLY   net (fanout=1)        4.436   ethi_rxd(0)
    ILOGIC_X0Y198.CLK    Tidockd               0.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0
    -------------------------------------------------  ---------------------------
    Total                                      5.776ns (1.340ns logic, 4.436ns route)
                                                       (23.2% logic, 76.8% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.845   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.200   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.230   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X0Y198.CLK    net (fanout=66)       0.112   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.075ns logic, 1.312ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3 (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.597ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_data(3) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 1)
  Clock Path Delay:     2.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: phy_rx_data(3) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C32.I                Tiopi                 0.977   phy_rx_data(3)
                                                       phy_rx_data(3)
                                                       eth1.erxd_pad/v[3].x0/xcv.x0/ttl0.ip
    ILOGIC_X0Y195.DDLY   net (fanout=1)        4.436   ethi_rxd(3)
    ILOGIC_X0Y195.CLK    Tidockd               0.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.329ns logic, 4.436ns route)
                                                       (23.1% logic, 76.9% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.845   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.200   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.230   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X0Y195.CLK    net (fanout=66)       0.112   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.075ns logic, 1.312ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1 (ILOGIC_X0Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_data(1) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 1)
  Clock Path Delay:     2.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: phy_rx_data(1) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B33.I                Tiopi                 0.964   phy_rx_data(1)
                                                       phy_rx_data(1)
                                                       eth1.erxd_pad/v[1].x0/xcv.x0/ttl0.ip
    ILOGIC_X0Y197.DDLY   net (fanout=1)        4.436   ethi_rxd(1)
    ILOGIC_X0Y197.CLK    Tidockd               0.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.316ns logic, 4.436ns route)
                                                       (22.9% logic, 77.1% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.845   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.200   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.230   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X0Y197.CLK    net (fanout=66)       0.112   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.075ns logic, 1.312ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 5 ns VALID 6 ns BEFORE COMP "phy_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2 (ILOGIC_X0Y196.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.776ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_rx_data(2) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 1)
  Clock Path Delay:     4.304ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: phy_rx_data(2) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C33.I                Tiopi                 0.909   phy_rx_data(2)
                                                       phy_rx_data(2)
                                                       eth1.erxd_pad/v[2].x0/xcv.x0/ttl0.ip
    ILOGIC_X0Y196.DDLY   net (fanout=1)        4.081   ethi_rxd(2)
    ILOGIC_X0Y196.CLK    Tiockdd     (-Th)    -0.115   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.024ns logic, 4.081ns route)
                                                       (20.1% logic, 79.9% route)

  Maximum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.878   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.304   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.250   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X0Y196.CLK    net (fanout=66)       1.872   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.128ns logic, 3.176ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1 (ILOGIC_X0Y197.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.786ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_rx_data(1) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 1)
  Clock Path Delay:     4.304ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: phy_rx_data(1) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B33.I                Tiopi                 0.919   phy_rx_data(1)
                                                       phy_rx_data(1)
                                                       eth1.erxd_pad/v[1].x0/xcv.x0/ttl0.ip
    ILOGIC_X0Y197.DDLY   net (fanout=1)        4.081   ethi_rxd(1)
    ILOGIC_X0Y197.CLK    Tiockdd     (-Th)    -0.115   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.034ns logic, 4.081ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.878   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.304   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.250   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X0Y197.CLK    net (fanout=66)       1.872   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.128ns logic, 3.176ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er (ILOGIC_X0Y186.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.793ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_rx_er (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 1)
  Clock Path Delay:     4.294ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: phy_rx_er to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E33.I                Tiopi                 0.916   phy_rx_er
                                                       phy_rx_er
                                                       eth1.erxer_pad/xcv.x0/ttl0.ip
    ILOGIC_X0Y186.DDLY   net (fanout=1)        4.081   ethi_rx_er
    ILOGIC_X0Y186.CLK    Tiockdd     (-Th)    -0.115   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (1.031ns logic, 4.081ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.878   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.304   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.250   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X0Y186.CLK    net (fanout=66)       1.862   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (1.128ns logic, 3.166ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 15 ns AFTER COMP "phy_tx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.284ns.
--------------------------------------------------------------------------------

Paths for end point phy_tx_data(1) (AE11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.716ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1 (FF)
  Destination:          phy_tx_data(1) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      8.915ns (Levels of Logic = 1)
  Clock Path Delay:     4.344ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.864   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.304   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.250   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X4Y43.CLK      net (fanout=79)       1.926   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.114ns logic, 3.230ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1 to phy_tx_data(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.471   etho_txd(1)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1
    AE11.O               net (fanout=15)       6.521   etho_txd(1)
    AE11.PAD             Tioop                 1.923   phy_tx_data(1)
                                                       eth1.etxd_pad/v[1].x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.915ns (2.394ns logic, 6.521ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point phy_tx_data(3) (AH10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.284ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Destination:          phy_tx_data(3) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 1)
  Clock Path Delay:     4.317ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.864   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.304   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.250   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X9Y42.CLK      net (fanout=79)       1.899   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.114ns logic, 3.203ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 to phy_tx_data(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.450   etho_txd(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    AH10.O               net (fanout=16)       4.974   etho_txd(3)
    AH10.PAD             Tioop                 1.950   phy_tx_data(3)
                                                       eth1.etxd_pad/v[3].x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(3)
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (2.400ns logic, 4.974ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point phy_tx_data(2) (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.896ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Destination:          phy_tx_data(2) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      6.707ns (Levels of Logic = 1)
  Clock Path Delay:     4.372ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.864   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.304   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.250   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X6Y42.CLK      net (fanout=79)       1.954   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (1.114ns logic, 3.258ns route)
                                                       (25.5% logic, 74.5% route)

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 to phy_tx_data(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.450   etho_txd(2)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    AH9.O                net (fanout=13)       4.309   etho_txd(2)
    AH9.PAD              Tioop                 1.948   phy_tx_data(2)
                                                       eth1.etxd_pad/v[2].x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(2)
    -------------------------------------------------  ---------------------------
    Total                                      6.707ns (2.398ns logic, 4.309ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 15 ns AFTER COMP "phy_tx_clk";
--------------------------------------------------------------------------------

Paths for end point phy_tx_data(0) (AF11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  8.409ns (clock arrival + clock path + data path - uncertainty)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0 (FF)
  Destination:          phy_tx_data(0) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Delay:     2.378ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.832   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.200   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.230   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X4Y42.CLK      net (fanout=79)       0.116   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (1.062ns logic, 1.316ns route)
                                                       (44.7% logic, 55.3% route)

  Minimum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0 to phy_tx_data(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.BQ       Tcko                  0.433   etho_txd(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0
    AF11.O               net (fanout=17)       3.853   etho_txd(0)
    AF11.PAD             Tioop                 1.770   phy_tx_data(0)
                                                       eth1.etxd_pad/v[0].x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(0)
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (2.203ns logic, 3.853ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point phy_tx_en (AJ10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  8.445ns (clock arrival + clock path + data path - uncertainty)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Destination:          phy_tx_en (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Data Path Delay:      6.104ns (Levels of Logic = 1)
  Clock Path Delay:     2.366ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.832   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.200   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.230   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X41Y42.CLK     net (fanout=79)       0.104   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (1.062ns logic, 1.304ns route)
                                                       (44.9% logic, 55.1% route)

  Minimum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en to phy_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.AQ      Tcko                  0.414   etho_tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    AJ10.O               net (fanout=2)        3.384   etho_tx_en
    AJ10.PAD             Tioop                 2.306   phy_tx_en
                                                       eth1.etxen_pad/xcv.x0/ttl0.slow0.op
                                                       phy_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      6.104ns (2.720ns logic, 3.384ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point phy_tx_data(2) (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  8.521ns (clock arrival + clock path + data path - uncertainty)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Destination:          phy_tx_data(2) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 1)
  Clock Path Delay:     2.379ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.832   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.200   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.230   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X6Y42.CLK      net (fanout=79)       0.117   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.062ns logic, 1.317ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 to phy_tx_data(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.414   etho_txd(2)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    AH9.O                net (fanout=13)       3.964   etho_txd(2)
    AH9.PAD              Tioop                 1.789   phy_tx_data(2)
                                                       eth1.etxd_pad/v[2].x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(2)
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (2.203ns logic, 3.964ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 8 ns VALID 10 ns BEFORE COMP "phy_tx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.494ns.
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1 (SLICE_X4Y67.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.506ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_col (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 1)
  Clock Path Delay:     2.370ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: phy_col to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B32.I                Tiopi                 0.981   phy_col
                                                       phy_col
                                                       eth1.erxco_pad/xcv.x0/ttl0.ip
    SLICE_X4Y67.DI       net (fanout=1)        2.523   ethi_rx_col
    SLICE_X4Y67.CLK      Tds                   0.335   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.col_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (1.316ns logic, 2.523ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.832   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.200   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.230   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X4Y67.CLK      net (fanout=79)       0.108   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (1.062ns logic, 1.308ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1 (SLICE_X0Y62.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.113ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_crs (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 1)
  Clock Path Delay:     2.371ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: phy_crs to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E34.I                Tiopi                 0.945   phy_crs
                                                       phy_crs
                                                       eth1.erxcr_pad/xcv.x0/ttl0.ip
    SLICE_X0Y62.DI       net (fanout=1)        1.953   ethi_rx_crs
    SLICE_X0Y62.CLK      Tds                   0.335   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.280ns logic, 1.953ns route)
                                                       (39.6% logic, 60.4% route)

  Minimum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.832   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.200   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.230   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X0Y62.CLK      net (fanout=79)       0.109   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.062ns logic, 1.309ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 8 ns VALID 10 ns BEFORE COMP "phy_tx_clk";
--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1 (SLICE_X0Y62.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_crs (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      2.591ns (Levels of Logic = 1)
  Clock Path Delay:     4.237ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: phy_crs to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E34.I                Tiopi                 0.902   phy_crs
                                                       phy_crs
                                                       eth1.erxcr_pad/xcv.x0/ttl0.ip
    SLICE_X0Y62.DI       net (fanout=1)        1.797   ethi_rx_crs
    SLICE_X0Y62.CLK      Tdh         (-Th)     0.108   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.794ns logic, 1.797ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.crs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.864   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.304   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.250   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X0Y62.CLK      net (fanout=79)       1.819   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.114ns logic, 3.123ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1 (SLICE_X4Y67.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.906ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_col (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Clock Path Delay:     4.215ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: phy_col to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B32.I                Tiopi                 0.933   phy_col
                                                       phy_col
                                                       eth1.erxco_pad/xcv.x0/ttl0.ip
    SLICE_X4Y67.DI       net (fanout=1)        2.321   ethi_rx_col
    SLICE_X4Y67.CLK      Tdh         (-Th)     0.108   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.col_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.825ns logic, 2.321ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path: phy_tx_clk to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r.col_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 0.864   phy_tx_clk
                                                       phy_tx_clk
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        1.304   eth1.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.250   eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.etxc_pad/xcv2.u0/g2.ttl0.bf
    SLICE_X4Y67.CLK      net (fanout=79)       1.797   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.114ns logic, 3.101ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MAIN_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MAIN_CLK                    |     10.000ns|      8.332ns|     10.154ns|            0|           33|            0|     60060815|
| TS_clkgen0_xc5l_v_clk0B       |     12.500ns|     12.693ns|          N/A|           33|            0|     60060812|            0|
| TS_vgadvi_dvi0_clk_l          |     10.000ns|      1.666ns|          N/A|            0|            0|            3|            0|
| TS_clk40_0                    |     25.000ns|      1.700ns|          N/A|            0|            0|            0|            0|
| TS_clk65_0                    |     15.385ns|      1.700ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      5.000ns|      3.600ns|      4.955ns|            0|            0|            3|         9795|
| TS_ddrsp0_ddrc0_nftphy_ddr_phy|      5.263ns|      5.216ns|      4.682ns|            0|            0|         9763|           32|
| 0_ddr_phy0_seppads_phywop_xc4v|             |             |             |             |             |             |             |
| _ddr_phy0_mclkfx              |             |             |             |             |             |             |             |
|  TS_ddrsp0_ddrc0_nftphy_ddr_ph|      5.263ns|      4.682ns|          N/A|            0|            0|           32|            0|
|  y0_ddr_phy0_seppads_phywop_xc|             |             |             |             |             |             |             |
|  4v_ddr_phy0_clk_90ro         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock phy_rx_clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
phy_dv        |    3.387(R)|   -0.793(R)|ethi_rx_clk       |   0.000|
phy_rx_data(0)|    3.414(R)|   -0.806(R)|ethi_rx_clk       |   0.000|
phy_rx_data(1)|    3.390(R)|   -0.786(R)|ethi_rx_clk       |   0.000|
phy_rx_data(2)|    3.379(R)|   -0.776(R)|ethi_rx_clk       |   0.000|
phy_rx_data(3)|    3.403(R)|   -0.798(R)|ethi_rx_clk       |   0.000|
phy_rx_er     |    3.387(R)|   -0.793(R)|ethi_rx_clk       |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock phy_tx_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
phy_col     |    1.494(R)|    1.094(R)|ethi_tx_clk       |   0.000|
phy_crs     |    0.887(R)|    1.671(R)|ethi_tx_clk       |   0.000|
------------+------------+------------+------------------+--------+

Clock phy_tx_clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
phy_tx_data(0)|   10.957(R)|ethi_tx_clk       |   0.000|
phy_tx_data(1)|   13.284(R)|ethi_tx_clk       |   0.000|
phy_tx_data(2)|   11.104(R)|ethi_tx_clk       |   0.000|
phy_tx_data(3)|   11.716(R)|ethi_tx_clk       |   0.000|
phy_tx_en     |   10.814(R)|ethi_tx_clk       |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk_33
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_33         |    3.273|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   12.693|         |    2.497|         |
clk_200_n      |    3.802|         |         |         |
clk_200_p      |    3.802|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    4.873|         |         |         |
clk_200_n      |    5.216|    3.512|    2.577|         |
clk_200_p      |    5.216|    3.512|    2.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    4.873|         |         |         |
clk_200_n      |    5.216|    3.512|    2.577|         |
clk_200_p      |    5.216|    3.512|    2.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock phy_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
phy_rx_clk     |    5.430|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock phy_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
phy_tx_clk     |    8.734|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 5 ns VALID 6 ns BEFORE COMP "phy_rx_clk";
Worst Case Data Window 2.638; Ideal Clock Offset To Actual Clock 0.095; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
phy_dv            |    3.387(R)|   -0.793(R)|    1.613|    1.793|       -0.090|
phy_rx_data(0)    |    3.414(R)|   -0.806(R)|    1.586|    1.806|       -0.110|
phy_rx_data(1)    |    3.390(R)|   -0.786(R)|    1.610|    1.786|       -0.088|
phy_rx_data(2)    |    3.379(R)|   -0.776(R)|    1.621|    1.776|       -0.078|
phy_rx_data(3)    |    3.403(R)|   -0.798(R)|    1.597|    1.798|       -0.101|
phy_rx_er         |    3.387(R)|   -0.793(R)|    1.613|    1.793|       -0.090|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.414|      -0.776|    1.586|    1.776|             |
------------------+------------+------------+---------+---------+-------------+

OFFSET = IN 8 ns VALID 10 ns BEFORE COMP "phy_tx_clk";
Worst Case Data Window 3.165; Ideal Clock Offset To Actual Clock -3.089; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
phy_col           |    1.494(R)|    1.094(R)|    6.506|    0.906|        2.800|
phy_crs           |    0.887(R)|    1.671(R)|    7.113|    0.329|        3.392|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.494|       1.671|    6.506|    0.329|             |
------------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 15 ns AFTER COMP "phy_tx_clk";
Bus Skew: 2.470 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
phy_tx_data(0)                                 |       10.957|         0.143|
phy_tx_data(1)                                 |       13.284|         2.470|
phy_tx_data(2)                                 |       11.104|         0.290|
phy_tx_data(3)                                 |       11.716|         0.902|
phy_tx_en                                      |       10.814|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 33  Score: 2420  (Setup/Max: 2420, Hold: 0)

Constraints cover 60143038 paths, 2 nets, and 112442 connections

Design statistics:
   Minimum period:  12.693ns{1}   (Maximum frequency:  78.784MHz)
   Maximum path delay from/to any node:   4.903ns
   Maximum net skew:   0.091ns
   Minimum input required time before clock:   3.414ns
   Minimum output required time after clock:  13.284ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 22 19:54:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 883 MB



