==20672== Cachegrind, a cache and branch-prediction profiler
==20672== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20672== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20672== Command: ./srr-large
==20672== 
--20672-- warning: L3 cache found, using its data for the LL simulation.
--20672-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20672-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20672== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20672== (see section Limitations in user manual)
==20672== NOTE: further instances of this message will not be shown
==20672== 
==20672== I   refs:      919,217,731,559
==20672== I1  misses:              1,562
==20672== LLi misses:              1,559
==20672== I1  miss rate:            0.00%
==20672== LLi miss rate:            0.00%
==20672== 
==20672== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20672== D1  misses:        213,076,880  (    204,283,227 rd   +       8,793,653 wr)
==20672== LLd misses:          6,356,936  (      5,681,546 rd   +         675,390 wr)
==20672== D1  miss rate:             0.1% (            0.1%     +             0.0%  )
==20672== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20672== 
==20672== LL refs:           213,078,442  (    204,284,789 rd   +       8,793,653 wr)
==20672== LL misses:           6,358,495  (      5,683,105 rd   +         675,390 wr)
==20672== LL miss rate:              0.0% (            0.0%     +             0.0%  )
