// Seed: 901419287
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 (
    input tri  id_0,
    input tri1 id_1
);
  if (-1) begin : LABEL_0
    wire [-1 : -1] id_3;
  end
endmodule
module module_3 (
    output supply0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input uwire id_6,
    output wand id_7,
    output tri id_8,
    output wire id_9,
    output tri1 id_10,
    output tri id_11,
    input supply0 id_12
);
  assign id_10 = 1;
  module_2 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
