Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Jan 07 08:35:05 2020
| Host             : DESKTOP-KDKD7VR running 64-bit major release  (build 9200)
| Command          : report_power -file police_top_power_routed.rpt -pb police_top_power_summary_routed.pb -rpx police_top_power_routed.rpx
| Design           : police_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 19.601 (Junction temp exceeded!) |
| Dynamic (W)              | 18.880                           |
| Device Static (W)        | 0.721                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 114.4                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     6.659 |     3943 |       --- |             --- |
|   LUT as Logic          |     5.845 |     1988 |     63400 |            3.14 |
|   CARRY4                |     0.611 |      323 |     15850 |            2.04 |
|   Register              |     0.114 |      842 |    126800 |            0.66 |
|   F7/F8 Muxes           |     0.055 |       90 |     63400 |            0.14 |
|   BUFG                  |     0.035 |        2 |        32 |            6.25 |
|   LUT as Shift Register |    <0.001 |       11 |     19000 |            0.06 |
|   Others                |     0.000 |      238 |       --- |             --- |
| Signals                 |     6.016 |     3194 |       --- |             --- |
| Block RAM               |     3.085 |      121 |       135 |           89.63 |
| I/O                     |     3.119 |       27 |       210 |           12.86 |
| Static Power            |     0.721 |          |           |                 |
| Total                   |    19.601 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    15.966 |      15.498 |      0.468 |
| Vccaux    |       1.800 |     0.185 |       0.114 |      0.071 |
| Vcco33    |       3.300 |     0.883 |       0.879 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.352 |       0.275 |      0.077 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| police_top                                     |    18.880 |
|   display                                      |     7.198 |
|     cars                                       |     0.046 |
|     cursors                                    |     0.016 |
|     people0                                    |     0.935 |
|     people1                                    |     0.810 |
|     people2                                    |     0.793 |
|     people3                                    |     0.822 |
|     people4                                    |     0.816 |
|     roads                                      |     0.003 |
|     texts                                      |     2.885 |
|       font_unit                                |     0.212 |
|       nolabel_line32                           |     0.258 |
|       nolabel_line33                           |     2.409 |
|     yellowlines                                |     0.025 |
|   mymouse                                      |     0.886 |
|     ps2_transmitter                            |     0.154 |
|   ps2_clk_IOBUF_inst                           |     0.020 |
|   ps2_data_IOBUF_inst                          |     0.112 |
|   sirens                                       |     5.646 |
|     divider                                    |     0.152 |
|     siren_1                                    |     2.376 |
|       U0                                       |     2.376 |
|         inst_blk_mem_gen                       |     2.376 |
|           gnbram.gnativebmg.native_blk_mem_gen |     2.376 |
|             valid.cstr                         |     2.376 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |     0.693 |
|               ramloop[0].ram.r                 |     0.132 |
|                 prim_init.ram                  |     0.132 |
|               ramloop[12].ram.r                |     0.103 |
|                 prim_init.ram                  |     0.103 |
|               ramloop[13].ram.r                |     0.148 |
|                 prim_init.ram                  |     0.148 |
|               ramloop[16].ram.r                |     0.106 |
|                 prim_init.ram                  |     0.106 |
|               ramloop[17].ram.r                |     0.106 |
|                 prim_init.ram                  |     0.106 |
|               ramloop[1].ram.r                 |     0.103 |
|                 prim_init.ram                  |     0.103 |
|               ramloop[20].ram.r                |     0.100 |
|                 prim_init.ram                  |     0.100 |
|               ramloop[21].ram.r                |     0.109 |
|                 prim_init.ram                  |     0.109 |
|               ramloop[24].ram.r                |     0.100 |
|                 prim_init.ram                  |     0.100 |
|               ramloop[25].ram.r                |     0.102 |
|                 prim_init.ram                  |     0.102 |
|               ramloop[28].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[29].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[30].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[31].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[32].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[33].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[34].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[35].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[36].ram.r                |     0.008 |
|                 prim_init.ram                  |     0.008 |
|               ramloop[37].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[38].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[39].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[40].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[41].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[42].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[43].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[44].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[45].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[46].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[47].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[48].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[49].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[4].ram.r                 |     0.107 |
|                 prim_init.ram                  |     0.107 |
|               ramloop[50].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[51].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[52].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[53].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[54].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[55].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[56].ram.r                |     0.010 |
|                 prim_init.ram                  |     0.010 |
|               ramloop[57].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[58].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[59].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[5].ram.r                 |     0.101 |
|                 prim_init.ram                  |     0.101 |
|               ramloop[8].ram.r                 |     0.101 |
|                 prim_init.ram                  |     0.101 |
|               ramloop[9].ram.r                 |     0.107 |
|                 prim_init.ram                  |     0.107 |
|     siren_2                                    |     2.304 |
|       U0                                       |     2.304 |
|         inst_blk_mem_gen                       |     2.304 |
|           gnbram.gnativebmg.native_blk_mem_gen |     2.304 |
|             valid.cstr                         |     2.304 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |     0.646 |
|               ramloop[0].ram.r                 |     0.128 |
|                 prim_init.ram                  |     0.128 |
|               ramloop[11].ram.r                |     0.106 |
|                 prim_init.ram                  |     0.106 |
|               ramloop[12].ram.r                |     0.124 |
|                 prim_init.ram                  |     0.124 |
|               ramloop[15].ram.r                |     0.108 |
|                 prim_init.ram                  |     0.108 |
|               ramloop[16].ram.r                |     0.105 |
|                 prim_init.ram                  |     0.105 |
|               ramloop[1].ram.r                 |     0.102 |
|                 prim_init.ram                  |     0.102 |
|               ramloop[20].ram.r                |     0.101 |
|                 prim_init.ram                  |     0.101 |
|               ramloop[21].ram.r                |     0.108 |
|                 prim_init.ram                  |     0.108 |
|               ramloop[24].ram.r                |     0.105 |
|                 prim_init.ram                  |     0.105 |
|               ramloop[25].ram.r                |     0.100 |
|                 prim_init.ram                  |     0.100 |
|               ramloop[29].ram.r                |     0.109 |
|                 prim_init.ram                  |     0.109 |
|               ramloop[30].ram.r                |     0.099 |
|                 prim_init.ram                  |     0.099 |
|               ramloop[33].ram.r                |     0.008 |
|                 prim_init.ram                  |     0.008 |
|               ramloop[34].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[35].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[36].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[37].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[38].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[39].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[40].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[41].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[42].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[43].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[44].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[45].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[46].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[47].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[48].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[49].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[50].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[51].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[52].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[53].ram.r                |     0.012 |
|                 prim_init.ram                  |     0.012 |
|               ramloop[54].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[55].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[56].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[57].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[58].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[59].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[5].ram.r                 |     0.101 |
|                 prim_init.ram                  |     0.101 |
|               ramloop[60].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[61].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[62].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[63].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[64].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[6].ram.r                 |     0.100 |
|                 prim_init.ram                  |     0.100 |
|   sounds                                       |     0.103 |
|   states                                       |     0.492 |
|   vga                                          |     1.051 |
+------------------------------------------------+-----------+


