`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_29(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000001000001111111111110011000011111111010111101111111011010100010000001011101000000000000011010110000000011011001011111110110101110000000000001011000;
		2'd1: data <= 153'b000000000011111000000000001001110100000000000101001111111100010101110000000111000001100000001001011100111111101000101100000000000111011000000000001110110;
		2'd2: data <= 153'b000000000000011011111110001100101111111111100011000111111111110011000000000000000111111111111111101111000000000000100100000001111000101000000000010000110;
		2'd3: data <= 153'b000000000000001111111111111111111000000000000000011000000000000000001111110010110000100000011010101000000000000000001000000000000000000011111111111110111;
		endcase
		end
	end
	assign dout = data;
endmodule
