<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUSubtarget.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUSubtarget.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUSubtarget_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUSubtarget.cpp - AMDGPU Subtarget Information ----------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Implements the AMDGPU specific subclass of TargetSubtarget.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallString_8h.html">llvm/ADT/SmallString.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MDBuilder_8h.html">llvm/IR/MDBuilder.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   32</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-subtarget&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_TARGET_DESC</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_CTOR</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#a12978c1b87569c406b81c0ff721d418a">   36</a></span>&#160;<span class="preprocessor">#define AMDGPUSubtarget GCNSubtarget</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#a9edcf2eb5fb8161f71f0b6540ad9cf95">   38</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_TARGET_DESC</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#aa7e319f7bba8b140ee2d876cc3f8308b">   39</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_CTOR</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#undef AMDGPUSubtarget</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;R600GenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUSubtarget_8cpp.html#a5dcf1bbf649b9e7b93bdf3bfee2c15c7">DisablePowerSched</a>(</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="stringliteral">&quot;amdgpu-disable-power-sched&quot;</span>,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable scheduling to minimize mAI power bursts&quot;</span>),</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUSubtarget_8cpp.html#a00564154aeffb0cbfcf4c883ea5d0fc5">EnableVGPRIndexMode</a>(</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="stringliteral">&quot;amdgpu-vgpr-index-mode&quot;</span>,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use GPR indexing mode instead of movrel for vector indexing&quot;</span>),</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="classllvm_1_1GCNSubtarget.html#af64d48dd1c0bf0bcdefdac099669a1fa">GCNSubtarget::~GCNSubtarget</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1R600Subtarget.html#aca90fa599aa2c0ecee39e6df084ae760">   56</a></span>&#160;<a class="code" href="classllvm_1_1R600Subtarget.html#aca90fa599aa2c0ecee39e6df084ae760">R600Subtarget::initializeSubtargetDependencies</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;256&gt;</a> FullFS(<span class="stringliteral">&quot;+promote-alloca,&quot;</span>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  FullFS += <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1R600Subtarget.html#af27d7074aacea8e5270b9f2131349aef">ParseSubtargetFeatures</a>(GPU, FullFS);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// FIXME: I don&#39;t think think Evergreen has any useful support for</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// denormals, but should be checked. Should we issue a warning somewhere</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">// if someone tries to enable these?</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad">AMDGPUSubtarget::NORTHERN_ISLANDS</a>) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a48f53e9977e0c6098a9ac2cd0d11e950">FP32Denormals</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9675836888b91c75d31ba9665e1dee03">HasMulU24</a> = <a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a2c2ada0fee5d63ea6a21e292bf24c815">EVERGREEN</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9b8690134a2beedb8267421790f6c582">HasMulI24</a> = <a class="code" href="classllvm_1_1R600Subtarget.html#a6fc0932f0f72567eeaec4cdee4a492cf">hasCaymanISA</a>();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#a716b165edca27031ffb7a20ea48e41e3">   76</a></span>&#160;<a class="code" href="classllvm_1_1GCNSubtarget.html#a716b165edca27031ffb7a20ea48e41e3">GCNSubtarget::initializeSubtargetDependencies</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                              <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>) {</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// Determine default and user-specified characteristics</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// On SI+, we want FP64 denormals to be on by default. FP32 denormals can be</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// enabled, but some instructions do not respect them and they run at the</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// double precision rate, so don&#39;t enable by default.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// We want to be able to turn these off, but making this a subtarget feature</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// for SI has the unhelpful behavior that it unsets everything else if you</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// disable it.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// Similarly we want enable-prt-strict-null to be on by default and not to</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// unset everything else if it is disabled</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// Assuming ECC is enabled is the conservative default.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;256&gt;</a> FullFS(<span class="stringliteral">&quot;+promote-alloca,+load-store-opt,+sram-ecc,+xnack,&quot;</span>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>()) <span class="comment">// Turn on FlatForGlobal for HSA.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    FullFS += <span class="stringliteral">&quot;+flat-for-global,+unaligned-buffer-access,+trap-handler,&quot;</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// FIXME: I don&#39;t think think Evergreen has any useful support for</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// denormals, but should be checked. Should we issue a warning somewhere</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// if someone tries to enable these?</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a>) {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    FullFS += <span class="stringliteral">&quot;+fp64-fp16-denormals,&quot;</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    FullFS += <span class="stringliteral">&quot;-fp32-denormals,&quot;</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  FullFS += <span class="stringliteral">&quot;+enable-prt-strict-null,&quot;</span>; <span class="comment">// This is overridden by a disable in FS</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Disable mutually exclusive bits.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">if</span> (FS.<a class="code" href="classllvm_1_1StringRef.html#afa930ef0cc691caa8029f5b744214dad">find_lower</a>(<span class="stringliteral">&quot;+wavefrontsize&quot;</span>) != <a class="code" href="classllvm_1_1StringRef.html#a7414af479a1a88b0631120a4fc681e20">StringRef::npos</a>) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">if</span> (FS.<a class="code" href="classllvm_1_1StringRef.html#afa930ef0cc691caa8029f5b744214dad">find_lower</a>(<span class="stringliteral">&quot;wavefrontsize16&quot;</span>) == <a class="code" href="classllvm_1_1StringRef.html#a7414af479a1a88b0631120a4fc681e20">StringRef::npos</a>)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      FullFS += <span class="stringliteral">&quot;-wavefrontsize16,&quot;</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (FS.<a class="code" href="classllvm_1_1StringRef.html#afa930ef0cc691caa8029f5b744214dad">find_lower</a>(<span class="stringliteral">&quot;wavefrontsize32&quot;</span>) == <a class="code" href="classllvm_1_1StringRef.html#a7414af479a1a88b0631120a4fc681e20">StringRef::npos</a>)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      FullFS += <span class="stringliteral">&quot;-wavefrontsize32,&quot;</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">if</span> (FS.<a class="code" href="classllvm_1_1StringRef.html#afa930ef0cc691caa8029f5b744214dad">find_lower</a>(<span class="stringliteral">&quot;wavefrontsize64&quot;</span>) == <a class="code" href="classllvm_1_1StringRef.html#a7414af479a1a88b0631120a4fc681e20">StringRef::npos</a>)</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      FullFS += <span class="stringliteral">&quot;-wavefrontsize64,&quot;</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  FullFS += <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1R600Subtarget.html#af27d7074aacea8e5270b9f2131349aef">ParseSubtargetFeatures</a>(GPU, FullFS);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// We don&#39;t support FP64 for EG/NI atm.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!hasFP64() || (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a>));</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// Unless +-flat-for-global is specified, turn on FlatForGlobal for all OS-es</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// on VI and newer hardware to avoid assertion failures due to missing ADDR64</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// variants of MUBUF instructions.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">if</span> (!hasAddr64() &amp;&amp; !FS.<a class="code" href="classllvm_1_1StringRef.html#abed647ec4e3b276adf2c1bb35a65fc70">contains</a>(<span class="stringliteral">&quot;flat-for-global&quot;</span>)) {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    FlatForGlobal = <span class="keyword">true</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Set defaults if needed.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">if</span> (MaxPrivateElementSize == 0)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    MaxPrivateElementSize = 4;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> (LDSBankCount == 0)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    LDSBankCount = 32;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a899b66894fba0818a6bd5ea1d38bbefe">LocalMemorySize</a> == 0)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a899b66894fba0818a6bd5ea1d38bbefe">LocalMemorySize</a> = 32768;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// Do something sensible for unspecified target.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">if</span> (!HasMovrel &amp;&amp; !HasVGPRIndexMode)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      HasMovrel = <span class="keyword">true</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// Don&#39;t crash on invalid devices.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9dd519d01ecb00ea1db5744f74f57a5c">WavefrontSize</a> == 0)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9dd519d01ecb00ea1db5744f74f57a5c">WavefrontSize</a> = 64;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a0f40e9682781a1c311ff686ff29a573a">HasFminFmaxLegacy</a> = <a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">if</span> (DoesNotSupportXNACK &amp;&amp; EnableXNACK) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    ToggleFeature(AMDGPU::FeatureXNACK);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    EnableXNACK = <span class="keyword">false</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// ECC is on by default, but turn it off if the hardware doesn&#39;t support it</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// anyway. This matters for the gfx9 targets with d16 loads, but don&#39;t support</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// ECC.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (DoesNotSupportSRAMECC &amp;&amp; EnableSRAMECC) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    ToggleFeature(AMDGPU::FeatureSRAMECC);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    EnableSRAMECC = <span class="keyword">false</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a0edf9f3730615933d02dcaa2969bfa52">  169</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a0edf9f3730615933d02dcaa2969bfa52">AMDGPUSubtarget::AMDGPUSubtarget</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>) :</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  TargetTriple(TT),</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a4d7161735d42acb9779551442b84b89c">Has16BitInsts</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af4bb1f4c115c9dbd6be786152a46b0cf">HasMadMixInsts</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a48f53e9977e0c6098a9ac2cd0d11e950">FP32Denormals</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af7b22644cf2e48bc2cc50b272ce44c63">FPExceptions</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae1d6fcc49fec3a1473ab365481d62a63">HasSDWA</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ad6c38f11037a47bbf1ec089d056670bb">HasVOP3PInsts</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9b8690134a2beedb8267421790f6c582">HasMulI24</a>(<a class="code" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9675836888b91c75d31ba9665e1dee03">HasMulU24</a>(<a class="code" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#abfc50f2d6a9f6fd298e641b1134ac5da">HasInv2PiInlineImm</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a0f40e9682781a1c311ff686ff29a573a">HasFminFmaxLegacy</a>(<a class="code" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ac452f14589dc487073d6394cfb72ad76">EnablePromoteAlloca</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9f296ec0b2e98fbafc7030ace69aebc5">HasTrigReducedRange</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a94e255f5cda4e44bebeabdbf414e6248">MaxWavesPerEU</a>(10),</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a899b66894fba0818a6bd5ea1d38bbefe">LocalMemorySize</a>(0),</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9dd519d01ecb00ea1db5744f74f57a5c">WavefrontSize</a>(0)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  { }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#acf1aa5ffc0b59dd205f5dc5142580771">  188</a></span>&#160;<a class="code" href="classllvm_1_1GCNSubtarget.html#acf1aa5ffc0b59dd205f5dc5142580771">GCNSubtarget::GCNSubtarget</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>) :</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classAMDGPUGenSubtargetInfo.html">AMDGPUGenSubtargetInfo</a>(TT, GPU, FS),</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>(TT),</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    TargetTriple(TT),</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    Gen(TT.getOS() == <a class="code" href="classllvm_1_1Triple.html">Triple</a>::AMDHSA ? <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">SEA_ISLANDS</a> : <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">SOUTHERN_ISLANDS</a>),</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    InstrItins(getInstrItineraryForCPU(GPU)),</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    LDSBankCount(0),</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    MaxPrivateElementSize(0),</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    FastFMAF32(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    HalfRate64Ops(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    FP64FP16Denormals(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    FlatForGlobal(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    AutoWaitcntBeforeBarrier(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    CodeObjectV3(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    UnalignedScratchAccess(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    UnalignedBufferAccess(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    HasApertureRegs(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    EnableXNACK(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    DoesNotSupportXNACK(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    EnableCuMode(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    TrapHandler(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="AArch64TargetMachine_8cpp.html#ab6002b302b3705801dd86fb034a80b9f">EnableLoadStoreOpt</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    EnableUnsafeDSOffsetFolding(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    EnableSIScheduler(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    EnableDS128(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    EnablePRTStrictNull(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    DumpCode(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    FP64(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    GCN3Encoding(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    CIInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    GFX8Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    GFX9Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    GFX10Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    GFX7GFX8GFX9Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    SGPRInitBug(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    HasSMemRealTime(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    HasIntClamp(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    HasFmaMixInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    HasMovrel(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    HasVGPRIndexMode(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    HasScalarStores(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    HasScalarAtomics(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    HasSDWAOmod(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    HasSDWAScalar(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    HasSDWASdst(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    HasSDWAMac(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    HasSDWAOutModsVOPC(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    HasDPP(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    HasDPP8(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    HasR128A16(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    HasNSAEncoding(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    HasDLInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    HasDot1Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    HasDot2Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    HasDot3Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    HasDot4Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    HasDot5Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    HasDot6Insts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    HasMAIInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    HasPkFmacF16Inst(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    HasAtomicFaddInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    EnableSRAMECC(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    DoesNotSupportSRAMECC(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    HasNoSdstCMPX(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    HasVscnt(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    HasRegisterBanking(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    HasVOP3Literal(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    HasNoDataDepHazard(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    FlatAddressSpace(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    FlatInstOffsets(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    FlatGlobalInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    FlatScratchInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    ScalarFlatScratchInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    AddNoCarryInsts(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    HasUnpackedD16VMem(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    LDSMisalignedBug(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    HasMFMAInlineLiteralBug(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="AMDGPUTargetMachine_8cpp.html#acaf29c2320faf6847c0d61637dc45d0b">ScalarizeGlobal</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    HasVcmpxPermlaneHazard(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    HasVMEMtoScalarWriteHazard(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    HasSMEMtoVectorWriteHazard(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    HasInstFwdPrefetchBug(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    HasVcmpxExecWARHazard(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    HasLdsBranchVmemWARHazard(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    HasNSAtoVMEMBug(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    HasOffset3fBug(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    HasFlatSegmentOffsetBug(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    FeatureDisable(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    InstrInfo(initializeSubtargetDependencies(TT, GPU, FS)),</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    TLInfo(TM, *this),</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    FrameLowering(<a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a>::StackGrowsUp, getStackAlignment(), 0) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a94e255f5cda4e44bebeabdbf414e6248">MaxWavesPerEU</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">AMDGPU::IsaInfo::getMaxWavesPerEU</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  CallLoweringInfo.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html">AMDGPUCallLowering</a>(*<a class="code" href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">getTargetLowering</a>()));</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a>(*<span class="keyword">this</span>, TM));</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  RegBankInfo.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a>(*<span class="keyword">this</span>));</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  InstSelector.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPUInstructionSelector.html">AMDGPUInstructionSelector</a>(</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  *<span class="keyword">this</span>, *static_cast&lt;AMDGPURegisterBankInfo *&gt;(RegBankInfo.get()), TM));</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">  296</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">GCNSubtarget::getConstantBusLimit</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">GFX10</a>)</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_LSHLREV_B64:</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_LSHLREV_B64_gfx10:</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_LSHL_B64:</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_LSHRREV_B64:</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_LSHRREV_B64_gfx10:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_LSHR_B64:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ASHRREV_I64:</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ASHRREV_I64_gfx10:</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ASHR_I64:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;}</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#aaa65bceafd78d01262b121c667576dfc">  316</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aaa65bceafd78d01262b121c667576dfc">AMDGPUSubtarget::getMaxLocalMemSizeWithWaveCount</a>(<span class="keywordtype">unsigned</span> NWaves,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">if</span> (NWaves == 1)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9d4615c0497f7d4f78234db291336285">getLocalMemorySize</a>();</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordtype">unsigned</span> WorkGroupSize = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">getFlatWorkGroupSizes</a>(F).second;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordtype">unsigned</span> WorkGroupsPerCu = <a class="code" href="classllvm_1_1GCNSubtarget.html#a32e4f8d7e4a12870752efe1ff494c96d">getMaxWorkGroupsPerCU</a>(WorkGroupSize);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">if</span> (!WorkGroupsPerCu)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordtype">unsigned</span> MaxWaves = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>();</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9d4615c0497f7d4f78234db291336285">getLocalMemorySize</a>() * MaxWaves / WorkGroupsPerCu / NWaves;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;}</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">  328</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">AMDGPUSubtarget::getOccupancyWithLocalMemSize</a>(<a class="code" href="classuint32__t.html">uint32_t</a> Bytes,</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">unsigned</span> WorkGroupSize = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">getFlatWorkGroupSizes</a>(F).second;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordtype">unsigned</span> WorkGroupsPerCu = <a class="code" href="classllvm_1_1GCNSubtarget.html#a32e4f8d7e4a12870752efe1ff494c96d">getMaxWorkGroupsPerCU</a>(WorkGroupSize);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">if</span> (!WorkGroupsPerCu)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordtype">unsigned</span> MaxWaves = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordtype">unsigned</span> Limit = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9d4615c0497f7d4f78234db291336285">getLocalMemorySize</a>() * MaxWaves / WorkGroupsPerCu;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordtype">unsigned</span> NumWaves = Limit / (Bytes ? Bytes : 1u);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  NumWaves = std::min(NumWaves, MaxWaves);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  NumWaves = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(NumWaves, 1u);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">return</span> NumWaves;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a3decc6a183b734da70682b48ec5d5431">  343</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">AMDGPUSubtarget::getOccupancyWithLocalMemSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">getOccupancyWithLocalMemSize</a>(MFI-&gt;getLDSSize(), MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>());</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a1068b7ada5cc9c27785b06ec8a8f8782">  349</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a1068b7ada5cc9c27785b06ec8a8f8782">AMDGPUSubtarget::getDefaultFlatWorkGroupSize</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">return</span> std::make_pair(1, <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>());</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">return</span> std::make_pair(1u, <a class="code" href="classllvm_1_1GCNSubtarget.html#ab5784d58015d7b40f2750f80f4ef6aeb">getMaxFlatWorkGroupSize</a>());</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">  363</a></span>&#160;std::pair&lt;unsigned, unsigned&gt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">AMDGPUSubtarget::getFlatWorkGroupSizes</a>(</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">// Default minimum/maximum flat work group sizes.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  std::pair&lt;unsigned, unsigned&gt; <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a> =</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a1068b7ada5cc9c27785b06ec8a8f8782">getDefaultFlatWorkGroupSize</a>(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">// Requested minimum/maximum flat work group sizes.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  std::pair&lt;unsigned, unsigned&gt; Requested = <a class="code" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">AMDGPU::getIntegerPairAttribute</a>(</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    F, <span class="stringliteral">&quot;amdgpu-flat-work-group-size&quot;</span>, Default);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">// Make sure requested minimum is less than requested maximum.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">if</span> (Requested.first &gt; Requested.second)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// Make sure requested values do not violate subtarget&#39;s specifications.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">if</span> (Requested.first &lt; <a class="code" href="classllvm_1_1GCNSubtarget.html#aa214881f596f9adddeef9df6600df144">getMinFlatWorkGroupSize</a>())</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">if</span> (Requested.second &gt; <a class="code" href="classllvm_1_1GCNSubtarget.html#ab5784d58015d7b40f2750f80f4ef6aeb">getMaxFlatWorkGroupSize</a>())</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">return</span> Requested;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a3b3fe030e57a84fcc1881ebfa78e82be">  386</a></span>&#160;std::pair&lt;unsigned, unsigned&gt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a3b3fe030e57a84fcc1881ebfa78e82be">AMDGPUSubtarget::getWavesPerEU</a>(</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">// Default minimum/maximum number of waves per execution unit.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  std::pair&lt;unsigned, unsigned&gt; <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>(1, <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>());</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">// Default/requested minimum/maximum flat work group sizes.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  std::pair&lt;unsigned, unsigned&gt; FlatWorkGroupSizes = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">getFlatWorkGroupSizes</a>(F);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">// If minimum/maximum flat work group sizes were explicitly requested using</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">// &quot;amdgpu-flat-work-group-size&quot; attribute, then set default minimum/maximum</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">// number of waves per execution unit to values implied by requested</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">// minimum/maximum flat work group sizes.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">unsigned</span> MinImpliedByFlatWorkGroupSize =</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>(FlatWorkGroupSizes.second);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">bool</span> RequestedFlatWorkGroupSize = <span class="keyword">false</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;amdgpu-flat-work-group-size&quot;</span>)) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    Default.first = MinImpliedByFlatWorkGroupSize;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    RequestedFlatWorkGroupSize = <span class="keyword">true</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// Requested minimum/maximum number of waves per execution unit.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  std::pair&lt;unsigned, unsigned&gt; Requested = <a class="code" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">AMDGPU::getIntegerPairAttribute</a>(</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    F, <span class="stringliteral">&quot;amdgpu-waves-per-eu&quot;</span>, Default, <span class="keyword">true</span>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">// Make sure requested minimum is less than requested maximum.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">if</span> (Requested.second &amp;&amp; Requested.first &gt; Requested.second)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">// Make sure requested values do not violate subtarget&#39;s specifications.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">if</span> (Requested.first &lt; <a class="code" href="classllvm_1_1GCNSubtarget.html#a2ea42736115781162e371685322542f4">getMinWavesPerEU</a>() ||</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      Requested.first &gt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>())</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">if</span> (Requested.second &gt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>())</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="comment">// Make sure requested values are compatible with values implied by requested</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="comment">// minimum/maximum flat work group sizes.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">if</span> (RequestedFlatWorkGroupSize &amp;&amp;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      Requested.first &lt; MinImpliedByFlatWorkGroupSize)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">return</span> Requested;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a553c1b079d8168cdff5b62f756fccf93">  431</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a553c1b079d8168cdff5b62f756fccf93">AMDGPUSubtarget::makeLIDRangeMetadata</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa6a2e45ae404e3f797d2d7e9f3a48949">Kernel</a> = I-&gt;<a class="code" href="classllvm_1_1Instruction.html#a1a7f07aaef6a3bee130bf0e0f0536802">getParent</a>()-&gt;<a class="code" href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">getParent</a>();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">unsigned</span> MinSize = 0;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">unsigned</span> MaxSize = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">getFlatWorkGroupSizes</a>(*Kernel).second;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordtype">bool</span> IdQuery = <span class="keyword">false</span>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">// If reqd_work_group_size is present it narrows value down.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (<span class="keyword">auto</span> *CI = dyn_cast&lt;CallInst&gt;(I)) {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = CI-&gt;getCalledFunction();</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">if</span> (F) {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      <span class="keywordtype">unsigned</span> Dim = UINT_MAX;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="keywordflow">switch</span> (F-&gt;<a class="code" href="classllvm_1_1Function.html#a4d0a7baab8d078065b2de10e3460892a">getIntrinsicID</a>()) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_x:</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="keywordflow">case</span> Intrinsic::r600_read_tidig_x:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        IdQuery = <span class="keyword">true</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <span class="keywordflow">case</span> Intrinsic::r600_read_local_size_x:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        Dim = 0;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_y:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">case</span> Intrinsic::r600_read_tidig_y:</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        IdQuery = <span class="keyword">true</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">case</span> Intrinsic::r600_read_local_size_y:</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        Dim = 1;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_z:</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <span class="keywordflow">case</span> Intrinsic::r600_read_tidig_z:</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        IdQuery = <span class="keyword">true</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">case</span> Intrinsic::r600_read_local_size_z:</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        Dim = 2;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      }</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordflow">if</span> (Dim &lt;= 3) {</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">auto</span> Node = Kernel-&gt;<a class="code" href="classllvm_1_1GlobalObject.html#a581242f39e74892c280e95badd4fe7af">getMetadata</a>(<span class="stringliteral">&quot;reqd_work_group_size&quot;</span>))</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;          <span class="keywordflow">if</span> (Node-&gt;getNumOperands() == 3)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;            MinSize = MaxSize = mdconst::extract&lt;ConstantInt&gt;(</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                  Node-&gt;getOperand(Dim))-&gt;getZExtValue();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  }</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">if</span> (!MaxSize)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="comment">// Range metadata is [Lo, Hi). For ID query we need to pass max size</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="comment">// as Hi. For size query we need to pass Hi + 1.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">if</span> (IdQuery)</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    MinSize = 0;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    ++MaxSize;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="classllvm_1_1MDBuilder.html">MDBuilder</a> MDB(I-&gt;<a class="code" href="classllvm_1_1Value.html#ab3fc0225d8aaf8434026c3573f961f2c">getContext</a>());</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *MaxWorkGroupSizeRange = MDB.createRange(<a class="code" href="classllvm_1_1APInt.html">APInt</a>(32, MinSize),</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                                  <a class="code" href="classllvm_1_1APInt.html">APInt</a>(32, MaxSize));</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  I-&gt;<a class="code" href="classllvm_1_1Instruction.html#a9247a212ea89acc9573fa7e7f557eaba">setMetadata</a>(LLVMContext::MD_range, MaxWorkGroupSizeRange);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;}</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#ac1b7e869cf552cba05a324482f83d2d1">  493</a></span>&#160;uint64_t <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ac1b7e869cf552cba05a324482f83d2d1">AMDGPUSubtarget::getExplicitKernArgSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                                 <a class="code" href="structllvm_1_1Align.html">Align</a> &amp;MaxAlign)<span class="keyword"> const </span>{</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a> ||</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;         F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  uint64_t ExplicitArgBytes = 0;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  MaxAlign = <a class="code" href="structllvm_1_1Align.html#ac1b327c48884eb0167cb81645c85fb39">Align::None</a>();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : F.<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>()) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *ArgTy = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment(DL.getABITypeAlignment(ArgTy));</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    uint64_t AllocSize = DL.getTypeAllocSize(ArgTy);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    ExplicitArgBytes = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ExplicitArgBytes, Alignment) + AllocSize;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    MaxAlign = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MaxAlign, Alignment);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">return</span> ExplicitArgBytes;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;}</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a76976ccb29b7c0317d800e4dcd294ddb">  514</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a76976ccb29b7c0317d800e4dcd294ddb">AMDGPUSubtarget::getKernArgSegmentSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                                <a class="code" href="structllvm_1_1Align.html">Align</a> &amp;MaxAlign)<span class="keyword"> const </span>{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  uint64_t ExplicitArgBytes = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ac1b7e869cf552cba05a324482f83d2d1">getExplicitKernArgSize</a>(F, MaxAlign);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">unsigned</span> ExplicitOffset = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">getExplicitKernelArgOffset</a>(F);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  uint64_t TotalSize = ExplicitOffset + ExplicitArgBytes;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordtype">unsigned</span> ImplicitBytes = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aa2385ee3f7f17cee3206275965e11e41">getImplicitArgNumBytes</a>(F);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">if</span> (ImplicitBytes != 0) {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a26aacb7fa06e83e34f23c4c566ca509f">getAlignmentForImplicitArgPtr</a>();</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    TotalSize = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ExplicitArgBytes, Alignment) + ImplicitBytes;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// Being able to dereference past the end is useful for emitting scalar loads.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(TotalSize, 4);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;}</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="classllvm_1_1R600Subtarget.html#a5faa8d564b8e15601e7abc58f3dcdabb">  531</a></span>&#160;<a class="code" href="classllvm_1_1R600Subtarget.html#a5faa8d564b8e15601e7abc58f3dcdabb">R600Subtarget::R600Subtarget</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>) :</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="classR600GenSubtargetInfo.html">R600GenSubtargetInfo</a>(TT, GPU, FS),</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>(TT),</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  InstrInfo(*this),</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  FrameLowering(<a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a>::StackGrowsUp, <a class="code" href="classllvm_1_1GCNSubtarget.html#a3bcaef9c28343b5c427f24079ac6fcdf">getStackAlignment</a>(), 0),</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#aa3ad8d1429472400a745a288263f1fa6">FMA</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#a960c38cce7f0504bfa32c0201a098fc2">CaymanISA</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#a7bf561cd0dcf80a8d9fcf94e5271d2e4">CFALUBug</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#a2ee351ba36e6aef7ee68425505d90ffb">HasVertexCache</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#ae007b2f83444f38c4adf0ac83660c9e3">R600ALUInst</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#ad989699f72d64cd5c12d52856532880a">FP64</a>(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#aee24c71cca36b9a838446ab9f93b074f">TexVTXClauseSize</a>(0),</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#a72d895427056e0f3e9147974a95d11f8">Gen</a>(<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2ab901507f175eea2133e8779a0a962ae0">R600</a>),</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  TLInfo(TM, <a class="code" href="classllvm_1_1GCNSubtarget.html#a716b165edca27031ffb7a20ea48e41e3">initializeSubtargetDependencies</a>(TT, GPU, FS)),</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="classllvm_1_1GCNSubtarget.html#a01b60a82cd5066b5e1d29757a80965ee">InstrItins</a>(getInstrItineraryForCPU(GPU)) { }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#aec6845ed5bb22b096581b6887d6db618">  548</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#aec6845ed5bb22b096581b6887d6db618">GCNSubtarget::overrideSchedPolicy</a>(<a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;Policy,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                                      <span class="keywordtype">unsigned</span> NumRegionInstrs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="comment">// Track register pressure so the scheduler can try to decrease</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// pressure once register usage is above the threshold defined by</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">// SIRegisterInfo::getRegPressureSetLimit()</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  Policy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="comment">// Enabling both top down and bottom up scheduling seems to give us less</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">// register spills than just using one of these approaches on its own.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  Policy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  Policy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="comment">// Enabling ShouldTrackLaneMasks crashes the SI Machine Scheduler.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">if</span> (!enableSIScheduler())</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    Policy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">ShouldTrackLaneMasks</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;}</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#a3f464e58eb8545a1261f5ef4be85ce95">  565</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#a3f464e58eb8545a1261f5ef4be85ce95">GCNSubtarget::hasMadF16</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">return</span> InstrInfo.pseudoToMCOpcode(AMDGPU::V_MAD_F16) != -1;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">  569</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">GCNSubtarget::useVGPRIndexMode</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">return</span> !hasMovrel() || (<a class="code" href="AMDGPUSubtarget_8cpp.html#a00564154aeffb0cbfcf4c883ea5d0fc5">EnableVGPRIndexMode</a> &amp;&amp; hasVGPRIndexMode());</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;}</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#ab20982dc4ff887572a43754228a94fc0">  573</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#ab20982dc4ff887572a43754228a94fc0">GCNSubtarget::getOccupancyWithNumSGPRs</a>(<span class="keywordtype">unsigned</span> SGPRs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>)</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>) {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">if</span> (SGPRs &lt;= 80)</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordflow">return</span> 10;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">if</span> (SGPRs &lt;= 88)</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keywordflow">return</span> 9;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keywordflow">if</span> (SGPRs &lt;= 100)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">return</span> 7;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">if</span> (SGPRs &lt;= 48)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">return</span> 10;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">if</span> (SGPRs &lt;= 56)</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">return</span> 9;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">if</span> (SGPRs &lt;= 64)</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">if</span> (SGPRs &lt;= 72)</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">return</span> 7;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">if</span> (SGPRs &lt;= 80)</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">return</span> 6;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">return</span> 5;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#aa19ea7d1223b3dbc9f1c432059f8e040">  599</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#aa19ea7d1223b3dbc9f1c432059f8e040">GCNSubtarget::getOccupancyWithNumVGPRs</a>(<span class="keywordtype">unsigned</span> VGPRs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordtype">unsigned</span> MaxWaves = <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>();</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordtype">unsigned</span> Granule = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>();</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">if</span> (VGPRs &lt; Granule)</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">return</span> MaxWaves;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordtype">unsigned</span> RoundedRegs = ((VGPRs + Granule - 1) / Granule) * Granule;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">return</span> std::min(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>() / RoundedRegs, 1u), MaxWaves);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;}</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#a988c4c0176e7554762642cd4f0fa1b8a">  608</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#a988c4c0176e7554762642cd4f0fa1b8a">GCNSubtarget::getReservedNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> 2; <span class="comment">// VCC. FLAT_SCRATCH and XNACK are no longer in SGPRs.</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>()) {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="keywordflow">return</span> 6; <span class="comment">// FLAT_SCRATCH, XNACK, VCC (in that order).</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>)</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">return</span> 4; <span class="comment">// FLAT_SCRATCH, VCC (in that order).</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">if</span> (isXNACKEnabled())</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">return</span> 4; <span class="comment">// XNACK, VCC (in that order).</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">return</span> 2; <span class="comment">// VCC.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;}</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#ab4f55172e6450d22e3e495b9da4d4af7">  625</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#ab4f55172e6450d22e3e495b9da4d4af7">GCNSubtarget::computeOccupancy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                        <span class="keywordtype">unsigned</span> LDSSize,</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a>,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">NumVGPRs</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordtype">unsigned</span> Occupancy =</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    std::min(<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">getMaxWavesPerEU</a>(),</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;             <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">getOccupancyWithLocalMemSize</a>(LDSSize, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()));</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">if</span> (NumSGPRs)</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    Occupancy = std::min(Occupancy, getOccupancyWithNumSGPRs(NumSGPRs));</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">if</span> (NumVGPRs)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    Occupancy = std::min(Occupancy, getOccupancyWithNumVGPRs(NumVGPRs));</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">return</span> Occupancy;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;}</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#aa6b158ec91f975b577a100bbc5fd8554">  639</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">GCNSubtarget::getMaxNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">// Compute maximum number of SGPRs function can use using default/requested</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="comment">// minimum number of waves per execution unit.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  std::pair&lt;unsigned, unsigned&gt; WavesPerEU = MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af1935c21c4dd4fbc5a06df5fa285b25c">getWavesPerEU</a>();</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(WavesPerEU.first, <span class="keyword">false</span>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordtype">unsigned</span> MaxAddressableNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(WavesPerEU.first, <span class="keyword">true</span>);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="comment">// Check if maximum number of SGPRs was explicitly requested using</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// &quot;amdgpu-num-sgpr&quot; attribute.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;amdgpu-num-sgpr&quot;</span>)) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordtype">unsigned</span> Requested = <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">AMDGPU::getIntegerAttribute</a>(</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      F, <span class="stringliteral">&quot;amdgpu-num-sgpr&quot;</span>, MaxNumSGPRs);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">// Make sure requested value does not violate subtarget&#39;s specifications.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">if</span> (Requested &amp;&amp; (Requested &lt;= getReservedNumSGPRs(MF)))</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      Requested = 0;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="comment">// If more SGPRs are required to support the input user/system SGPRs,</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="comment">// increase to accommodate them.</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="comment">// FIXME: This really ends up using the requested number of SGPRs + number</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="comment">// of reserved special registers in total. Theoretically you could re-use</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="comment">// the last input registers for these special registers, but this would</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="comment">// require a lot of complexity to deal with the weird aliasing.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordtype">unsigned</span> InputNumSGPRs = MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">getNumPreloadedSGPRs</a>();</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">if</span> (Requested &amp;&amp; Requested &lt; InputNumSGPRs)</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      Requested = InputNumSGPRs;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="comment">// Make sure requested value is compatible with values implied by</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="comment">// default/requested minimum/maximum number of waves per execution unit.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keywordflow">if</span> (Requested &amp;&amp; Requested &gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(WavesPerEU.first, <span class="keyword">false</span>))</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      Requested = 0;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">if</span> (WavesPerEU.second &amp;&amp;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        Requested &amp;&amp; Requested &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a>(WavesPerEU.second))</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      Requested = 0;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">if</span> (Requested)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      MaxNumSGPRs = Requested;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  }</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">if</span> (hasSGPRInitBug())</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    MaxNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">return</span> std::min(MaxNumSGPRs - getReservedNumSGPRs(MF),</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                  MaxAddressableNumSGPRs);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;}</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#adacbd1f740db810d1611b071359a2c3e">  689</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">GCNSubtarget::getMaxNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// Compute maximum number of VGPRs function can use using default/requested</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">// minimum number of waves per execution unit.</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  std::pair&lt;unsigned, unsigned&gt; WavesPerEU = MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af1935c21c4dd4fbc5a06df5fa285b25c">getWavesPerEU</a>();</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumVGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a>(WavesPerEU.first);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="comment">// Check if maximum number of VGPRs was explicitly requested using</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">// &quot;amdgpu-num-vgpr&quot; attribute.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;amdgpu-num-vgpr&quot;</span>)) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordtype">unsigned</span> Requested = <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">AMDGPU::getIntegerAttribute</a>(</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      F, <span class="stringliteral">&quot;amdgpu-num-vgpr&quot;</span>, MaxNumVGPRs);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">// Make sure requested value is compatible with values implied by</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="comment">// default/requested minimum/maximum number of waves per execution unit.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">if</span> (Requested &amp;&amp; Requested &gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a>(WavesPerEU.first))</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      Requested = 0;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">if</span> (WavesPerEU.second &amp;&amp;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        Requested &amp;&amp; Requested &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a>(WavesPerEU.second))</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      Requested = 0;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">if</span> (Requested)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      MaxNumVGPRs = Requested;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">return</span> MaxNumVGPRs;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;}</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#a16681768f2cee41055f900364d063390">  719</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#a16681768f2cee41055f900364d063390">GCNSubtarget::adjustSchedDependency</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Src, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Dst,</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                         <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep)<span class="keyword"> const </span>{</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordflow">if</span> (Dep.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SDep::Kind::Data</a> || !Dep.<a class="code" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() ||</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      !Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">isInstr</a>() || !Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">isInstr</a>())</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcI = Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DstI = Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">if</span> (SrcI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">isBundle</a>()) {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1R600Subtarget.html#a9786b7eae138fd311b3486fd16c245d7">getRegisterInfo</a>();</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Dep.<a class="code" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>();</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(SrcI-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>(SrcI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>());</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordtype">unsigned</span> Lat = 0;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="keywordflow">for</span> (++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundledWithPred(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, TRI))</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        Lat = InstrInfo.<a class="code" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">getInstrLatency</a>(<a class="code" href="classllvm_1_1R600Subtarget.html#a4b3ef80acb3efbf0f9ccdd5135cb30e7">getInstrItineraryData</a>(), *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Lat)</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        --Lat;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(Lat);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">isBundle</a>()) {</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1R600Subtarget.html#a9786b7eae138fd311b3486fd16c245d7">getRegisterInfo</a>();</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Dep.<a class="code" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>();</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(DstI-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>(DstI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>());</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordtype">unsigned</span> Lat = InstrInfo.<a class="code" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">getInstrLatency</a>(<a class="code" href="classllvm_1_1R600Subtarget.html#a4b3ef80acb3efbf0f9ccdd5135cb30e7">getInstrItineraryData</a>(), *SrcI);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">for</span> (++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundledWithPred() &amp;&amp; Lat; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;readsRegister(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, TRI))</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      --Lat;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    }</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(Lat);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  }</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="keyword">struct </span>MemOpClusterMutation : <a class="code" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> {</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  MemOpClusterMutation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *tii) : <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(tii) {}</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG)<span class="keyword"> override </span>{</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUa = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="comment">// Search for two consequent memory operations and link them</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="comment">// to prevent scheduler from moving them apart.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="comment">// In DAG pre-process SUnits are in the original order of</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="comment">// the instructions before scheduling.</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2 = *SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <span class="keywordflow">if</span> (!MI2.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() &amp;&amp; !MI2.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) {</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        SUa = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      }</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      <span class="keywordflow">if</span> (!SUa) {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        SUa = &amp;SU;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1 = *SUa-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      <span class="keywordflow">if</span> ((TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b830059090a1bb27b14e1e524fdb46">isVMEM</a>(MI1) &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b830059090a1bb27b14e1e524fdb46">isVMEM</a>(MI2)) ||</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;          (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MI1) &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MI2)) ||</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;          (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MI1) &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MI2)) ||</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;          (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(MI1)   &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(MI2))) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        SU.<a class="code" href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">addPredBarrier</a>(SUa);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : SU.<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;          <span class="keywordflow">if</span> (SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() != SUa)</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;            SUa-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="classllvm_1_1SDep.html">SDep</a>(SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        }</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        <span class="keywordflow">if</span> (&amp;SU != &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>) {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;          <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;SI : SUa-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;            <span class="keywordflow">if</span> (SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() != &amp;SU)</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;              SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="classllvm_1_1SDep.html">SDep</a>(&amp;SU, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;          }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        }</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      }</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      SUa = &amp;SU;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    }</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;};</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="keyword">struct </span>FillMFMAShadowMutation : <a class="code" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> {</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  FillMFMAShadowMutation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *tii) : <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(tii) {}</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keywordtype">bool</span> isSALU(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">return</span> MI &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">isSALU</a>(*MI) &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>();</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  }</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordtype">bool</span> isVALU(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">return</span> MI &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(*MI);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  }</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordtype">bool</span> canAddEdge(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">if</span> (Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const SUnit*, 64&gt;</a> Succs({Succ}), Preds({Pred});</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; Succs.size(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : Succs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]-&gt;Succs) {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSUnit();</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        <span class="keywordflow">if</span> (SU != Succs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] &amp;&amp; <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Succs, SU) == Succs.end())</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;          Succs.push_back(SU);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      }</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const SUnit*, 32&gt;</a> Visited;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">while</span> (!Preds.empty()) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = Preds.pop_back_val();</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Succs, SU) != Succs.end())</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      Visited.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(SU);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <span class="keywordflow">if</span> (SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() != SU &amp;&amp; !Visited.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()))</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;          Preds.push_back(SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>());</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    }</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="comment">// Link as much SALU intructions in chain as possible. Return the size</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="comment">// of the chain. Links up to MaxChain instructions.</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordtype">unsigned</span> linkSALUChain(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *To, <span class="keywordtype">unsigned</span> MaxChain,</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                         <a class="code" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;SUnit *&gt;</a> &amp;Visited)<span class="keyword"> const </span>{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit *, 8&gt;</a> Worklist({To});</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordtype">unsigned</span> Linked = 0;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">while</span> (!Worklist.empty() &amp;&amp; MaxChain-- &gt; 0) {</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = Worklist.pop_back_val();</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">if</span> (!Visited.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(SU).second)</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Inserting edge from\n&quot;</span> ; DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*From);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                 <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;to\n&quot;</span>; DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*SU); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="classllvm_1_1SDep.html">SDep</a>(From, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>), <span class="keyword">false</span>))</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        ++Linked;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : From-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUv = SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        <span class="keywordflow">if</span> (SUv != From &amp;&amp; isVALU(SUv) &amp;&amp; canAddEdge(SUv, SU))</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;          SUv-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;      }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;SI : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        <span class="keywordflow">if</span> (Succ != SU &amp;&amp; isSALU(Succ) &amp;&amp; canAddEdge(From, Succ))</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;          Worklist.push_back(Succ);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      }</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    }</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">return</span> Linked;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  }</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAGInstrs)<span class="keyword"> override </span>{</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = DAGInstrs-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>() || <a class="code" href="AMDGPUSubtarget_8cpp.html#a5dcf1bbf649b9e7b93bdf3bfee2c15c7">DisablePowerSched</a>)</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    DAG = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*<span class="keyword">&gt;</span>(DAGInstrs);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *TSchedModel = DAGInstrs-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>();</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">if</span> (!TSchedModel || DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.empty())</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="comment">// Scan for MFMA long latency instructions and try to add a dependency</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="comment">// of available SALU instructions to give them a chance to fill MFMA</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="comment">// shadow. That is desirable to fill MFMA shadow with SALU instructions</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="comment">// rather than VALU to prevent power consumption bursts and throttle.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keyword">auto</span> LastSALU = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.begin();</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keyword">auto</span> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.end();</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;SUnit*, 32&gt;</a> Visited;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MAI = *SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">isMAI</a>(MAI) ||</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;           MAI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_ACCVGPR_WRITE_B32 ||</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;           MAI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_ACCVGPR_READ_B32)</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="keywordtype">unsigned</span> Lat = TSchedModel-&gt;computeInstrLatency(&amp;MAI) - 1;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Found MFMA: &quot;</span>; DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(SU);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                 <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Need &quot;</span> &lt;&lt; Lat</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; instructions to cover latency.\n&quot;</span>);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <span class="comment">// Find up to Lat independent scalar instructions as early as</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      <span class="comment">// possible such that they can be scheduled after this MFMA.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;      <span class="keywordflow">for</span> ( ; Lat &amp;&amp; LastSALU != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++LastSALU) {</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        <span class="keywordflow">if</span> (Visited.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;*LastSALU))</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        <span class="keywordflow">if</span> (!isSALU(&amp;*LastSALU) || !canAddEdge(&amp;*LastSALU, &amp;SU))</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        Lat -= linkSALUChain(&amp;SU, &amp;*LastSALU, Lat, Visited);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      }</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    }</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  }</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;};</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;} <span class="comment">// namespace</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNSubtarget.html#aea025495e34d5341d0506001cdd63dea">  928</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GCNSubtarget.html#aea025495e34d5341d0506001cdd63dea">GCNSubtarget::getPostRAMutations</a>(</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  Mutations.push_back(std::make_unique&lt;MemOpClusterMutation&gt;(&amp;InstrInfo));</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  Mutations.push_back(std::make_unique&lt;FillMFMAShadowMutation&gt;(&amp;InstrInfo));</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;}</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#adbf8027ff0f01d2acccb979b5f79e5ca">  934</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#adbf8027ff0f01d2acccb979b5f79e5ca">AMDGPUSubtarget::get</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>)</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="keywordflow">return</span> static_cast&lt;const AMDGPUSubtarget&amp;&gt;(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;());</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&amp;<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a>&gt;());</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;}</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a3aff5ec911fb19c29a981843b638f5c0">  941</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#adbf8027ff0f01d2acccb979b5f79e5ca">AMDGPUSubtarget::get</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) {</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>)</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">return</span> static_cast&lt;const AMDGPUSubtarget&amp;&gt;(TM.<a class="code" href="classllvm_1_1TargetMachine.html#a7d5c1efcd1216d91f3ea9d99eefc8c7d">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;(F));</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&amp;<span class="keyword">&gt;</span>(TM.<a class="code" href="classllvm_1_1TargetMachine.html#a7d5c1efcd1216d91f3ea9d99eefc8c7d">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a>&gt;(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>));</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;}</div><div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a553c1b079d8168cdff5b62f756fccf93"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a553c1b079d8168cdff5b62f756fccf93">llvm::AMDGPUSubtarget::makeLIDRangeMetadata</a></div><div class="ttdeci">bool makeLIDRangeMetadata(Instruction *I) const</div><div class="ttdoc">Creates value range metadata on an workitemid.* inrinsic call or load. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00431">AMDGPUSubtarget.cpp:431</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ad6c38f11037a47bbf1ec089d056670bb"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ad6c38f11037a47bbf1ec089d056670bb">llvm::AMDGPUSubtarget::HasVOP3PInsts</a></div><div class="ttdeci">bool HasVOP3PInsts</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00071">AMDGPUSubtarget.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ad989699f72d64cd5c12d52856532880a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad989699f72d64cd5c12d52856532880a">llvm::GCNSubtarget::FP64</a></div><div class="ttdeci">bool FP64</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00319">AMDGPUSubtarget.h:319</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders). </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00218">CallingConv.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_acf005b2695c64eb57157215562463116"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">llvm::AMDGPUSubtarget::isAmdHsaOS</a></div><div class="ttdeci">bool isAmdHsaOS() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00123">AMDGPUSubtarget.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ac452f14589dc487073d6394cfb72ad76"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ac452f14589dc487073d6394cfb72ad76">llvm::AMDGPUSubtarget::EnablePromoteAlloca</a></div><div class="ttdeci">bool EnablePromoteAlloca</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00076">AMDGPUSubtarget.h:76</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU. </div></div>
<div class="ttc" id="classllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function. </div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a0f40e9682781a1c311ff686ff29a573a"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a0f40e9682781a1c311ff686ff29a573a">llvm::AMDGPUSubtarget::HasFminFmaxLegacy</a></div><div class="ttdeci">bool HasFminFmaxLegacy</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00075">AMDGPUSubtarget.h:75</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acae72f6ab1071b7ec87b741a8bef582b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">llvm::MachineBasicBlock::instr_end</a></div><div class="ttdeci">instr_iterator instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00202">MachineBasicBlock.h:202</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8cpp_html_a5dcf1bbf649b9e7b93bdf3bfee2c15c7"><div class="ttname"><a href="AMDGPUSubtarget_8cpp.html#a5dcf1bbf649b9e7b93bdf3bfee2c15c7">DisablePowerSched</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisablePowerSched(&quot;amdgpu-disable-power-sched&quot;, cl::desc(&quot;Disable scheduling to minimize mAI power bursts&quot;), cl::init(false))</div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_aee4e3964174cee8cf362508ccef135ca"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">llvm::MachineSchedPolicy::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00175">MachineScheduler.h:175</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a47ee8ec29daa3551f798ff4449fbf4d5"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">llvm::MachineSchedPolicy::OnlyBottomUp</a></div><div class="ttdeci">bool OnlyBottomUp</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00183">MachineScheduler.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aa2385ee3f7f17cee3206275965e11e41"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aa2385ee3f7f17cee3206275965e11e41">llvm::AMDGPUSubtarget::getImplicitArgNumBytes</a></div><div class="ttdeci">unsigned getImplicitArgNumBytes(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00241">AMDGPUSubtarget.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a070c057941562774c1ffa4f85b1095ed"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize</a></div><div class="ttdeci">unsigned getOccupancyWithLocalMemSize(uint32_t Bytes, const Function &amp;) const</div><div class="ttdoc">Inverse of getMaxLocalMemWithWaveCount. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00328">AMDGPUSubtarget.cpp:328</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00094">AMDGPUTargetMachine.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a32e4f8d7e4a12870752efe1ff494c96d"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a32e4f8d7e4a12870752efe1ff494c96d">llvm::GCNSubtarget::getMaxWorkGroupsPerCU</a></div><div class="ttdeci">unsigned getMaxWorkGroupsPerCU(unsigned FlatWorkGroupSize) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01190">AMDGPUSubtarget.h:1190</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a021be99fec633060e46fd3c482c1c3bc"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">llvm::GCNSubtarget::useVGPRIndexMode</a></div><div class="ttdeci">bool useVGPRIndexMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00569">AMDGPUSubtarget.cpp:569</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99da801bb8854a35e3ae6d1d0a9f8232"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a></div><div class="ttdeci">unsigned getVGPRAllocGranule(const MCSubtargetInfo *STI, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00429">AMDGPUBaseInfo.cpp:429</a></div></div>
<div class="ttc" id="AMDGPUCallLowering_8h_html"><div class="ttname"><a href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM calls to machine code calls. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a48f53e9977e0c6098a9ac2cd0d11e950"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a48f53e9977e0c6098a9ac2cd0d11e950">llvm::AMDGPUSubtarget::FP32Denormals</a></div><div class="ttdeci">bool FP32Denormals</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00068">AMDGPUSubtarget.h:68</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad">llvm::AMDGPUSubtarget::NORTHERN_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00054">AMDGPUSubtarget.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a1068b7ada5cc9c27785b06ec8a8f8782"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a1068b7ada5cc9c27785b06ec8a8f8782">llvm::AMDGPUSubtarget::getDefaultFlatWorkGroupSize</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getDefaultFlatWorkGroupSize(CallingConv::ID CC) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00349">AMDGPUSubtarget.cpp:349</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_ab3fc0225d8aaf8434026c3573f961f2c"><div class="ttname"><a href="classllvm_1_1Value.html#ab3fc0225d8aaf8434026c3573f961f2c">llvm::Value::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">All values hold a context through their type. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00744">Value.cpp:744</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMutation_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMutation.html">llvm::ScheduleDAGMutation</a></div><div class="ttdoc">Mutate the DAG as a postpass after normal DAG building. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGMutation_8h_source.html#l00022">ScheduleDAGMutation.h:22</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a899b66894fba0818a6bd5ea1d38bbefe"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a899b66894fba0818a6bd5ea1d38bbefe">llvm::AMDGPUSubtarget::LocalMemorySize</a></div><div class="ttdeci">int LocalMemorySize</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00079">AMDGPUSubtarget.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00872">Metadata.h:872</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="BlockFrequencyInfo_8cpp_html_af1bff759151fc332f9c9021578b15be6"><div class="ttname"><a href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></div><div class="ttdeci">block Block Frequency true</div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequencyInfo_8cpp_source.html#l00294">BlockFrequencyInfo.cpp:294</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a76976ccb29b7c0317d800e4dcd294ddb"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a76976ccb29b7c0317d800e4dcd294ddb">llvm::AMDGPUSubtarget::getKernArgSegmentSize</a></div><div class="ttdeci">unsigned getKernArgSegmentSize(const Function &amp;F, Align &amp;MaxAlign) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00514">AMDGPUSubtarget.cpp:514</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a01b60a82cd5066b5e1d29757a80965ee"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a01b60a82cd5066b5e1d29757a80965ee">llvm::GCNSubtarget::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00289">AMDGPUSubtarget.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUCallLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html">llvm::AMDGPUCallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8h_source.html#l00025">AMDGPUCallLowering.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a8b51361656ac436c2c02a20e6196cff1"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">llvm::SDep::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register associated with this edge. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00218">ScheduleDAG.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">llvm::Triple::amdgcn</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00067">Triple.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">llvm::CallingConv::AMDGPU_LS</a></div><div class="ttdoc">Calling convention used for AMDPAL vertex shader if tessellation is in use. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00226">CallingConv.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_aee79390ce7af3c7d999f347433516859"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">llvm::R600Subtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01265">AMDGPUSubtarget.h:1265</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a1c990a34866f377751f50f112cef61bc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">static bool isSMRD(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00461">SIInstrInfo.h:461</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00202">CallingConv.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a272fc2c1f64096529cd75dbf22890148"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a></div><div class="ttdeci">std::pair&lt; int, int &gt; getIntegerPairAttribute(const Function &amp;F, StringRef Name, std::pair&lt; int, int &gt; Default, bool OnlyFirstRequired)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00580">AMDGPUBaseInfo.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00343">SmallPtrSet.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a318f4e4abc2a6cfc1776734e748d64e8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">llvm::SIMachineFunctionInfo::hasFlatScratchInit</a></div><div class="ttdeci">bool hasFlatScratchInit() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00611">SIMachineFunctionInfo.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a08b60e6be6801b1f90d723990ef68009"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">llvm::SIInstrInfo::isDS</a></div><div class="ttdeci">static bool isDS(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00471">SIInstrInfo.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_adbf8027ff0f01d2acccb979b5f79e5ca"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#adbf8027ff0f01d2acccb979b5f79e5ca">llvm::AMDGPUSubtarget::get</a></div><div class="ttdeci">static const AMDGPUSubtarget &amp; get(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00934">AMDGPUSubtarget.cpp:934</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3317ad36612bd0a93dad2af012182dc7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned int getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01009">R600InstrInfo.cpp:1009</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdoc">SPIR_KERNEL - Calling convention for SPIR kernel functions. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00147">CallingConv.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adc3333d2d5974f4068df84f8706fc7d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">llvm::SIInstrInfo::isFLAT</a></div><div class="ttdeci">static bool isFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00497">SIInstrInfo.h:497</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8h_html"><div class="ttname"><a href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a></div><div class="ttdoc">This file declares the targeting of the InstructionSelector class for AMDGPU. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstructionSelector_html"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html">llvm::AMDGPUInstructionSelector</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8h_source.html#l00046">AMDGPUInstructionSelector.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a6d883605206368bc536cc9ded97209b8"><div class="ttname"><a href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">llvm::Module::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Get the data layout for the module&amp;#39;s target platform. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00369">Module.cpp:369</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a9d4615c0497f7d4f78234db291336285"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a9d4615c0497f7d4f78234db291336285">llvm::AMDGPUSubtarget::getLocalMemorySize</a></div><div class="ttdeci">int getLocalMemorySize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00200">AMDGPUSubtarget.h:200</a></div></div>
<div class="ttc" id="classR600GenSubtargetInfo_html"><div class="ttname"><a href="classR600GenSubtargetInfo.html">R600GenSubtargetInfo</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00058">SIMachineScheduler.h:58</a></div></div>
<div class="ttc" id="SmallString_8h_html"><div class="ttname"><a href="SmallString_8h.html">SmallString.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aea025495e34d5341d0506001cdd63dea"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aea025495e34d5341d0506001cdd63dea">llvm::GCNSubtarget::getPostRAMutations</a></div><div class="ttdeci">void getPostRAMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt;&gt; &amp;Mutations) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00928">AMDGPUSubtarget.cpp:928</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a960c38cce7f0504bfa32c0201a098fc2"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a960c38cce7f0504bfa32c0201a098fc2">llvm::GCNSubtarget::CaymanISA</a></div><div class="ttdeci">bool CaymanISA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00371">AMDGPUSubtarget.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalObject_html_a581242f39e74892c280e95badd4fe7af"><div class="ttname"><a href="classllvm_1_1GlobalObject.html#a581242f39e74892c280e95badd4fe7af">llvm::GlobalObject::getMetadata</a></div><div class="ttdeci">MDNode * getMetadata(unsigned KindID) const</div><div class="ttdoc">Get the current metadata attachments for the given kind, if any. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8cpp_source.html#l01443">Metadata.cpp:1443</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a7e3e54c1843be55179d4215efe20bb87"><div class="ttname"><a href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">llvm::cl::apply</a></div><div class="ttdeci">void apply(Opt *O, const Mod &amp;M, const Mods &amp;... Ms)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01301">CommandLine.h:1301</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a94e255f5cda4e44bebeabdbf414e6248"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a94e255f5cda4e44bebeabdbf414e6248">llvm::AMDGPUSubtarget::MaxWavesPerEU</a></div><div class="ttdeci">unsigned MaxWavesPerEU</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00078">AMDGPUSubtarget.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade8d533000b775c514d9ac189b66c3a5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">llvm::SIInstrInfo::isVALU</a></div><div class="ttdeci">static bool isVALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00341">SIInstrInfo.h:341</a></div></div>
<div class="ttc" id="classAMDGPUGenSubtargetInfo_html"><div class="ttname"><a href="classAMDGPUGenSubtargetInfo.html">AMDGPUGenSubtargetInfo</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a98803f3d3a9a7e50ad0f40bdf8cd8190"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU, bool Addressable)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00376">AMDGPUBaseInfo.cpp:376</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a14accda22ecd133d48fa434165e690a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a></div><div class="ttdeci">unsigned getTotalNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00442">AMDGPUBaseInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_acaf29c2320faf6847c0d61637dc45d0b"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#acaf29c2320faf6847c0d61637dc45d0b">ScalarizeGlobal</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ScalarizeGlobal(&quot;amdgpu-scalarize-global-loads&quot;, cl::desc(&quot;Enable global load scalarization&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="AArch64TargetMachine_8cpp_html_ab6002b302b3705801dd86fb034a80b9f"><div class="ttname"><a href="AArch64TargetMachine_8cpp.html#ab6002b302b3705801dd86fb034a80b9f">EnableLoadStoreOpt</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLoadStoreOpt(&quot;aarch64-enable-ldst-opt&quot;, cl::desc(&quot;Enable the load/store pair&quot; &quot; optimization pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_af7b22644cf2e48bc2cc50b272ce44c63"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#af7b22644cf2e48bc2cc50b272ce44c63">llvm::AMDGPUSubtarget::FPExceptions</a></div><div class="ttdeci">bool FPExceptions</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00069">AMDGPUSubtarget.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3e2f795dfcb9269e1263453796f4b994"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">llvm::MachineInstr::isBundle</a></div><div class="ttdeci">bool isBundle() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01111">MachineInstr.h:1111</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html">llvm::R600Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01219">AMDGPUSubtarget.h:1219</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a26aacb7fa06e83e34f23c4c566ca509f"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a26aacb7fa06e83e34f23c4c566ca509f">llvm::AMDGPUSubtarget::getAlignmentForImplicitArgPtr</a></div><div class="ttdeci">Align getAlignmentForImplicitArgPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00204">AMDGPUSubtarget.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5fc23559f17bbe5ff83ec0fed0a5fdcf"><div class="ttname"><a href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">llvm::Triple::getArch</a></div><div class="ttdeci">ArchType getArch() const</div><div class="ttdoc">getArch - Get the parsed architecture type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00297">Triple.h:297</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_ac865befe5b2563e7df0c82f5ff5ba5f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00463">AMDGPUBaseInfo.cpp:463</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a3bcaef9c28343b5c427f24079ac6fcdf"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3bcaef9c28343b5c427f24079ac6fcdf">llvm::GCNSubtarget::getStackAlignment</a></div><div class="ttdeci">Align getStackAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00880">AMDGPUSubtarget.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1SmallString_html"><div class="ttname"><a href="classllvm_1_1SmallString.html">llvm::SmallString&lt; 256 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a2c2ada0fee5d63ea6a21e292bf24c815"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a2c2ada0fee5d63ea6a21e292bf24c815">llvm::AMDGPUSubtarget::EVERGREEN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00053">AMDGPUSubtarget.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a4b3ef80acb3efbf0f9ccdd5135cb30e7"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a4b3ef80acb3efbf0f9ccdd5135cb30e7">llvm::R600Subtarget::getInstrItineraryData</a></div><div class="ttdeci">const InstrItineraryData * getInstrItineraryData() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01254">AMDGPUSubtarget.h:1254</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a3b3fe030e57a84fcc1881ebfa78e82be"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a3b3fe030e57a84fcc1881ebfa78e82be">llvm::AMDGPUSubtarget::getWavesPerEU</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getWavesPerEU(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00386">AMDGPUSubtarget.cpp:386</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_acf6141c742569e20d289c523560f8b00"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">llvm::GCNSubtarget::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(unsigned WavesPerEU, bool Addressable) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01117">AMDGPUSubtarget.h:1117</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1Legalizer_html"><div class="ttname"><a href="classllvm_1_1Legalizer.html">llvm::Legalizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Legalizer_8h_source.html#l00030">Legalizer.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aec6845ed5bb22b096581b6887d6db618"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aec6845ed5bb22b096581b6887d6db618">llvm::GCNSubtarget::overrideSchedPolicy</a></div><div class="ttdeci">void overrideSchedPolicy(MachineSchedPolicy &amp;Policy, unsigned NumRegionInstrs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00548">AMDGPUSubtarget.cpp:548</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8712096d79b8b76954f261f06351c34f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a></div><div class="ttdeci">unsigned getMinNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00359">AMDGPUBaseInfo.cpp:359</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a9b8690134a2beedb8267421790f6c582"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a9b8690134a2beedb8267421790f6c582">llvm::AMDGPUSubtarget::HasMulI24</a></div><div class="ttdeci">bool HasMulI24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00072">AMDGPUSubtarget.h:72</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a0f609dd4ed94ea69ab680a7228f8786b"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">llvm::MachineSchedPolicy::OnlyTopDown</a></div><div class="ttdeci">bool OnlyTopDown</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00182">MachineScheduler.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a988c4c0176e7554762642cd4f0fa1b8a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a988c4c0176e7554762642cd4f0fa1b8a">llvm::GCNSubtarget::getReservedNumSGPRs</a></div><div class="ttdeci">unsigned getReservedNumSGPRs(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00608">AMDGPUSubtarget.cpp:608</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_af27d7074aacea8e5270b9f2131349aef"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#af27d7074aacea8e5270b9f2131349aef">llvm::R600Subtarget::ParseSubtargetFeatures</a></div><div class="ttdeci">void ParseSubtargetFeatures(StringRef CPU, StringRef FS)</div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a5faa8d564b8e15601e7abc58f3dcdabb"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a5faa8d564b8e15601e7abc58f3dcdabb">llvm::R600Subtarget::R600Subtarget</a></div><div class="ttdeci">R600Subtarget(const Triple &amp;TT, StringRef CPU, StringRef FS, const TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00531">AMDGPUSubtarget.cpp:531</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a16681768f2cee41055f900364d063390"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a16681768f2cee41055f900364d063390">llvm::GCNSubtarget::adjustSchedDependency</a></div><div class="ttdeci">void adjustSchedDependency(SUnit *Src, SUnit *Dst, SDep &amp;Dep) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00719">AMDGPUSubtarget.cpp:719</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a6bc6fb89fe2e91c25559a8631f56e27e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">llvm::SmallPtrSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(PtrType Ptr)</div><div class="ttdoc">Inserts Ptr if and only if there is no element in the container equal to Ptr. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00370">SmallPtrSet.h:370</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a9f296ec0b2e98fbafc7030ace69aebc5"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a9f296ec0b2e98fbafc7030ace69aebc5">llvm::AMDGPUSubtarget::HasTrigReducedRange</a></div><div class="ttdeci">bool HasTrigReducedRange</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00077">AMDGPUSubtarget.h:77</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_af3e6dd2ea28909a7bdc5fefae67766b9"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">llvm::MachineSchedPolicy::ShouldTrackLaneMasks</a></div><div class="ttdeci">bool ShouldTrackLaneMasks</div><div class="ttdoc">Track LaneMasks to allow reordering of independent subregister writes of the same vreg...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00178">MachineScheduler.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00059">AMDGPUSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa6a2e45ae404e3f797d2d7e9f3a48949"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa6a2e45ae404e3f797d2d7e9f3a48949">llvm::CodeModel::Kernel</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad63e0e437ca71cc2b5a5d4d5aa3685f2"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">llvm::TargetMachine::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00111">TargetMachine.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af1935c21c4dd4fbc5a06df5fa285b25c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af1935c21c4dd4fbc5a06df5fa285b25c">llvm::SIMachineFunctionInfo::getWavesPerEU</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00841">SIMachineFunctionInfo.h:841</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1284eca54a89002a4b67f4dfe490736b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">llvm::ScheduleDAGInstrs::getSchedModel</a></div><div class="ttdeci">const TargetSchedModel * getSchedModel() const</div><div class="ttdoc">Gets the machine model for instruction scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00262">ScheduleDAGInstrs.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a1f475b0df44ebd7169e720fa1bf9169e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">llvm::SmallPtrSetImpl::count</a></div><div class="ttdeci">size_type count(ConstPtrType Ptr) const</div><div class="ttdoc">count - Return 1 if the specified pointer is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00381">SmallPtrSet.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_abed647ec4e3b276adf2c1bb35a65fc70"><div class="ttname"><a href="classllvm_1_1StringRef.html#abed647ec4e3b276adf2c1bb35a65fc70">llvm::StringRef::contains</a></div><div class="ttdeci">LLVM_NODISCARD bool contains(StringRef Other) const</div><div class="ttdoc">Return true if the given string is a substring of *this, and false otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00453">StringRef.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a4d7161735d42acb9779551442b84b89c"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a4d7161735d42acb9779551442b84b89c">llvm::AMDGPUSubtarget::Has16BitInsts</a></div><div class="ttdeci">bool Has16BitInsts</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00066">AMDGPUSubtarget.h:66</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="structllvm_1_1Align_html_ac1b327c48884eb0167cb81645c85fb39"><div class="ttname"><a href="structllvm_1_1Align.html#ac1b327c48884eb0167cb81645c85fb39">llvm::Align::None</a></div><div class="ttdeci">static constexpr const Align None()</div><div class="ttdoc">Returns a default constructed Align which corresponds to no alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00093">Alignment.h:93</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_a9247a212ea89acc9573fa7e7f557eaba"><div class="ttname"><a href="classllvm_1_1Instruction.html#a9247a212ea89acc9573fa7e7f557eaba">llvm::Instruction::setMetadata</a></div><div class="ttdeci">void setMetadata(unsigned KindID, MDNode *Node)</div><div class="ttdoc">Set the metadata of the specified kind to the specified node. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8cpp_source.html#l01224">Metadata.cpp:1224</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_ab3ae015c304377afcbc3ae1ed54578e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumSGPRs</a></div><div class="ttdeci">constexpr char NumSGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumSGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00243">AMDGPUMetadata.h:243</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8cpp_html_a00564154aeffb0cbfcf4c883ea5d0fc5"><div class="ttname"><a href="AMDGPUSubtarget_8cpp.html#a00564154aeffb0cbfcf4c883ea5d0fc5">EnableVGPRIndexMode</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableVGPRIndexMode(&quot;amdgpu-vgpr-index-mode&quot;, cl::desc(&quot;Use GPR indexing mode instead of movrel for vector indexing&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00196">AMDGPUSubtarget.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a9786b7eae138fd311b3486fd16c245d7"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a9786b7eae138fd311b3486fd16c245d7">llvm::R600Subtarget::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01250">AMDGPUSubtarget.h:1250</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="BlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2d7ac7b1dd9a9e4ae81fb54010f324f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">llvm::SIInstrInfo::isSALU</a></div><div class="ttdeci">static bool isSALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00333">SIInstrInfo.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ad3f7e09d16f088af156f661b88e88da3"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">llvm::AMDGPUSubtarget::getExplicitKernelArgOffset</a></div><div class="ttdeci">unsigned getExplicitKernelArgOffset(const Function &amp;F) const</div><div class="ttdoc">Returns the offset in bytes from the start of the input buffer of the first explicit kernel argument...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00210">AMDGPUSubtarget.h:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00205">CallingConv.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="MDBuilder_8h_html"><div class="ttname"><a href="MDBuilder_8h.html">MDBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_af4bb1f4c115c9dbd6be786152a46b0cf"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#af4bb1f4c115c9dbd6be786152a46b0cf">llvm::AMDGPUSubtarget::HasMadMixInsts</a></div><div class="ttdeci">bool HasMadMixInsts</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00067">AMDGPUSubtarget.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_afa930ef0cc691caa8029f5b744214dad"><div class="ttname"><a href="classllvm_1_1StringRef.html#afa930ef0cc691caa8029f5b744214dad">llvm::StringRef::find_lower</a></div><div class="ttdeci">LLVM_NODISCARD size_t find_lower(char C, size_t From=0) const</div><div class="ttdoc">Search for the first character C in the string, ignoring case. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8cpp_source.html#l00058">StringRef.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a6fc0932f0f72567eeaec4cdee4a492cf"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a6fc0932f0f72567eeaec4cdee4a492cf">llvm::R600Subtarget::hasCaymanISA</a></div><div class="ttdeci">bool hasCaymanISA() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01297">AMDGPUSubtarget.h:1297</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae1d6fcc49fec3a1473ab365481d62a63"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae1d6fcc49fec3a1473ab365481d62a63">llvm::AMDGPUSubtarget::HasSDWA</a></div><div class="ttdeci">bool HasSDWA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00070">AMDGPUSubtarget.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a1a10e6734329db955a53b95fcc193cd3"><div class="ttname"><a href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">llvm::SUnit::addPredBarrier</a></div><div class="ttdeci">bool addPredBarrier(SUnit *SU)</div><div class="ttdoc">Adds a barrier edge to SU by calling addPred(), with latency 0 generally or latency 1 for a store fol...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00384">ScheduleDAG.h:384</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html">llvm::AMDGPULegalizerInfo</a></div><div class="ttdoc">This class provides the information for the target register banks. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8h_source.html#l00028">AMDGPULegalizerInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a4d0a7baab8d078065b2de10e3460892a"><div class="ttname"><a href="classllvm_1_1Function.html#a4d0a7baab8d078065b2de10e3460892a">llvm::Function::getIntrinsicID</a></div><div class="ttdeci">Intrinsic::ID getIntrinsicID() const LLVM_READONLY</div><div class="ttdoc">getIntrinsicID - This method returns the ID number of the specified function, or Intrinsic::not_intri...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00193">Function.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00057">AMDGPUSubtarget.h:57</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a41a62eaa48728ca1d52dda5d0a9b08c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00299">AMDGPUBaseInfo.cpp:299</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_acf1aa5ffc0b59dd205f5dc5142580771"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acf1aa5ffc0b59dd205f5dc5142580771">llvm::GCNSubtarget::GCNSubtarget</a></div><div class="ttdeci">GCNSubtarget(const Triple &amp;TT, StringRef GPU, StringRef FS, const GCNTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00188">AMDGPUSubtarget.cpp:188</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00055">AMDGPUSubtarget.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a7bf561cd0dcf80a8d9fcf94e5271d2e4"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a7bf561cd0dcf80a8d9fcf94e5271d2e4">llvm::GCNSubtarget::CFALUBug</a></div><div class="ttdeci">bool CFALUBug</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00372">AMDGPUSubtarget.h:372</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2ab901507f175eea2133e8779a0a962ae0"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2ab901507f175eea2133e8779a0a962ae0">llvm::AMDGPUSubtarget::R600</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00051">AMDGPUSubtarget.h:51</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8h_html"><div class="ttname"><a href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a></div><div class="ttdoc">This file declares the targeting of the Machinelegalizer class for AMDGPU. </div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ab4f55172e6450d22e3e495b9da4d4af7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ab4f55172e6450d22e3e495b9da4d4af7">llvm::GCNSubtarget::computeOccupancy</a></div><div class="ttdeci">unsigned computeOccupancy(const MachineFunction &amp;MF, unsigned LDSSize=0, unsigned NumSGPRs=0, unsigned NumVGPRs=0) const</div><div class="ttdoc">Return occupancy for the given function. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00625">AMDGPUSubtarget.cpp:625</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_a0963ad90c895ee3e4e6d9e463c2d2e23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumVGPRs</a></div><div class="ttdeci">constexpr char NumVGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumVGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00245">AMDGPUMetadata.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aa5f22315c4064579fca6cd88fb36ea5a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">llvm::ScheduleDAGInstrs::dumpNode</a></div><div class="ttdeci">void dumpNode(const SUnit &amp;SU) const override</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01159">ScheduleDAGInstrs.cpp:1159</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ab20982dc4ff887572a43754228a94fc0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ab20982dc4ff887572a43754228a94fc0">llvm::GCNSubtarget::getOccupancyWithNumSGPRs</a></div><div class="ttdeci">unsigned getOccupancyWithNumSGPRs(unsigned SGPRs) const</div><div class="ttdoc">Return the maximum number of waves per SIMD for kernels using SGPRs SGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00573">AMDGPUSubtarget.cpp:573</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ae007b2f83444f38c4adf0ac83660c9e3"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ae007b2f83444f38c4adf0ac83660c9e3">llvm::GCNSubtarget::R600ALUInst</a></div><div class="ttdeci">bool R600ALUInst</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00370">AMDGPUSubtarget.h:370</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a148b76c8f993d4a3d95ac19c60e2ebe0"><div class="ttname"><a href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">llvm::SDep::setLatency</a></div><div class="ttdeci">void setLatency(unsigned Lat)</div><div class="ttdoc">Sets the latency for this edge. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00147">ScheduleDAG.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ab96f321c806effcca947691e54b24784"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ab96f321c806effcca947691e54b24784">llvm::AMDGPUSubtarget::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00234">AMDGPUSubtarget.h:234</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdoc">Define a generic scheduling policy for targets that don&amp;#39;t provide their own MachineSchedStrategy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00173">MachineScheduler.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdoc">Special node for the region exit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00564">ScheduleDAG.h:564</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a7414af479a1a88b0631120a4fc681e20"><div class="ttname"><a href="classllvm_1_1StringRef.html#a7414af479a1a88b0631120a4fc681e20">llvm::StringRef::npos</a></div><div class="ttdeci">static const size_t npos</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00056">StringRef.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00056">AMDGPUSubtarget.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00048">AMDGPUSubtarget.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a0edf9f3730615933d02dcaa2969bfa52"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a0edf9f3730615933d02dcaa2969bfa52">llvm::AMDGPUSubtarget::AMDGPUSubtarget</a></div><div class="ttdeci">AMDGPUSubtarget(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00169">AMDGPUSubtarget.cpp:169</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0605f773275c0461756eae0fb2321fa0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">llvm::SIInstrInfo::isMAI</a></div><div class="ttdeci">static bool isMAI(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00582">SIInstrInfo.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ac1b7e869cf552cba05a324482f83d2d1"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ac1b7e869cf552cba05a324482f83d2d1">llvm::AMDGPUSubtarget::getExplicitKernArgSize</a></div><div class="ttdeci">uint64_t getExplicitKernArgSize(const Function &amp;F, Align &amp;MaxAlign) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00493">AMDGPUSubtarget.cpp:493</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html_a38bee869ad41aebfef3de2641b12004c"><div class="ttname"><a href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">llvm::BasicBlock::getParent</a></div><div class="ttdeci">const Function * getParent() const</div><div class="ttdoc">Return the enclosing method, or null if none. </div><div class="ttdef"><b>Definition:</b> <a href="BasicBlock_8h_source.html#l00106">BasicBlock.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdoc">Calling convention used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (ve...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00199">CallingConv.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a34bedf6819d66a1319b6509e6a0f14a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a></div><div class="ttdeci">int getIntegerAttribute(const Function &amp;F, StringRef Name, int Default)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00565">AMDGPUBaseInfo.cpp:565</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a08b830059090a1bb27b14e1e524fdb46"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a08b830059090a1bb27b14e1e524fdb46">llvm::SIInstrInfo::isVMEM</a></div><div class="ttdeci">static bool isVMEM(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00349">SIInstrInfo.h:349</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00064">AMDGPUBaseInfo.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ab5784d58015d7b40f2750f80f4ef6aeb"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ab5784d58015d7b40f2750f80f4ef6aeb">llvm::GCNSubtarget::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01200">AMDGPUSubtarget.h:1200</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a055c65558a3e0f7d48f1ed3dde061199"><div class="ttname"><a href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">llvm::SDep::getKind</a></div><div class="ttdeci">Kind getKind() const</div><div class="ttdoc">Returns an enum value representing the kind of the dependence. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00486">ScheduleDAG.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aee24c71cca36b9a838446ab9f93b074f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aee24c71cca36b9a838446ab9f93b074f">llvm::GCNSubtarget::TexVTXClauseSize</a></div><div class="ttdeci">short TexVTXClauseSize</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00376">AMDGPUSubtarget.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aa214881f596f9adddeef9df6600df144"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aa214881f596f9adddeef9df6600df144">llvm::GCNSubtarget::getMinFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMinFlatWorkGroupSize() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01195">AMDGPUSubtarget.h:1195</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4f492fa16404497b8f15ea82c4b0a725"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">llvm::GCNSubtarget::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(unsigned WavesPerEU) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01162">AMDGPUSubtarget.h:1162</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdoc">Adds the specified edge as a pred of the current node if not already. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00107">ScheduleDAG.cpp:107</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_af64d48dd1c0bf0bcdefdac099669a1fa"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#af64d48dd1c0bf0bcdefdac099669a1fa">llvm::GCNSubtarget::~GCNSubtarget</a></div><div class="ttdeci">~GCNSubtarget() override</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a0ecfadb60fa955d669e8d7a0ad505c5b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs</a></div><div class="ttdeci">unsigned getNumPreloadedSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00689">SIMachineFunctionInfo.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">llvm::SDep::Artificial</a></div><div class="ttdoc">Arbitrary strong DAG edge (no real dependence). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00072">ScheduleDAG.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aa3ad8d1429472400a745a288263f1fa6"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aa3ad8d1429472400a745a288263f1fa6">llvm::GCNSubtarget::FMA</a></div><div class="ttdeci">bool FMA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00320">AMDGPUSubtarget.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a716b165edca27031ffb7a20ea48e41e3"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a716b165edca27031ffb7a20ea48e41e3">llvm::GCNSubtarget::initializeSubtargetDependencies</a></div><div class="ttdeci">GCNSubtarget &amp; initializeSubtargetDependencies(const Triple &amp;TT, StringRef GPU, StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00076">AMDGPUSubtarget.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00832">AMDGPUSubtarget.h:832</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_abfc50f2d6a9f6fd298e641b1134ac5da"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#abfc50f2d6a9f6fd298e641b1134ac5da">llvm::AMDGPUSubtarget::HasInv2PiInlineImm</a></div><div class="ttdeci">bool HasInv2PiInlineImm</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00074">AMDGPUSubtarget.h:74</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6fd9b23b6adf6877d2baba38030b77c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a></div><div class="ttdeci">unsigned getMinNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00452">AMDGPUBaseInfo.cpp:452</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a9dd519d01ecb00ea1db5744f74f57a5c"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a9dd519d01ecb00ea1db5744f74f57a5c">llvm::AMDGPUSubtarget::WavefrontSize</a></div><div class="ttdeci">unsigned WavefrontSize</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00080">AMDGPUSubtarget.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a33a600e1b2e066f85e6a2bb588a7f3f1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">llvm::GCNSubtarget::getConstantBusLimit</a></div><div class="ttdeci">unsigned getConstantBusLimit(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00296">AMDGPUSubtarget.cpp:296</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a3f464e58eb8545a1261f5ef4be85ce95"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3f464e58eb8545a1261f5ef4be85ce95">llvm::GCNSubtarget::hasMadF16</a></div><div class="ttdeci">bool hasMadF16() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00565">AMDGPUSubtarget.cpp:565</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aaa65bceafd78d01262b121c667576dfc"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aaa65bceafd78d01262b121c667576dfc">llvm::AMDGPUSubtarget::getMaxLocalMemSizeWithWaveCount</a></div><div class="ttdeci">unsigned getMaxLocalMemSizeWithWaveCount(unsigned WaveCount, const Function &amp;) const</div><div class="ttdoc">Return the amount of LDS that can be used that will not restrict the occupancy lower than WaveCount...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00316">AMDGPUSubtarget.cpp:316</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00562">ScheduleDAG.h:562</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aa19ea7d1223b3dbc9f1c432059f8e040"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aa19ea7d1223b3dbc9f1c432059f8e040">llvm::GCNSubtarget::getOccupancyWithNumVGPRs</a></div><div class="ttdeci">unsigned getOccupancyWithNumVGPRs(unsigned VGPRs) const</div><div class="ttdoc">Return the maximum number of waves per SIMD for kernels using VGPRs VGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00599">AMDGPUSubtarget.cpp:599</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a7d5c1efcd1216d91f3ea9d99eefc8c7d"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a7d5c1efcd1216d91f3ea9d99eefc8c7d">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget(const Function &amp;F) const</div><div class="ttdoc">This method returns a pointer to the specified type of TargetSubtargetInfo. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00148">TargetMachine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a2ea42736115781162e371685322542f4"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2ea42736115781162e371685322542f4">llvm::GCNSubtarget::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01212">AMDGPUSubtarget.h:1212</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aadc55ee80218e97fbccb05099877eb51"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">llvm::GCNSubtarget::getTargetLowering</a></div><div class="ttdeci">const SITargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00417">AMDGPUSubtarget.h:417</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a52b3955112597a3fcbe612414ec40e79"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">llvm::AMDGPUSubtarget::getFlatWorkGroupSizes</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getFlatWorkGroupSizes(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00363">AMDGPUSubtarget.cpp:363</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_aca90fa599aa2c0ecee39e6df084ae760"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#aca90fa599aa2c0ecee39e6df084ae760">llvm::R600Subtarget::initializeSubtargetDependencies</a></div><div class="ttdeci">R600Subtarget &amp; initializeSubtargetDependencies(const Triple &amp;TT, StringRef GPU, StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00056">AMDGPUSubtarget.cpp:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdoc">Calling convention for AMDGPU code object kernels. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a274909b1f31ad2d3d3379de55467d377"><div class="ttname"><a href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">llvm::SUnit::isInstr</a></div><div class="ttdeci">bool isInstr() const</div><div class="ttdoc">Returns true if this SUnit refers to a machine instruction as opposed to an SDNode. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00362">ScheduleDAG.h:362</a></div></div>
<div class="ttc" id="namespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div></div>
<div class="ttc" id="classllvm_1_1MDBuilder_html"><div class="ttname"><a href="classllvm_1_1MDBuilder.html">llvm::MDBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MDBuilder_8h_source.html#l00035">MDBuilder.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a0b44832d4b6bb57b0e8c61fc3242547b"><div class="ttname"><a href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">llvm::Function::args</a></div><div class="ttdeci">iterator_range&lt; arg_iterator &gt; args()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00730">Function.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">llvm::CallingConv::AMDGPU_ES</a></div><div class="ttdoc">Calling convention used for AMDPAL shader stage before geometry shader if geometry is in use...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00231">CallingConv.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_a1a7f07aaef6a3bee130bf0e0f0536802"><div class="ttname"><a href="classllvm_1_1Instruction.html#a1a7f07aaef6a3bee130bf0e0f0536802">llvm::Instruction::getParent</a></div><div class="ttdeci">const BasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00066">Instruction.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a72d895427056e0f3e9147974a95d11f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a72d895427056e0f3e9147974a95d11f8">llvm::GCNSubtarget::Gen</a></div><div class="ttdeci">unsigned Gen</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00288">AMDGPUSubtarget.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a9675836888b91c75d31ba9665e1dee03"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a9675836888b91c75d31ba9665e1dee03">llvm::AMDGPUSubtarget::HasMulU24</a></div><div class="ttdeci">bool HasMulU24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00073">AMDGPUSubtarget.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a2ee351ba36e6aef7ee68425505d90ffb"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2ee351ba36e6aef7ee68425505d90ffb">llvm::GCNSubtarget::HasVertexCache</a></div><div class="ttdeci">bool HasVertexCache</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00375">AMDGPUSubtarget.h:375</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
