and r0, r1, #13 
add r2, r1, r0 
mvn r0, r2 
bfi r0, r0, #0, #1 
bic r1, r0, #10 
lsl r2, r1, #6 
