

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 15:25:49 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.229|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8113|  8113|  8113|  8113|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  8112|  8112|         8|          -|          -|  1014|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |     5|     5|         3|          1|          1|     4|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    314|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    135|    -|
|Register         |        -|      -|     107|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     107|    449|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nfYi_U9  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln203_fu_348_p2      |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_224_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_1_fu_529_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln1494_2_fu_456_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln203_3_fu_514_p2    |     +    |      0|  0|   8|          11|          11|
    |add_ln203_fu_483_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln20_1_fu_368_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln20_fu_411_p2       |     +    |      0|  0|  15|           5|           5|
    |c_fu_524_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_230_p2              |     +    |      0|  0|  12|           3|           1|
    |j_fu_423_p2              |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_402_p2            |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_374_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_300_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln1494_fu_450_p2     |     -    |      0|  0|   8|          13|          13|
    |sub_ln203_fu_508_p2      |     -    |      0|  0|   8|          11|          11|
    |and_ln29_fu_294_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_218_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_236_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_fu_466_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln16_fu_288_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_362_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln23_fu_380_p2      |   icmp   |      0|  0|   9|           2|           3|
    |or_ln13_fu_306_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln13_1_fu_328_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_2_fu_336_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_535_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_312_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln20_1_fu_394_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln20_fu_386_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln29_1_fu_242_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_2_fu_250_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_3_fu_274_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_472_p3    |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_282_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 314|         163|         155|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_mpr_0_phi_fu_187_p4  |   9|          2|    2|          4|
    |c_0_reg_161                     |   9|          2|    4|          8|
    |f_0_reg_127                     |   9|          2|    3|          6|
    |indvar_flatten25_reg_116        |   9|          2|   10|         20|
    |indvar_flatten7_reg_138         |   9|          2|    8|         16|
    |indvar_flatten_reg_172          |   9|          2|    3|          6|
    |max_1_reg_194                   |   9|          2|   14|         28|
    |mpc_0_reg_207                   |   9|          2|    2|          4|
    |mpr_0_reg_183                   |   9|          2|    2|          4|
    |r_0_reg_150                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 135|         29|   55|        113|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_556                 |  10|   0|   10|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_161                      |   4|   0|    4|          0|
    |f_0_reg_127                      |   3|   0|    3|          0|
    |icmp_ln13_reg_561                |   1|   0|    1|          0|
    |icmp_ln20_reg_607                |   1|   0|    1|          0|
    |icmp_ln20_reg_607_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten25_reg_116         |  10|   0|   10|          0|
    |indvar_flatten7_reg_138          |   8|   0|    8|          0|
    |indvar_flatten_reg_172           |   3|   0|    3|          0|
    |max_1_reg_194                    |  14|   0|   14|          0|
    |mpc_0_reg_207                    |   2|   0|    2|          0|
    |mpr_0_reg_183                    |   2|   0|    2|          0|
    |mul_ln203_reg_597                |   8|   0|    8|          0|
    |r_0_reg_150                      |   4|   0|    4|          0|
    |select_ln13_1_reg_587            |   4|   0|    5|          1|
    |select_ln13_2_reg_592            |   4|   0|    4|          0|
    |select_ln13_reg_581              |   4|   0|    4|          0|
    |select_ln20_1_reg_621            |   2|   0|    2|          0|
    |select_ln20_reg_616              |   2|   0|    2|          0|
    |select_ln29_2_reg_566            |   3|   0|    3|          0|
    |shl_ln2_reg_602                  |   4|   0|    5|          1|
    |zext_ln26_1_reg_576              |   3|   0|   11|          8|
    |zext_ln26_reg_571                |   3|   0|   13|         10|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 107|   0|  127|         20|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_V_address0      | out |   12|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |   10|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

