   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f4xx_tim.c"
  14              		.text
  15              		.align	2
  16              		.global	TIM_DeInit
  17              		.thumb
  18              		.thumb_func
  20              	TIM_DeInit:
  21              		@ args = 0, pretend = 0, frame = 0
  22              		@ frame_needed = 0, uses_anonymous_args = 0
  23 0000 08B5     		push	{r3, lr}
  24 0002 0023     		movs	r3, #0
  25 0004 C4F20103 		movt	r3, 16385
  26 0008 9842     		cmp	r0, r3
  27 000a 5BD0     		beq	.L17
  28 000c B0F1804F 		cmp	r0, #1073741824
  29 0010 62D0     		beq	.L18
  30 0012 4FF48063 		mov	r3, #1024
  31 0016 C4F20003 		movt	r3, 16384
  32 001a 9842     		cmp	r0, r3
  33 001c 66D0     		beq	.L19
  34 001e 4FF40063 		mov	r3, #2048
  35 0022 C4F20003 		movt	r3, 16384
  36 0026 9842     		cmp	r0, r3
  37 0028 6AD0     		beq	.L20
  38 002a 4FF44063 		mov	r3, #3072
  39 002e C4F20003 		movt	r3, 16384
  40 0032 9842     		cmp	r0, r3
  41 0034 6ED0     		beq	.L21
  42 0036 4FF48053 		mov	r3, #4096
  43 003a C4F20003 		movt	r3, 16384
  44 003e 9842     		cmp	r0, r3
  45 0040 72D0     		beq	.L22
  46 0042 4FF4A053 		mov	r3, #5120
  47 0046 C4F20003 		movt	r3, 16384
  48 004a 9842     		cmp	r0, r3
  49 004c 76D0     		beq	.L23
  50 004e 4FF48063 		mov	r3, #1024
  51 0052 C4F20103 		movt	r3, 16385
  52 0056 9842     		cmp	r0, r3
  53 0058 7AD0     		beq	.L24
  54 005a 4FF48043 		mov	r3, #16384
  55 005e C4F20103 		movt	r3, 16385
  56 0062 9842     		cmp	r0, r3
  57 0064 7ED0     		beq	.L25
  58 0066 4FF48843 		mov	r3, #17408
  59 006a C4F20103 		movt	r3, 16385
  60 006e 9842     		cmp	r0, r3
  61 0070 00F08480 		beq	.L26
  62 0074 4FF49043 		mov	r3, #18432
  63 0078 C4F20103 		movt	r3, 16385
  64 007c 9842     		cmp	r0, r3
  65 007e 00F08980 		beq	.L27
  66 0082 4FF4C053 		mov	r3, #6144
  67 0086 C4F20003 		movt	r3, 16384
  68 008a 9842     		cmp	r0, r3
  69 008c 00F08E80 		beq	.L28
  70 0090 4FF4E053 		mov	r3, #7168
  71 0094 C4F20003 		movt	r3, 16384
  72 0098 9842     		cmp	r0, r3
  73 009a 00F09180 		beq	.L29
  74 009e 4FF40053 		mov	r3, #8192
  75 00a2 C4F20003 		movt	r3, 16384
  76 00a6 9842     		cmp	r0, r3
  77 00a8 00D0     		beq	.L30
  78 00aa 08BD     		pop	{r3, pc}
  79              	.L30:
  80 00ac 0121     		movs	r1, #1
  81 00ae 4FF48070 		mov	r0, #256
  82 00b2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  83 00b6 4FF48070 		mov	r0, #256
  84 00ba 0021     		movs	r1, #0
  85 00bc BDE80840 		pop	{r3, lr}
  86 00c0 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
  87              	.L17:
  88 00c4 0120     		movs	r0, #1
  89 00c6 0146     		mov	r1, r0
  90 00c8 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  91 00cc 0120     		movs	r0, #1
  92 00ce 0021     		movs	r1, #0
  93 00d0 BDE80840 		pop	{r3, lr}
  94 00d4 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
  95              	.L18:
  96 00d8 0120     		movs	r0, #1
  97 00da 0146     		mov	r1, r0
  98 00dc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  99 00e0 0120     		movs	r0, #1
 100 00e2 0021     		movs	r1, #0
 101 00e4 BDE80840 		pop	{r3, lr}
 102 00e8 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 103              	.L19:
 104 00ec 0220     		movs	r0, #2
 105 00ee 0121     		movs	r1, #1
 106 00f0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 107 00f4 0220     		movs	r0, #2
 108 00f6 0021     		movs	r1, #0
 109 00f8 BDE80840 		pop	{r3, lr}
 110 00fc FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 111              	.L20:
 112 0100 0420     		movs	r0, #4
 113 0102 0121     		movs	r1, #1
 114 0104 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 115 0108 0420     		movs	r0, #4
 116 010a 0021     		movs	r1, #0
 117 010c BDE80840 		pop	{r3, lr}
 118 0110 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 119              	.L21:
 120 0114 0820     		movs	r0, #8
 121 0116 0121     		movs	r1, #1
 122 0118 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 123 011c 0820     		movs	r0, #8
 124 011e 0021     		movs	r1, #0
 125 0120 BDE80840 		pop	{r3, lr}
 126 0124 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 127              	.L22:
 128 0128 1020     		movs	r0, #16
 129 012a 0121     		movs	r1, #1
 130 012c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 131 0130 1020     		movs	r0, #16
 132 0132 0021     		movs	r1, #0
 133 0134 BDE80840 		pop	{r3, lr}
 134 0138 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 135              	.L23:
 136 013c 2020     		movs	r0, #32
 137 013e 0121     		movs	r1, #1
 138 0140 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 139 0144 2020     		movs	r0, #32
 140 0146 0021     		movs	r1, #0
 141 0148 BDE80840 		pop	{r3, lr}
 142 014c FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 143              	.L24:
 144 0150 0220     		movs	r0, #2
 145 0152 0121     		movs	r1, #1
 146 0154 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 147 0158 0220     		movs	r0, #2
 148 015a 0021     		movs	r1, #0
 149 015c BDE80840 		pop	{r3, lr}
 150 0160 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 151              	.L25:
 152 0164 0121     		movs	r1, #1
 153 0166 4FF48030 		mov	r0, #65536
 154 016a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 155 016e 4FF48030 		mov	r0, #65536
 156 0172 0021     		movs	r1, #0
 157 0174 BDE80840 		pop	{r3, lr}
 158 0178 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 159              	.L26:
 160 017c 0121     		movs	r1, #1
 161 017e 4FF40030 		mov	r0, #131072
 162 0182 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 163 0186 4FF40030 		mov	r0, #131072
 164 018a 0021     		movs	r1, #0
 165 018c BDE80840 		pop	{r3, lr}
 166 0190 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 167              	.L27:
 168 0194 0121     		movs	r1, #1
 169 0196 4FF48020 		mov	r0, #262144
 170 019a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 171 019e 4FF48020 		mov	r0, #262144
 172 01a2 0021     		movs	r1, #0
 173 01a4 BDE80840 		pop	{r3, lr}
 174 01a8 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 175              	.L28:
 176 01ac 4020     		movs	r0, #64
 177 01ae 0121     		movs	r1, #1
 178 01b0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 179 01b4 4020     		movs	r0, #64
 180 01b6 0021     		movs	r1, #0
 181 01b8 BDE80840 		pop	{r3, lr}
 182 01bc FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 183              	.L29:
 184 01c0 8020     		movs	r0, #128
 185 01c2 0121     		movs	r1, #1
 186 01c4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 187 01c8 8020     		movs	r0, #128
 188 01ca 0021     		movs	r1, #0
 189 01cc BDE80840 		pop	{r3, lr}
 190 01d0 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 192              		.align	2
 193              		.global	TIM_TimeBaseInit
 194              		.thumb
 195              		.thumb_func
 197              	TIM_TimeBaseInit:
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 201 01d4 0023     		movs	r3, #0
 202 01d6 4FF48062 		mov	r2, #1024
 203 01da C4F20103 		movt	r3, 16385
 204 01de 70B4     		push	{r4, r5, r6}
 205 01e0 C4F20102 		movt	r2, 16385
 206 01e4 0488     		ldrh	r4, [r0, #0]
 207 01e6 9842     		cmp	r0, r3
 208 01e8 18BF     		it	ne
 209 01ea 9042     		cmpne	r0, r2
 210 01ec A4B2     		uxth	r4, r4
 211 01ee 14BF     		ite	ne
 212 01f0 0023     		movne	r3, #0
 213 01f2 0123     		moveq	r3, #1
 214 01f4 08D0     		beq	.L32
 215 01f6 4FF48062 		mov	r2, #1024
 216 01fa C4F20002 		movt	r2, 16384
 217 01fe B0F1804F 		cmp	r0, #1073741824
 218 0202 18BF     		it	ne
 219 0204 9042     		cmpne	r0, r2
 220 0206 23D1     		bne	.L36
 221              	.L32:
 222 0208 4FF68F75 		movw	r5, #65423
 223 020c 4A88     		ldrh	r2, [r1, #2]
 224 020e 2540     		ands	r5, r5, r4
 225 0210 45EA0204 		orr	r4, r5, r2
 226              	.L33:
 227 0214 4FF4A056 		mov	r6, #5120
 228 0218 4FF48055 		mov	r5, #4096
 229 021c C4F20005 		movt	r5, 16384
 230 0220 C4F20006 		movt	r6, 16384
 231 0224 B042     		cmp	r0, r6
 232 0226 18BF     		it	ne
 233 0228 A842     		cmpne	r0, r5
 234 022a 1FBF     		itttt	ne
 235 022c 0D89     		ldrhne	r5, [r1, #8]
 236 022e 4FF6FF42 		movwne	r2, #64767
 237 0232 2240     		andne	r2, r4, r2
 238 0234 42EA0504 		orrne	r4, r2, r5
 239 0238 4D68     		ldr	r5, [r1, #4]
 240 023a 0A88     		ldrh	r2, [r1, #0]
 241 023c 0480     		strh	r4, [r0, #0]	@ movhi
 242 023e C562     		str	r5, [r0, #44]
 243 0240 0285     		strh	r2, [r0, #40]	@ movhi
 244 0242 0BB1     		cbz	r3, .L35
 245 0244 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 246 0246 0386     		strh	r3, [r0, #48]	@ movhi
 247              	.L35:
 248 0248 0123     		movs	r3, #1
 249 024a 8382     		strh	r3, [r0, #20]	@ movhi
 250 024c 70BC     		pop	{r4, r5, r6}
 251 024e 7047     		bx	lr
 252              	.L36:
 253 0250 4FF44065 		mov	r5, #3072
 254 0254 4FF40062 		mov	r2, #2048
 255 0258 C4F20005 		movt	r5, 16384
 256 025c C4F20002 		movt	r2, 16384
 257 0260 9042     		cmp	r0, r2
 258 0262 18BF     		it	ne
 259 0264 A842     		cmpne	r0, r5
 260 0266 D5D1     		bne	.L33
 261 0268 CEE7     		b	.L32
 263 026a 00BF     		.align	2
 264              		.global	TIM_TimeBaseStructInit
 265              		.thumb
 266              		.thumb_func
 268              	TIM_TimeBaseStructInit:
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 272 026c 0023     		movs	r3, #0
 273 026e 4FF0FF31 		mov	r1, #-1
 274 0272 4160     		str	r1, [r0, #4]
 275 0274 0380     		strh	r3, [r0, #0]	@ movhi
 276 0276 0381     		strh	r3, [r0, #8]	@ movhi
 277 0278 4380     		strh	r3, [r0, #2]	@ movhi
 278 027a 8372     		strb	r3, [r0, #10]
 279 027c 7047     		bx	lr
 281 027e 00BF     		.align	2
 282              		.global	TIM_PrescalerConfig
 283              		.thumb
 284              		.thumb_func
 286              	TIM_PrescalerConfig:
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 290 0280 0185     		strh	r1, [r0, #40]	@ movhi
 291 0282 8282     		strh	r2, [r0, #20]	@ movhi
 292 0284 7047     		bx	lr
 294 0286 00BF     		.align	2
 295              		.global	TIM_CounterModeConfig
 296              		.thumb
 297              		.thumb_func
 299              	TIM_CounterModeConfig:
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302              		@ link register save eliminated.
 303 0288 0388     		ldrh	r3, [r0, #0]
 304 028a 23F07003 		bic	r3, r3, #112
 305 028e 1B04     		lsls	r3, r3, #16
 306 0290 1B0C     		lsrs	r3, r3, #16
 307 0292 0B43     		orrs	r3, r3, r1
 308 0294 0380     		strh	r3, [r0, #0]	@ movhi
 309 0296 7047     		bx	lr
 311              		.align	2
 312              		.global	TIM_SetCounter
 313              		.thumb
 314              		.thumb_func
 316              	TIM_SetCounter:
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		@ link register save eliminated.
 320 0298 4162     		str	r1, [r0, #36]
 321 029a 7047     		bx	lr
 323              		.align	2
 324              		.global	TIM_SetAutoreload
 325              		.thumb
 326              		.thumb_func
 328              	TIM_SetAutoreload:
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 332 029c C162     		str	r1, [r0, #44]
 333 029e 7047     		bx	lr
 335              		.align	2
 336              		.global	TIM_GetCounter
 337              		.thumb
 338              		.thumb_func
 340              	TIM_GetCounter:
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 344 02a0 406A     		ldr	r0, [r0, #36]
 345 02a2 7047     		bx	lr
 347              		.align	2
 348              		.global	TIM_GetPrescaler
 349              		.thumb
 350              		.thumb_func
 352              	TIM_GetPrescaler:
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355              		@ link register save eliminated.
 356 02a4 008D     		ldrh	r0, [r0, #40]
 357 02a6 80B2     		uxth	r0, r0
 358 02a8 7047     		bx	lr
 360 02aa 00BF     		.align	2
 361              		.global	TIM_UpdateDisableConfig
 362              		.thumb
 363              		.thumb_func
 365              	TIM_UpdateDisableConfig:
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 369 02ac 0388     		ldrh	r3, [r0, #0]
 370 02ae 29B9     		cbnz	r1, .L47
 371 02b0 23F00203 		bic	r3, r3, #2
 372 02b4 1B04     		lsls	r3, r3, #16
 373 02b6 1B0C     		lsrs	r3, r3, #16
 374 02b8 0380     		strh	r3, [r0, #0]	@ movhi
 375 02ba 7047     		bx	lr
 376              	.L47:
 377 02bc 9BB2     		uxth	r3, r3
 378 02be 43F00203 		orr	r3, r3, #2
 379 02c2 0380     		strh	r3, [r0, #0]	@ movhi
 380 02c4 7047     		bx	lr
 382 02c6 00BF     		.align	2
 383              		.global	TIM_UpdateRequestConfig
 384              		.thumb
 385              		.thumb_func
 387              	TIM_UpdateRequestConfig:
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391 02c8 0388     		ldrh	r3, [r0, #0]
 392 02ca 29B9     		cbnz	r1, .L51
 393 02cc 23F00403 		bic	r3, r3, #4
 394 02d0 1B04     		lsls	r3, r3, #16
 395 02d2 1B0C     		lsrs	r3, r3, #16
 396 02d4 0380     		strh	r3, [r0, #0]	@ movhi
 397 02d6 7047     		bx	lr
 398              	.L51:
 399 02d8 9BB2     		uxth	r3, r3
 400 02da 43F00403 		orr	r3, r3, #4
 401 02de 0380     		strh	r3, [r0, #0]	@ movhi
 402 02e0 7047     		bx	lr
 404 02e2 00BF     		.align	2
 405              		.global	TIM_ARRPreloadConfig
 406              		.thumb
 407              		.thumb_func
 409              	TIM_ARRPreloadConfig:
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 413 02e4 0388     		ldrh	r3, [r0, #0]
 414 02e6 29B9     		cbnz	r1, .L55
 415 02e8 23F08003 		bic	r3, r3, #128
 416 02ec 1B04     		lsls	r3, r3, #16
 417 02ee 1B0C     		lsrs	r3, r3, #16
 418 02f0 0380     		strh	r3, [r0, #0]	@ movhi
 419 02f2 7047     		bx	lr
 420              	.L55:
 421 02f4 9BB2     		uxth	r3, r3
 422 02f6 43F08003 		orr	r3, r3, #128
 423 02fa 0380     		strh	r3, [r0, #0]	@ movhi
 424 02fc 7047     		bx	lr
 426 02fe 00BF     		.align	2
 427              		.global	TIM_SelectOnePulseMode
 428              		.thumb
 429              		.thumb_func
 431              	TIM_SelectOnePulseMode:
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 435 0300 0388     		ldrh	r3, [r0, #0]
 436 0302 23F00803 		bic	r3, r3, #8
 437 0306 1B04     		lsls	r3, r3, #16
 438 0308 1B0C     		lsrs	r3, r3, #16
 439 030a 0380     		strh	r3, [r0, #0]	@ movhi
 440 030c 0388     		ldrh	r3, [r0, #0]
 441 030e 9BB2     		uxth	r3, r3
 442 0310 0B43     		orrs	r3, r3, r1
 443 0312 0380     		strh	r3, [r0, #0]	@ movhi
 444 0314 7047     		bx	lr
 446 0316 00BF     		.align	2
 447              		.global	TIM_SetClockDivision
 448              		.thumb
 449              		.thumb_func
 451              	TIM_SetClockDivision:
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 455 0318 0388     		ldrh	r3, [r0, #0]
 456 031a 23F44073 		bic	r3, r3, #768
 457 031e 1B04     		lsls	r3, r3, #16
 458 0320 1B0C     		lsrs	r3, r3, #16
 459 0322 0380     		strh	r3, [r0, #0]	@ movhi
 460 0324 0388     		ldrh	r3, [r0, #0]
 461 0326 9BB2     		uxth	r3, r3
 462 0328 0B43     		orrs	r3, r3, r1
 463 032a 0380     		strh	r3, [r0, #0]	@ movhi
 464 032c 7047     		bx	lr
 466 032e 00BF     		.align	2
 467              		.global	TIM_Cmd
 468              		.thumb
 469              		.thumb_func
 471              	TIM_Cmd:
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474              		@ link register save eliminated.
 475 0330 0388     		ldrh	r3, [r0, #0]
 476 0332 29B9     		cbnz	r1, .L61
 477 0334 23F00103 		bic	r3, r3, #1
 478 0338 1B04     		lsls	r3, r3, #16
 479 033a 1B0C     		lsrs	r3, r3, #16
 480 033c 0380     		strh	r3, [r0, #0]	@ movhi
 481 033e 7047     		bx	lr
 482              	.L61:
 483 0340 9BB2     		uxth	r3, r3
 484 0342 43F00103 		orr	r3, r3, #1
 485 0346 0380     		strh	r3, [r0, #0]	@ movhi
 486 0348 7047     		bx	lr
 488 034a 00BF     		.align	2
 489              		.global	TIM_OC1Init
 490              		.thumb
 491              		.thumb_func
 493              	TIM_OC1Init:
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 497 034c 2DE9F001 		push	{r4, r5, r6, r7, r8}
 498 0350 048C     		ldrh	r4, [r0, #32]
 499 0352 8D89     		ldrh	r5, [r1, #12]
 500 0354 4F88     		ldrh	r7, [r1, #2]
 501 0356 B1F800C0 		ldrh	ip, [r1, #0]
 502 035a 24F00104 		bic	r4, r4, #1
 503 035e 2404     		lsls	r4, r4, #16
 504 0360 240C     		lsrs	r4, r4, #16
 505 0362 0484     		strh	r4, [r0, #32]	@ movhi
 506 0364 038C     		ldrh	r3, [r0, #32]
 507 0366 8488     		ldrh	r4, [r0, #4]
 508 0368 028B     		ldrh	r2, [r0, #24]
 509 036a 2F43     		orrs	r7, r7, r5
 510 036c 23F00203 		bic	r3, r3, #2
 511 0370 0025     		movs	r5, #0
 512 0372 22F07302 		bic	r2, r2, #115
 513 0376 4FF48066 		mov	r6, #1024
 514 037a 1204     		lsls	r2, r2, #16
 515 037c 1B04     		lsls	r3, r3, #16
 516 037e C4F20106 		movt	r6, 16385
 517 0382 C4F20105 		movt	r5, 16385
 518 0386 120C     		lsrs	r2, r2, #16
 519 0388 1B0C     		lsrs	r3, r3, #16
 520 038a BFB2     		uxth	r7, r7
 521 038c A842     		cmp	r0, r5
 522 038e 18BF     		it	ne
 523 0390 B042     		cmpne	r0, r6
 524 0392 A4B2     		uxth	r4, r4
 525 0394 42EA0C02 		orr	r2, r2, ip
 526 0398 47EA0303 		orr	r3, r7, r3
 527 039c 16D1     		bne	.L63
 528 039e 4FF6F775 		movw	r5, #65527
 529 03a2 B1F80EC0 		ldrh	ip, [r1, #14]
 530 03a6 B1F81280 		ldrh	r8, [r1, #18]
 531 03aa 0F8A     		ldrh	r7, [r1, #16]
 532 03ac 8E88     		ldrh	r6, [r1, #4]
 533 03ae 1D40     		ands	r5, r5, r3
 534 03b0 45EA0C0C 		orr	ip, r5, ip
 535 03b4 4FF6FB73 		movw	r3, #65531
 536 03b8 4FF6FF45 		movw	r5, #64767
 537 03bc 48EA0707 		orr	r7, r8, r7
 538 03c0 2540     		ands	r5, r5, r4
 539 03c2 0CEA0303 		and	r3, ip, r3
 540 03c6 BCB2     		uxth	r4, r7
 541 03c8 3343     		orrs	r3, r3, r6
 542 03ca 2C43     		orrs	r4, r4, r5
 543              	.L63:
 544 03cc 8968     		ldr	r1, [r1, #8]
 545 03ce 8480     		strh	r4, [r0, #4]	@ movhi
 546 03d0 0283     		strh	r2, [r0, #24]	@ movhi
 547 03d2 4163     		str	r1, [r0, #52]
 548 03d4 0384     		strh	r3, [r0, #32]	@ movhi
 549 03d6 BDE8F001 		pop	{r4, r5, r6, r7, r8}
 550 03da 7047     		bx	lr
 552              		.align	2
 553              		.global	TIM_OC2Init
 554              		.thumb
 555              		.thumb_func
 557              	TIM_OC2Init:
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 561 03dc 2DE9F003 		push	{r4, r5, r6, r7, r8, r9}
 562 03e0 048C     		ldrh	r4, [r0, #32]
 563 03e2 8D89     		ldrh	r5, [r1, #12]
 564 03e4 B1F800C0 		ldrh	ip, [r1, #0]
 565 03e8 4F88     		ldrh	r7, [r1, #2]
 566 03ea 24F01004 		bic	r4, r4, #16
 567 03ee 2404     		lsls	r4, r4, #16
 568 03f0 240C     		lsrs	r4, r4, #16
 569 03f2 0484     		strh	r4, [r0, #32]	@ movhi
 570 03f4 028C     		ldrh	r2, [r0, #32]
 571 03f6 8488     		ldrh	r4, [r0, #4]
 572 03f8 038B     		ldrh	r3, [r0, #24]
 573 03fa 22F02002 		bic	r2, r2, #32
 574 03fe 1204     		lsls	r2, r2, #16
 575 0400 120C     		lsrs	r2, r2, #16
 576 0402 23F4E643 		bic	r3, r3, #29440
 577 0406 1B04     		lsls	r3, r3, #16
 578 0408 42EA0512 		orr	r2, r2, r5, lsl #4
 579 040c 4FF48066 		mov	r6, #1024
 580 0410 0025     		movs	r5, #0
 581 0412 1B0C     		lsrs	r3, r3, #16
 582 0414 C4F20106 		movt	r6, 16385
 583 0418 C4F20105 		movt	r5, 16385
 584 041c 43EA0C23 		orr	r3, r3, ip, lsl #8
 585 0420 42EA0712 		orr	r2, r2, r7, lsl #4
 586 0424 A842     		cmp	r0, r5
 587 0426 18BF     		it	ne
 588 0428 B042     		cmpne	r0, r6
 589 042a A4B2     		uxth	r4, r4
 590 042c 9BB2     		uxth	r3, r3
 591 042e 92B2     		uxth	r2, r2
 592 0430 19D1     		bne	.L65
 593 0432 4FF67F76 		movw	r6, #65407
 594 0436 B1F80E90 		ldrh	r9, [r1, #14]
 595 043a B1F81080 		ldrh	r8, [r1, #16]
 596 043e B1F804C0 		ldrh	ip, [r1, #4]
 597 0442 4F8A     		ldrh	r7, [r1, #18]
 598 0444 1640     		ands	r6, r6, r2
 599 0446 4FF2FF35 		movw	r5, #62463
 600 044a 2540     		ands	r5, r5, r4
 601 044c 46EA0916 		orr	r6, r6, r9, lsl #4
 602 0450 4FF6BF72 		movw	r2, #65471
 603 0454 3240     		ands	r2, r2, r6
 604 0456 45EA8804 		orr	r4, r5, r8, lsl #2
 605 045a 42EA0C12 		orr	r2, r2, ip, lsl #4
 606 045e 44EA8704 		orr	r4, r4, r7, lsl #2
 607 0462 92B2     		uxth	r2, r2
 608 0464 A4B2     		uxth	r4, r4
 609              	.L65:
 610 0466 8968     		ldr	r1, [r1, #8]
 611 0468 8480     		strh	r4, [r0, #4]	@ movhi
 612 046a 0383     		strh	r3, [r0, #24]	@ movhi
 613 046c 8163     		str	r1, [r0, #56]
 614 046e 0284     		strh	r2, [r0, #32]	@ movhi
 615 0470 BDE8F003 		pop	{r4, r5, r6, r7, r8, r9}
 616 0474 7047     		bx	lr
 618 0476 00BF     		.align	2
 619              		.global	TIM_OC3Init
 620              		.thumb
 621              		.thumb_func
 623              	TIM_OC3Init:
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626              		@ link register save eliminated.
 627 0478 2DE9F003 		push	{r4, r5, r6, r7, r8, r9}
 628 047c 048C     		ldrh	r4, [r0, #32]
 629 047e 8D89     		ldrh	r5, [r1, #12]
 630 0480 B1F802C0 		ldrh	ip, [r1, #2]
 631 0484 0F88     		ldrh	r7, [r1, #0]
 632 0486 24F48074 		bic	r4, r4, #256
 633 048a 2404     		lsls	r4, r4, #16
 634 048c 240C     		lsrs	r4, r4, #16
 635 048e 0484     		strh	r4, [r0, #32]	@ movhi
 636 0490 028C     		ldrh	r2, [r0, #32]
 637 0492 8488     		ldrh	r4, [r0, #4]
 638 0494 838B     		ldrh	r3, [r0, #28]
 639 0496 22F40072 		bic	r2, r2, #512
 640 049a 1204     		lsls	r2, r2, #16
 641 049c 120C     		lsrs	r2, r2, #16
 642 049e 42EA0522 		orr	r2, r2, r5, lsl #8
 643 04a2 23F07303 		bic	r3, r3, #115
 644 04a6 0025     		movs	r5, #0
 645 04a8 4FF48066 		mov	r6, #1024
 646 04ac 1B04     		lsls	r3, r3, #16
 647 04ae C4F20106 		movt	r6, 16385
 648 04b2 C4F20105 		movt	r5, 16385
 649 04b6 1B0C     		lsrs	r3, r3, #16
 650 04b8 42EA0C22 		orr	r2, r2, ip, lsl #8
 651 04bc A842     		cmp	r0, r5
 652 04be 18BF     		it	ne
 653 04c0 B042     		cmpne	r0, r6
 654 04c2 A4B2     		uxth	r4, r4
 655 04c4 43EA0703 		orr	r3, r3, r7
 656 04c8 92B2     		uxth	r2, r2
 657 04ca 19D1     		bne	.L67
 658 04cc 4FF2FF76 		movw	r6, #63487
 659 04d0 B1F80E90 		ldrh	r9, [r1, #14]
 660 04d4 B1F81080 		ldrh	r8, [r1, #16]
 661 04d8 B1F804C0 		ldrh	ip, [r1, #4]
 662 04dc 4F8A     		ldrh	r7, [r1, #18]
 663 04de 1640     		ands	r6, r6, r2
 664 04e0 4CF6FF75 		movw	r5, #53247
 665 04e4 2540     		ands	r5, r5, r4
 666 04e6 46EA0926 		orr	r6, r6, r9, lsl #8
 667 04ea 4FF6FF32 		movw	r2, #64511
 668 04ee 3240     		ands	r2, r2, r6
 669 04f0 45EA0814 		orr	r4, r5, r8, lsl #4
 670 04f4 42EA0C22 		orr	r2, r2, ip, lsl #8
 671 04f8 44EA0714 		orr	r4, r4, r7, lsl #4
 672 04fc 92B2     		uxth	r2, r2
 673 04fe A4B2     		uxth	r4, r4
 674              	.L67:
 675 0500 8968     		ldr	r1, [r1, #8]
 676 0502 8480     		strh	r4, [r0, #4]	@ movhi
 677 0504 8383     		strh	r3, [r0, #28]	@ movhi
 678 0506 C163     		str	r1, [r0, #60]
 679 0508 0284     		strh	r2, [r0, #32]	@ movhi
 680 050a BDE8F003 		pop	{r4, r5, r6, r7, r8, r9}
 681 050e 7047     		bx	lr
 683              		.align	2
 684              		.global	TIM_OC4Init
 685              		.thumb
 686              		.thumb_func
 688              	TIM_OC4Init:
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 692 0510 F0B4     		push	{r4, r5, r6, r7}
 693 0512 048C     		ldrh	r4, [r0, #32]
 694 0514 8D89     		ldrh	r5, [r1, #12]
 695 0516 B1F800C0 		ldrh	ip, [r1, #0]
 696 051a 4F88     		ldrh	r7, [r1, #2]
 697 051c 24F48054 		bic	r4, r4, #4096
 698 0520 2404     		lsls	r4, r4, #16
 699 0522 240C     		lsrs	r4, r4, #16
 700 0524 0484     		strh	r4, [r0, #32]	@ movhi
 701 0526 028C     		ldrh	r2, [r0, #32]
 702 0528 8488     		ldrh	r4, [r0, #4]
 703 052a 838B     		ldrh	r3, [r0, #28]
 704 052c 22F40052 		bic	r2, r2, #8192
 705 0530 1204     		lsls	r2, r2, #16
 706 0532 120C     		lsrs	r2, r2, #16
 707 0534 42EA0532 		orr	r2, r2, r5, lsl #12
 708 0538 23F4E643 		bic	r3, r3, #29440
 709 053c 0025     		movs	r5, #0
 710 053e 4FF48066 		mov	r6, #1024
 711 0542 C4F20105 		movt	r5, 16385
 712 0546 C4F20106 		movt	r6, 16385
 713 054a 1B04     		lsls	r3, r3, #16
 714 054c 1B0C     		lsrs	r3, r3, #16
 715 054e A842     		cmp	r0, r5
 716 0550 18BF     		it	ne
 717 0552 B042     		cmpne	r0, r6
 718 0554 08BF     		it	eq
 719 0556 0E8A     		ldrheq	r6, [r1, #16]
 720 0558 8968     		ldr	r1, [r1, #8]
 721 055a A4B2     		uxth	r4, r4
 722 055c 02BF     		ittt	eq
 723 055e 4BF6FF75 		movweq	r5, #49151
 724 0562 2540     		andeq	r5, r4, r5
 725 0564 45EA8614 		orreq	r4, r5, r6, lsl #6
 726 0568 43EA0C23 		orr	r3, r3, ip, lsl #8
 727 056c 42EA0732 		orr	r2, r2, r7, lsl #12
 728 0570 9BB2     		uxth	r3, r3
 729 0572 92B2     		uxth	r2, r2
 730 0574 08BF     		it	eq
 731 0576 A4B2     		uxtheq	r4, r4
 732 0578 8480     		strh	r4, [r0, #4]	@ movhi
 733 057a 8383     		strh	r3, [r0, #28]	@ movhi
 734 057c 0164     		str	r1, [r0, #64]
 735 057e 0284     		strh	r2, [r0, #32]	@ movhi
 736 0580 F0BC     		pop	{r4, r5, r6, r7}
 737 0582 7047     		bx	lr
 739              		.align	2
 740              		.global	TIM_OCStructInit
 741              		.thumb
 742              		.thumb_func
 744              	TIM_OCStructInit:
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 748 0584 0023     		movs	r3, #0
 749 0586 0380     		strh	r3, [r0, #0]	@ movhi
 750 0588 4380     		strh	r3, [r0, #2]	@ movhi
 751 058a 8380     		strh	r3, [r0, #4]	@ movhi
 752 058c 8360     		str	r3, [r0, #8]
 753 058e 8381     		strh	r3, [r0, #12]	@ movhi
 754 0590 C381     		strh	r3, [r0, #14]	@ movhi
 755 0592 0382     		strh	r3, [r0, #16]	@ movhi
 756 0594 4382     		strh	r3, [r0, #18]	@ movhi
 757 0596 7047     		bx	lr
 759              		.align	2
 760              		.global	TIM_SelectOCxM
 761              		.thumb
 762              		.thumb_func
 764              	TIM_SelectOCxM:
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768 0598 10B4     		push	{r4}
 769 059a 048C     		ldrh	r4, [r0, #32]
 770 059c 0123     		movs	r3, #1
 771 059e 8B40     		lsls	r3, r3, r1
 772 05a0 A4B2     		uxth	r4, r4
 773 05a2 24EA0303 		bic	r3, r4, r3
 774 05a6 0384     		strh	r3, [r0, #32]	@ movhi
 775 05a8 1830     		adds	r0, r0, #24
 776 05aa 0029     		cmp	r1, #0
 777 05ac 18BF     		it	ne
 778 05ae 0829     		cmpne	r1, #8
 779 05b0 0ED0     		beq	.L74
 780 05b2 0439     		subs	r1, r1, #4
 781 05b4 C1F34E01 		ubfx	r1, r1, #1, #15
 782 05b8 48F6FF73 		movw	r3, #36863
 783 05bc 0C58     		ldr	r4, [r1, r0]
 784 05be 2340     		ands	r3, r3, r4
 785 05c0 0B50     		str	r3, [r1, r0]
 786 05c2 1202     		lsls	r2, r2, #8
 787 05c4 0B58     		ldr	r3, [r1, r0]
 788 05c6 92B2     		uxth	r2, r2
 789 05c8 1A43     		orrs	r2, r2, r3
 790 05ca 0A50     		str	r2, [r1, r0]
 791              	.L71:
 792 05cc 10BC     		pop	{r4}
 793 05ce 7047     		bx	lr
 794              	.L74:
 795 05d0 4908     		lsrs	r1, r1, #1
 796 05d2 4FF68F73 		movw	r3, #65423
 797 05d6 0C58     		ldr	r4, [r1, r0]
 798 05d8 2340     		ands	r3, r3, r4
 799 05da 0B50     		str	r3, [r1, r0]
 800 05dc 0B58     		ldr	r3, [r1, r0]
 801 05de 1A43     		orrs	r2, r2, r3
 802 05e0 0A50     		str	r2, [r1, r0]
 803 05e2 F3E7     		b	.L71
 805              		.align	2
 806              		.global	TIM_SetCompare1
 807              		.thumb
 808              		.thumb_func
 810              	TIM_SetCompare1:
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813              		@ link register save eliminated.
 814 05e4 4163     		str	r1, [r0, #52]
 815 05e6 7047     		bx	lr
 817              		.align	2
 818              		.global	TIM_SetCompare2
 819              		.thumb
 820              		.thumb_func
 822              	TIM_SetCompare2:
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 826 05e8 8163     		str	r1, [r0, #56]
 827 05ea 7047     		bx	lr
 829              		.align	2
 830              		.global	TIM_SetCompare3
 831              		.thumb
 832              		.thumb_func
 834              	TIM_SetCompare3:
 835              		@ args = 0, pretend = 0, frame = 0
 836              		@ frame_needed = 0, uses_anonymous_args = 0
 837              		@ link register save eliminated.
 838 05ec C163     		str	r1, [r0, #60]
 839 05ee 7047     		bx	lr
 841              		.align	2
 842              		.global	TIM_SetCompare4
 843              		.thumb
 844              		.thumb_func
 846              	TIM_SetCompare4:
 847              		@ args = 0, pretend = 0, frame = 0
 848              		@ frame_needed = 0, uses_anonymous_args = 0
 849              		@ link register save eliminated.
 850 05f0 0164     		str	r1, [r0, #64]
 851 05f2 7047     		bx	lr
 853              		.align	2
 854              		.global	TIM_ForcedOC1Config
 855              		.thumb
 856              		.thumb_func
 858              	TIM_ForcedOC1Config:
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 862 05f4 038B     		ldrh	r3, [r0, #24]
 863 05f6 23F07003 		bic	r3, r3, #112
 864 05fa 1B04     		lsls	r3, r3, #16
 865 05fc 1B0C     		lsrs	r3, r3, #16
 866 05fe 0B43     		orrs	r3, r3, r1
 867 0600 0383     		strh	r3, [r0, #24]	@ movhi
 868 0602 7047     		bx	lr
 870              		.align	2
 871              		.global	TIM_ForcedOC2Config
 872              		.thumb
 873              		.thumb_func
 875              	TIM_ForcedOC2Config:
 876              		@ args = 0, pretend = 0, frame = 0
 877              		@ frame_needed = 0, uses_anonymous_args = 0
 878              		@ link register save eliminated.
 879 0604 038B     		ldrh	r3, [r0, #24]
 880 0606 23F4E043 		bic	r3, r3, #28672
 881 060a 1B04     		lsls	r3, r3, #16
 882 060c 1B0C     		lsrs	r3, r3, #16
 883 060e 43EA0123 		orr	r3, r3, r1, lsl #8
 884 0612 9BB2     		uxth	r3, r3
 885 0614 0383     		strh	r3, [r0, #24]	@ movhi
 886 0616 7047     		bx	lr
 888              		.align	2
 889              		.global	TIM_ForcedOC3Config
 890              		.thumb
 891              		.thumb_func
 893              	TIM_ForcedOC3Config:
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 897 0618 838B     		ldrh	r3, [r0, #28]
 898 061a 23F07003 		bic	r3, r3, #112
 899 061e 1B04     		lsls	r3, r3, #16
 900 0620 1B0C     		lsrs	r3, r3, #16
 901 0622 0B43     		orrs	r3, r3, r1
 902 0624 8383     		strh	r3, [r0, #28]	@ movhi
 903 0626 7047     		bx	lr
 905              		.align	2
 906              		.global	TIM_ForcedOC4Config
 907              		.thumb
 908              		.thumb_func
 910              	TIM_ForcedOC4Config:
 911              		@ args = 0, pretend = 0, frame = 0
 912              		@ frame_needed = 0, uses_anonymous_args = 0
 913              		@ link register save eliminated.
 914 0628 838B     		ldrh	r3, [r0, #28]
 915 062a 23F4E043 		bic	r3, r3, #28672
 916 062e 1B04     		lsls	r3, r3, #16
 917 0630 1B0C     		lsrs	r3, r3, #16
 918 0632 43EA0123 		orr	r3, r3, r1, lsl #8
 919 0636 9BB2     		uxth	r3, r3
 920 0638 8383     		strh	r3, [r0, #28]	@ movhi
 921 063a 7047     		bx	lr
 923              		.align	2
 924              		.global	TIM_OC1PreloadConfig
 925              		.thumb
 926              		.thumb_func
 928              	TIM_OC1PreloadConfig:
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 932 063c 038B     		ldrh	r3, [r0, #24]
 933 063e 23F00803 		bic	r3, r3, #8
 934 0642 1B04     		lsls	r3, r3, #16
 935 0644 1B0C     		lsrs	r3, r3, #16
 936 0646 0B43     		orrs	r3, r3, r1
 937 0648 0383     		strh	r3, [r0, #24]	@ movhi
 938 064a 7047     		bx	lr
 940              		.align	2
 941              		.global	TIM_OC2PreloadConfig
 942              		.thumb
 943              		.thumb_func
 945              	TIM_OC2PreloadConfig:
 946              		@ args = 0, pretend = 0, frame = 0
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 948              		@ link register save eliminated.
 949 064c 038B     		ldrh	r3, [r0, #24]
 950 064e 23F40063 		bic	r3, r3, #2048
 951 0652 1B04     		lsls	r3, r3, #16
 952 0654 1B0C     		lsrs	r3, r3, #16
 953 0656 43EA0123 		orr	r3, r3, r1, lsl #8
 954 065a 9BB2     		uxth	r3, r3
 955 065c 0383     		strh	r3, [r0, #24]	@ movhi
 956 065e 7047     		bx	lr
 958              		.align	2
 959              		.global	TIM_OC3PreloadConfig
 960              		.thumb
 961              		.thumb_func
 963              	TIM_OC3PreloadConfig:
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 967 0660 838B     		ldrh	r3, [r0, #28]
 968 0662 23F00803 		bic	r3, r3, #8
 969 0666 1B04     		lsls	r3, r3, #16
 970 0668 1B0C     		lsrs	r3, r3, #16
 971 066a 0B43     		orrs	r3, r3, r1
 972 066c 8383     		strh	r3, [r0, #28]	@ movhi
 973 066e 7047     		bx	lr
 975              		.align	2
 976              		.global	TIM_OC4PreloadConfig
 977              		.thumb
 978              		.thumb_func
 980              	TIM_OC4PreloadConfig:
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983              		@ link register save eliminated.
 984 0670 838B     		ldrh	r3, [r0, #28]
 985 0672 23F40063 		bic	r3, r3, #2048
 986 0676 1B04     		lsls	r3, r3, #16
 987 0678 1B0C     		lsrs	r3, r3, #16
 988 067a 43EA0123 		orr	r3, r3, r1, lsl #8
 989 067e 9BB2     		uxth	r3, r3
 990 0680 8383     		strh	r3, [r0, #28]	@ movhi
 991 0682 7047     		bx	lr
 993              		.align	2
 994              		.global	TIM_OC1FastConfig
 995              		.thumb
 996              		.thumb_func
 998              	TIM_OC1FastConfig:
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001              		@ link register save eliminated.
 1002 0684 038B     		ldrh	r3, [r0, #24]
 1003 0686 23F00403 		bic	r3, r3, #4
 1004 068a 1B04     		lsls	r3, r3, #16
 1005 068c 1B0C     		lsrs	r3, r3, #16
 1006 068e 0B43     		orrs	r3, r3, r1
 1007 0690 0383     		strh	r3, [r0, #24]	@ movhi
 1008 0692 7047     		bx	lr
 1010              		.align	2
 1011              		.global	TIM_OC2FastConfig
 1012              		.thumb
 1013              		.thumb_func
 1015              	TIM_OC2FastConfig:
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              		@ link register save eliminated.
 1019 0694 038B     		ldrh	r3, [r0, #24]
 1020 0696 23F48063 		bic	r3, r3, #1024
 1021 069a 1B04     		lsls	r3, r3, #16
 1022 069c 1B0C     		lsrs	r3, r3, #16
 1023 069e 43EA0123 		orr	r3, r3, r1, lsl #8
 1024 06a2 9BB2     		uxth	r3, r3
 1025 06a4 0383     		strh	r3, [r0, #24]	@ movhi
 1026 06a6 7047     		bx	lr
 1028              		.align	2
 1029              		.global	TIM_OC3FastConfig
 1030              		.thumb
 1031              		.thumb_func
 1033              	TIM_OC3FastConfig:
 1034              		@ args = 0, pretend = 0, frame = 0
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
 1036              		@ link register save eliminated.
 1037 06a8 838B     		ldrh	r3, [r0, #28]
 1038 06aa 23F00403 		bic	r3, r3, #4
 1039 06ae 1B04     		lsls	r3, r3, #16
 1040 06b0 1B0C     		lsrs	r3, r3, #16
 1041 06b2 0B43     		orrs	r3, r3, r1
 1042 06b4 8383     		strh	r3, [r0, #28]	@ movhi
 1043 06b6 7047     		bx	lr
 1045              		.align	2
 1046              		.global	TIM_OC4FastConfig
 1047              		.thumb
 1048              		.thumb_func
 1050              	TIM_OC4FastConfig:
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 1053              		@ link register save eliminated.
 1054 06b8 838B     		ldrh	r3, [r0, #28]
 1055 06ba 23F48063 		bic	r3, r3, #1024
 1056 06be 1B04     		lsls	r3, r3, #16
 1057 06c0 1B0C     		lsrs	r3, r3, #16
 1058 06c2 43EA0123 		orr	r3, r3, r1, lsl #8
 1059 06c6 9BB2     		uxth	r3, r3
 1060 06c8 8383     		strh	r3, [r0, #28]	@ movhi
 1061 06ca 7047     		bx	lr
 1063              		.align	2
 1064              		.global	TIM_ClearOC1Ref
 1065              		.thumb
 1066              		.thumb_func
 1068              	TIM_ClearOC1Ref:
 1069              		@ args = 0, pretend = 0, frame = 0
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071              		@ link register save eliminated.
 1072 06cc 038B     		ldrh	r3, [r0, #24]
 1073 06ce 23F08003 		bic	r3, r3, #128
 1074 06d2 1B04     		lsls	r3, r3, #16
 1075 06d4 1B0C     		lsrs	r3, r3, #16
 1076 06d6 0B43     		orrs	r3, r3, r1
 1077 06d8 0383     		strh	r3, [r0, #24]	@ movhi
 1078 06da 7047     		bx	lr
 1080              		.align	2
 1081              		.global	TIM_ClearOC2Ref
 1082              		.thumb
 1083              		.thumb_func
 1085              	TIM_ClearOC2Ref:
 1086              		@ args = 0, pretend = 0, frame = 0
 1087              		@ frame_needed = 0, uses_anonymous_args = 0
 1088              		@ link register save eliminated.
 1089 06dc 038B     		ldrh	r3, [r0, #24]
 1090 06de 5B04     		lsls	r3, r3, #17
 1091 06e0 5B0C     		lsrs	r3, r3, #17
 1092 06e2 43EA0123 		orr	r3, r3, r1, lsl #8
 1093 06e6 9BB2     		uxth	r3, r3
 1094 06e8 0383     		strh	r3, [r0, #24]	@ movhi
 1095 06ea 7047     		bx	lr
 1097              		.align	2
 1098              		.global	TIM_ClearOC3Ref
 1099              		.thumb
 1100              		.thumb_func
 1102              	TIM_ClearOC3Ref:
 1103              		@ args = 0, pretend = 0, frame = 0
 1104              		@ frame_needed = 0, uses_anonymous_args = 0
 1105              		@ link register save eliminated.
 1106 06ec 838B     		ldrh	r3, [r0, #28]
 1107 06ee 23F08003 		bic	r3, r3, #128
 1108 06f2 1B04     		lsls	r3, r3, #16
 1109 06f4 1B0C     		lsrs	r3, r3, #16
 1110 06f6 0B43     		orrs	r3, r3, r1
 1111 06f8 8383     		strh	r3, [r0, #28]	@ movhi
 1112 06fa 7047     		bx	lr
 1114              		.align	2
 1115              		.global	TIM_ClearOC4Ref
 1116              		.thumb
 1117              		.thumb_func
 1119              	TIM_ClearOC4Ref:
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 1123 06fc 838B     		ldrh	r3, [r0, #28]
 1124 06fe 5B04     		lsls	r3, r3, #17
 1125 0700 5B0C     		lsrs	r3, r3, #17
 1126 0702 43EA0123 		orr	r3, r3, r1, lsl #8
 1127 0706 9BB2     		uxth	r3, r3
 1128 0708 8383     		strh	r3, [r0, #28]	@ movhi
 1129 070a 7047     		bx	lr
 1131              		.align	2
 1132              		.global	TIM_OC1PolarityConfig
 1133              		.thumb
 1134              		.thumb_func
 1136              	TIM_OC1PolarityConfig:
 1137              		@ args = 0, pretend = 0, frame = 0
 1138              		@ frame_needed = 0, uses_anonymous_args = 0
 1139              		@ link register save eliminated.
 1140 070c 038C     		ldrh	r3, [r0, #32]
 1141 070e 23F00203 		bic	r3, r3, #2
 1142 0712 1B04     		lsls	r3, r3, #16
 1143 0714 1B0C     		lsrs	r3, r3, #16
 1144 0716 0B43     		orrs	r3, r3, r1
 1145 0718 0384     		strh	r3, [r0, #32]	@ movhi
 1146 071a 7047     		bx	lr
 1148              		.align	2
 1149              		.global	TIM_OC1NPolarityConfig
 1150              		.thumb
 1151              		.thumb_func
 1153              	TIM_OC1NPolarityConfig:
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 1157 071c 038C     		ldrh	r3, [r0, #32]
 1158 071e 23F00803 		bic	r3, r3, #8
 1159 0722 1B04     		lsls	r3, r3, #16
 1160 0724 1B0C     		lsrs	r3, r3, #16
 1161 0726 0B43     		orrs	r3, r3, r1
 1162 0728 0384     		strh	r3, [r0, #32]	@ movhi
 1163 072a 7047     		bx	lr
 1165              		.align	2
 1166              		.global	TIM_OC2PolarityConfig
 1167              		.thumb
 1168              		.thumb_func
 1170              	TIM_OC2PolarityConfig:
 1171              		@ args = 0, pretend = 0, frame = 0
 1172              		@ frame_needed = 0, uses_anonymous_args = 0
 1173              		@ link register save eliminated.
 1174 072c 038C     		ldrh	r3, [r0, #32]
 1175 072e 23F02003 		bic	r3, r3, #32
 1176 0732 1B04     		lsls	r3, r3, #16
 1177 0734 1B0C     		lsrs	r3, r3, #16
 1178 0736 43EA0113 		orr	r3, r3, r1, lsl #4
 1179 073a 9BB2     		uxth	r3, r3
 1180 073c 0384     		strh	r3, [r0, #32]	@ movhi
 1181 073e 7047     		bx	lr
 1183              		.align	2
 1184              		.global	TIM_OC2NPolarityConfig
 1185              		.thumb
 1186              		.thumb_func
 1188              	TIM_OC2NPolarityConfig:
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191              		@ link register save eliminated.
 1192 0740 038C     		ldrh	r3, [r0, #32]
 1193 0742 23F08003 		bic	r3, r3, #128
 1194 0746 1B04     		lsls	r3, r3, #16
 1195 0748 1B0C     		lsrs	r3, r3, #16
 1196 074a 43EA0113 		orr	r3, r3, r1, lsl #4
 1197 074e 9BB2     		uxth	r3, r3
 1198 0750 0384     		strh	r3, [r0, #32]	@ movhi
 1199 0752 7047     		bx	lr
 1201              		.align	2
 1202              		.global	TIM_OC3PolarityConfig
 1203              		.thumb
 1204              		.thumb_func
 1206              	TIM_OC3PolarityConfig:
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 1210 0754 038C     		ldrh	r3, [r0, #32]
 1211 0756 23F40073 		bic	r3, r3, #512
 1212 075a 1B04     		lsls	r3, r3, #16
 1213 075c 1B0C     		lsrs	r3, r3, #16
 1214 075e 43EA0123 		orr	r3, r3, r1, lsl #8
 1215 0762 9BB2     		uxth	r3, r3
 1216 0764 0384     		strh	r3, [r0, #32]	@ movhi
 1217 0766 7047     		bx	lr
 1219              		.align	2
 1220              		.global	TIM_OC3NPolarityConfig
 1221              		.thumb
 1222              		.thumb_func
 1224              	TIM_OC3NPolarityConfig:
 1225              		@ args = 0, pretend = 0, frame = 0
 1226              		@ frame_needed = 0, uses_anonymous_args = 0
 1227              		@ link register save eliminated.
 1228 0768 038C     		ldrh	r3, [r0, #32]
 1229 076a 23F40063 		bic	r3, r3, #2048
 1230 076e 1B04     		lsls	r3, r3, #16
 1231 0770 1B0C     		lsrs	r3, r3, #16
 1232 0772 43EA0123 		orr	r3, r3, r1, lsl #8
 1233 0776 9BB2     		uxth	r3, r3
 1234 0778 0384     		strh	r3, [r0, #32]	@ movhi
 1235 077a 7047     		bx	lr
 1237              		.align	2
 1238              		.global	TIM_OC4PolarityConfig
 1239              		.thumb
 1240              		.thumb_func
 1242              	TIM_OC4PolarityConfig:
 1243              		@ args = 0, pretend = 0, frame = 0
 1244              		@ frame_needed = 0, uses_anonymous_args = 0
 1245              		@ link register save eliminated.
 1246 077c 038C     		ldrh	r3, [r0, #32]
 1247 077e 23F40053 		bic	r3, r3, #8192
 1248 0782 1B04     		lsls	r3, r3, #16
 1249 0784 1B0C     		lsrs	r3, r3, #16
 1250 0786 43EA0133 		orr	r3, r3, r1, lsl #12
 1251 078a 9BB2     		uxth	r3, r3
 1252 078c 0384     		strh	r3, [r0, #32]	@ movhi
 1253 078e 7047     		bx	lr
 1255              		.align	2
 1256              		.global	TIM_CCxCmd
 1257              		.thumb
 1258              		.thumb_func
 1260              	TIM_CCxCmd:
 1261              		@ args = 0, pretend = 0, frame = 0
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 1263              		@ link register save eliminated.
 1264 0790 10B4     		push	{r4}
 1265 0792 048C     		ldrh	r4, [r0, #32]
 1266 0794 0123     		movs	r3, #1
 1267 0796 8B40     		lsls	r3, r3, r1
 1268 0798 A4B2     		uxth	r4, r4
 1269 079a 24EA0303 		bic	r3, r4, r3
 1270 079e 0384     		strh	r3, [r0, #32]	@ movhi
 1271 07a0 038C     		ldrh	r3, [r0, #32]
 1272 07a2 12FA01F1 		lsls	r1, r2, r1
 1273 07a6 0B43     		orrs	r3, r3, r1
 1274 07a8 9BB2     		uxth	r3, r3
 1275 07aa 0384     		strh	r3, [r0, #32]	@ movhi
 1276 07ac 10BC     		pop	{r4}
 1277 07ae 7047     		bx	lr
 1279              		.align	2
 1280              		.global	TIM_CCxNCmd
 1281              		.thumb
 1282              		.thumb_func
 1284              	TIM_CCxNCmd:
 1285              		@ args = 0, pretend = 0, frame = 0
 1286              		@ frame_needed = 0, uses_anonymous_args = 0
 1287              		@ link register save eliminated.
 1288 07b0 10B4     		push	{r4}
 1289 07b2 048C     		ldrh	r4, [r0, #32]
 1290 07b4 0423     		movs	r3, #4
 1291 07b6 8B40     		lsls	r3, r3, r1
 1292 07b8 A4B2     		uxth	r4, r4
 1293 07ba 24EA0303 		bic	r3, r4, r3
 1294 07be 0384     		strh	r3, [r0, #32]	@ movhi
 1295 07c0 038C     		ldrh	r3, [r0, #32]
 1296 07c2 12FA01F1 		lsls	r1, r2, r1
 1297 07c6 0B43     		orrs	r3, r3, r1
 1298 07c8 9BB2     		uxth	r3, r3
 1299 07ca 0384     		strh	r3, [r0, #32]	@ movhi
 1300 07cc 10BC     		pop	{r4}
 1301 07ce 7047     		bx	lr
 1303              		.align	2
 1304              		.global	TIM_ICInit
 1305              		.thumb
 1306              		.thumb_func
 1308              	TIM_ICInit:
 1309              		@ args = 0, pretend = 0, frame = 0
 1310              		@ frame_needed = 0, uses_anonymous_args = 0
 1311              		@ link register save eliminated.
 1312 07d0 0B88     		ldrh	r3, [r1, #0]
 1313 07d2 F0B4     		push	{r4, r5, r6, r7}
 1314 07d4 002B     		cmp	r3, #0
 1315 07d6 32D0     		beq	.L109
 1316 07d8 042B     		cmp	r3, #4
 1317 07da 58D0     		beq	.L110
 1318 07dc 082B     		cmp	r3, #8
 1319 07de 4E88     		ldrh	r6, [r1, #2]
 1320 07e0 038C     		ldrh	r3, [r0, #32]
 1321 07e2 00F08280 		beq	.L111
 1322 07e6 8F88     		ldrh	r7, [r1, #4]
 1323 07e8 0D89     		ldrh	r5, [r1, #8]
 1324 07ea CC88     		ldrh	r4, [r1, #6]
 1325 07ec 23F48051 		bic	r1, r3, #4096
 1326 07f0 0904     		lsls	r1, r1, #16
 1327 07f2 090C     		lsrs	r1, r1, #16
 1328 07f4 0184     		strh	r1, [r0, #32]	@ movhi
 1329 07f6 828B     		ldrh	r2, [r0, #28]
 1330 07f8 038C     		ldrh	r3, [r0, #32]
 1331 07fa 22F44072 		bic	r2, r2, #768
 1332 07fe 23F40053 		bic	r3, r3, #8192
 1333 0802 1205     		lsls	r2, r2, #20
 1334 0804 5B04     		lsls	r3, r3, #17
 1335 0806 120D     		lsrs	r2, r2, #20
 1336 0808 5B0C     		lsrs	r3, r3, #17
 1337 080a 42EA0722 		orr	r2, r2, r7, lsl #8
 1338 080e 43EA0633 		orr	r3, r3, r6, lsl #12
 1339 0812 42EA0532 		orr	r2, r2, r5, lsl #12
 1340 0816 9BB2     		uxth	r3, r3
 1341 0818 43F48053 		orr	r3, r3, #4096
 1342 081c 92B2     		uxth	r2, r2
 1343 081e 8283     		strh	r2, [r0, #28]	@ movhi
 1344 0820 0384     		strh	r3, [r0, #32]	@ movhi
 1345 0822 838B     		ldrh	r3, [r0, #28]
 1346 0824 23F44063 		bic	r3, r3, #3072
 1347 0828 1B04     		lsls	r3, r3, #16
 1348 082a 1B0C     		lsrs	r3, r3, #16
 1349 082c 8383     		strh	r3, [r0, #28]	@ movhi
 1350 082e 838B     		ldrh	r3, [r0, #28]
 1351 0830 9BB2     		uxth	r3, r3
 1352 0832 43EA0423 		orr	r3, r3, r4, lsl #8
 1353 0836 9BB2     		uxth	r3, r3
 1354 0838 8383     		strh	r3, [r0, #28]	@ movhi
 1355              	.L104:
 1356 083a F0BC     		pop	{r4, r5, r6, r7}
 1357 083c 7047     		bx	lr
 1358              	.L109:
 1359 083e 038C     		ldrh	r3, [r0, #32]
 1360 0840 4E88     		ldrh	r6, [r1, #2]
 1361 0842 8D88     		ldrh	r5, [r1, #4]
 1362 0844 0F89     		ldrh	r7, [r1, #8]
 1363 0846 CC88     		ldrh	r4, [r1, #6]
 1364 0848 23F00101 		bic	r1, r3, #1
 1365 084c 0904     		lsls	r1, r1, #16
 1366 084e 090C     		lsrs	r1, r1, #16
 1367 0850 0184     		strh	r1, [r0, #32]	@ movhi
 1368 0852 028B     		ldrh	r2, [r0, #24]
 1369 0854 038C     		ldrh	r3, [r0, #32]
 1370 0856 22F0F302 		bic	r2, r2, #243
 1371 085a 1204     		lsls	r2, r2, #16
 1372 085c 120C     		lsrs	r2, r2, #16
 1373 085e 23F00A03 		bic	r3, r3, #10
 1374 0862 42EA0712 		orr	r2, r2, r7, lsl #4
 1375 0866 1B04     		lsls	r3, r3, #16
 1376 0868 92B2     		uxth	r2, r2
 1377 086a 1B0C     		lsrs	r3, r3, #16
 1378 086c 46F00101 		orr	r1, r6, #1
 1379 0870 0B43     		orrs	r3, r3, r1
 1380 0872 2A43     		orrs	r2, r2, r5
 1381 0874 0283     		strh	r2, [r0, #24]	@ movhi
 1382 0876 0384     		strh	r3, [r0, #32]	@ movhi
 1383 0878 038B     		ldrh	r3, [r0, #24]
 1384 087a 23F00C03 		bic	r3, r3, #12
 1385 087e 1B04     		lsls	r3, r3, #16
 1386 0880 1B0C     		lsrs	r3, r3, #16
 1387 0882 0383     		strh	r3, [r0, #24]	@ movhi
 1388 0884 038B     		ldrh	r3, [r0, #24]
 1389 0886 9BB2     		uxth	r3, r3
 1390 0888 2343     		orrs	r3, r3, r4
 1391 088a 0383     		strh	r3, [r0, #24]	@ movhi
 1392 088c D5E7     		b	.L104
 1393              	.L110:
 1394 088e 038C     		ldrh	r3, [r0, #32]
 1395 0890 4E88     		ldrh	r6, [r1, #2]
 1396 0892 8D88     		ldrh	r5, [r1, #4]
 1397 0894 0F89     		ldrh	r7, [r1, #8]
 1398 0896 CC88     		ldrh	r4, [r1, #6]
 1399 0898 23F01001 		bic	r1, r3, #16
 1400 089c 0904     		lsls	r1, r1, #16
 1401 089e 090C     		lsrs	r1, r1, #16
 1402 08a0 0184     		strh	r1, [r0, #32]	@ movhi
 1403 08a2 028B     		ldrh	r2, [r0, #24]
 1404 08a4 038C     		ldrh	r3, [r0, #32]
 1405 08a6 22F44072 		bic	r2, r2, #768
 1406 08aa 1205     		lsls	r2, r2, #20
 1407 08ac 23F0A003 		bic	r3, r3, #160
 1408 08b0 120D     		lsrs	r2, r2, #20
 1409 08b2 1B04     		lsls	r3, r3, #16
 1410 08b4 42EA0732 		orr	r2, r2, r7, lsl #12
 1411 08b8 1B0C     		lsrs	r3, r3, #16
 1412 08ba 92B2     		uxth	r2, r2
 1413 08bc 43EA0613 		orr	r3, r3, r6, lsl #4
 1414 08c0 42EA0522 		orr	r2, r2, r5, lsl #8
 1415 08c4 9BB2     		uxth	r3, r3
 1416 08c6 43F01003 		orr	r3, r3, #16
 1417 08ca 92B2     		uxth	r2, r2
 1418 08cc 0283     		strh	r2, [r0, #24]	@ movhi
 1419 08ce 0384     		strh	r3, [r0, #32]	@ movhi
 1420 08d0 038B     		ldrh	r3, [r0, #24]
 1421 08d2 23F44063 		bic	r3, r3, #3072
 1422 08d6 1B04     		lsls	r3, r3, #16
 1423 08d8 1B0C     		lsrs	r3, r3, #16
 1424 08da 0383     		strh	r3, [r0, #24]	@ movhi
 1425 08dc 038B     		ldrh	r3, [r0, #24]
 1426 08de 9BB2     		uxth	r3, r3
 1427 08e0 43EA0423 		orr	r3, r3, r4, lsl #8
 1428 08e4 9BB2     		uxth	r3, r3
 1429 08e6 0383     		strh	r3, [r0, #24]	@ movhi
 1430 08e8 A7E7     		b	.L104
 1431              	.L111:
 1432 08ea 8D88     		ldrh	r5, [r1, #4]
 1433 08ec 0F89     		ldrh	r7, [r1, #8]
 1434 08ee CC88     		ldrh	r4, [r1, #6]
 1435 08f0 23F48071 		bic	r1, r3, #256
 1436 08f4 0904     		lsls	r1, r1, #16
 1437 08f6 090C     		lsrs	r1, r1, #16
 1438 08f8 0184     		strh	r1, [r0, #32]	@ movhi
 1439 08fa 828B     		ldrh	r2, [r0, #28]
 1440 08fc 038C     		ldrh	r3, [r0, #32]
 1441 08fe 22F0F302 		bic	r2, r2, #243
 1442 0902 23F42063 		bic	r3, r3, #2560
 1443 0906 1204     		lsls	r2, r2, #16
 1444 0908 1B04     		lsls	r3, r3, #16
 1445 090a 120C     		lsrs	r2, r2, #16
 1446 090c 1B0C     		lsrs	r3, r3, #16
 1447 090e 42EA0712 		orr	r2, r2, r7, lsl #4
 1448 0912 43EA0623 		orr	r3, r3, r6, lsl #8
 1449 0916 92B2     		uxth	r2, r2
 1450 0918 9BB2     		uxth	r3, r3
 1451 091a 43F48073 		orr	r3, r3, #256
 1452 091e 2A43     		orrs	r2, r2, r5
 1453 0920 8283     		strh	r2, [r0, #28]	@ movhi
 1454 0922 0384     		strh	r3, [r0, #32]	@ movhi
 1455 0924 838B     		ldrh	r3, [r0, #28]
 1456 0926 23F00C03 		bic	r3, r3, #12
 1457 092a 1B04     		lsls	r3, r3, #16
 1458 092c 1B0C     		lsrs	r3, r3, #16
 1459 092e 8383     		strh	r3, [r0, #28]	@ movhi
 1460 0930 838B     		ldrh	r3, [r0, #28]
 1461 0932 9BB2     		uxth	r3, r3
 1462 0934 2343     		orrs	r3, r3, r4
 1463 0936 8383     		strh	r3, [r0, #28]	@ movhi
 1464 0938 7FE7     		b	.L104
 1466 093a 00BF     		.align	2
 1467              		.global	TIM_ICStructInit
 1468              		.thumb
 1469              		.thumb_func
 1471              	TIM_ICStructInit:
 1472              		@ args = 0, pretend = 0, frame = 0
 1473              		@ frame_needed = 0, uses_anonymous_args = 0
 1474              		@ link register save eliminated.
 1475 093c 0023     		movs	r3, #0
 1476 093e 0122     		movs	r2, #1
 1477 0940 0380     		strh	r3, [r0, #0]	@ movhi
 1478 0942 4380     		strh	r3, [r0, #2]	@ movhi
 1479 0944 8280     		strh	r2, [r0, #4]	@ movhi
 1480 0946 C380     		strh	r3, [r0, #6]	@ movhi
 1481 0948 0381     		strh	r3, [r0, #8]	@ movhi
 1482 094a 7047     		bx	lr
 1484              		.align	2
 1485              		.global	TIM_PWMIConfig
 1486              		.thumb
 1487              		.thumb_func
 1489              	TIM_PWMIConfig:
 1490              		@ args = 0, pretend = 0, frame = 0
 1491              		@ frame_needed = 0, uses_anonymous_args = 0
 1492              		@ link register save eliminated.
 1493 094c 2DE9F001 		push	{r4, r5, r6, r7, r8}
 1494 0950 8A88     		ldrh	r2, [r1, #4]
 1495 0952 B1F80280 		ldrh	r8, [r1, #2]
 1496 0956 0B88     		ldrh	r3, [r1, #0]
 1497 0958 B8F1000F 		cmp	r8, #0
 1498 095c 0CBF     		ite	eq
 1499 095e 0225     		moveq	r5, #2
 1500 0960 0025     		movne	r5, #0
 1501 0962 012A     		cmp	r2, #1
 1502 0964 14BF     		ite	ne
 1503 0966 4FF48074 		movne	r4, #256
 1504 096a 4FF40074 		moveq	r4, #512
 1505 096e 14BF     		ite	ne
 1506 0970 4FF0010C 		movne	ip, #1
 1507 0974 4FF0020C 		moveq	ip, #2
 1508 0978 002B     		cmp	r3, #0
 1509 097a 52D0     		beq	.L120
 1510 097c 038C     		ldrh	r3, [r0, #32]
 1511 097e 0F89     		ldrh	r7, [r1, #8]
 1512 0980 CE88     		ldrh	r6, [r1, #6]
 1513 0982 23F01003 		bic	r3, r3, #16
 1514 0986 1B04     		lsls	r3, r3, #16
 1515 0988 1B0C     		lsrs	r3, r3, #16
 1516 098a 0384     		strh	r3, [r0, #32]	@ movhi
 1517 098c 048B     		ldrh	r4, [r0, #24]
 1518 098e 018C     		ldrh	r1, [r0, #32]
 1519 0990 24F44074 		bic	r4, r4, #768
 1520 0994 2405     		lsls	r4, r4, #20
 1521 0996 21F0A001 		bic	r1, r1, #160
 1522 099a 240D     		lsrs	r4, r4, #20
 1523 099c 0904     		lsls	r1, r1, #16
 1524 099e 44EA0734 		orr	r4, r4, r7, lsl #12
 1525 09a2 090C     		lsrs	r1, r1, #16
 1526 09a4 A4B2     		uxth	r4, r4
 1527 09a6 41EA0811 		orr	r1, r1, r8, lsl #4
 1528 09aa 44EA0222 		orr	r2, r4, r2, lsl #8
 1529 09ae 89B2     		uxth	r1, r1
 1530 09b0 92B2     		uxth	r2, r2
 1531 09b2 41F01001 		orr	r1, r1, #16
 1532 09b6 0283     		strh	r2, [r0, #24]	@ movhi
 1533 09b8 0184     		strh	r1, [r0, #32]	@ movhi
 1534 09ba 018B     		ldrh	r1, [r0, #24]
 1535 09bc 21F44061 		bic	r1, r1, #3072
 1536 09c0 0904     		lsls	r1, r1, #16
 1537 09c2 090C     		lsrs	r1, r1, #16
 1538 09c4 0183     		strh	r1, [r0, #24]	@ movhi
 1539 09c6 038B     		ldrh	r3, [r0, #24]
 1540 09c8 9BB2     		uxth	r3, r3
 1541 09ca 43EA0623 		orr	r3, r3, r6, lsl #8
 1542 09ce 9BB2     		uxth	r3, r3
 1543 09d0 0383     		strh	r3, [r0, #24]	@ movhi
 1544 09d2 018C     		ldrh	r1, [r0, #32]
 1545 09d4 21F00101 		bic	r1, r1, #1
 1546 09d8 0904     		lsls	r1, r1, #16
 1547 09da 090C     		lsrs	r1, r1, #16
 1548 09dc 0184     		strh	r1, [r0, #32]	@ movhi
 1549 09de 028B     		ldrh	r2, [r0, #24]
 1550 09e0 038C     		ldrh	r3, [r0, #32]
 1551 09e2 22F0F302 		bic	r2, r2, #243
 1552 09e6 1204     		lsls	r2, r2, #16
 1553 09e8 23F00A03 		bic	r3, r3, #10
 1554 09ec 120C     		lsrs	r2, r2, #16
 1555 09ee 1B04     		lsls	r3, r3, #16
 1556 09f0 42EA0712 		orr	r2, r2, r7, lsl #4
 1557 09f4 1B0C     		lsrs	r3, r3, #16
 1558 09f6 43F00103 		orr	r3, r3, #1
 1559 09fa 92B2     		uxth	r2, r2
 1560 09fc 1D43     		orrs	r5, r5, r3
 1561 09fe 42EA0C0C 		orr	ip, r2, ip
 1562 0a02 A0F818C0 		strh	ip, [r0, #24]	@ movhi
 1563 0a06 0584     		strh	r5, [r0, #32]	@ movhi
 1564 0a08 038B     		ldrh	r3, [r0, #24]
 1565 0a0a 23F00C03 		bic	r3, r3, #12
 1566 0a0e 1B04     		lsls	r3, r3, #16
 1567 0a10 1B0C     		lsrs	r3, r3, #16
 1568 0a12 0383     		strh	r3, [r0, #24]	@ movhi
 1569 0a14 038B     		ldrh	r3, [r0, #24]
 1570 0a16 9BB2     		uxth	r3, r3
 1571 0a18 1E43     		orrs	r6, r6, r3
 1572 0a1a 0683     		strh	r6, [r0, #24]	@ movhi
 1573              	.L113:
 1574 0a1c BDE8F001 		pop	{r4, r5, r6, r7, r8}
 1575 0a20 7047     		bx	lr
 1576              	.L120:
 1577 0a22 038C     		ldrh	r3, [r0, #32]
 1578 0a24 0F89     		ldrh	r7, [r1, #8]
 1579 0a26 CE88     		ldrh	r6, [r1, #6]
 1580 0a28 23F00103 		bic	r3, r3, #1
 1581 0a2c 1B04     		lsls	r3, r3, #16
 1582 0a2e 1B0C     		lsrs	r3, r3, #16
 1583 0a30 0384     		strh	r3, [r0, #32]	@ movhi
 1584 0a32 018B     		ldrh	r1, [r0, #24]
 1585 0a34 038C     		ldrh	r3, [r0, #32]
 1586 0a36 21F0F301 		bic	r1, r1, #243
 1587 0a3a 0904     		lsls	r1, r1, #16
 1588 0a3c 090C     		lsrs	r1, r1, #16
 1589 0a3e 23F00A03 		bic	r3, r3, #10
 1590 0a42 41EA0711 		orr	r1, r1, r7, lsl #4
 1591 0a46 1B04     		lsls	r3, r3, #16
 1592 0a48 89B2     		uxth	r1, r1
 1593 0a4a 1B0C     		lsrs	r3, r3, #16
 1594 0a4c 48F00108 		orr	r8, r8, #1
 1595 0a50 0A43     		orrs	r2, r2, r1
 1596 0a52 43EA0803 		orr	r3, r3, r8
 1597 0a56 0283     		strh	r2, [r0, #24]	@ movhi
 1598 0a58 0384     		strh	r3, [r0, #32]	@ movhi
 1599 0a5a 038B     		ldrh	r3, [r0, #24]
 1600 0a5c 23F00C03 		bic	r3, r3, #12
 1601 0a60 1B04     		lsls	r3, r3, #16
 1602 0a62 1B0C     		lsrs	r3, r3, #16
 1603 0a64 0383     		strh	r3, [r0, #24]	@ movhi
 1604 0a66 038B     		ldrh	r3, [r0, #24]
 1605 0a68 9BB2     		uxth	r3, r3
 1606 0a6a 3343     		orrs	r3, r3, r6
 1607 0a6c 0383     		strh	r3, [r0, #24]	@ movhi
 1608 0a6e 038C     		ldrh	r3, [r0, #32]
 1609 0a70 23F01003 		bic	r3, r3, #16
 1610 0a74 1B04     		lsls	r3, r3, #16
 1611 0a76 1B0C     		lsrs	r3, r3, #16
 1612 0a78 0384     		strh	r3, [r0, #32]	@ movhi
 1613 0a7a 028B     		ldrh	r2, [r0, #24]
 1614 0a7c 038C     		ldrh	r3, [r0, #32]
 1615 0a7e 22F44072 		bic	r2, r2, #768
 1616 0a82 1205     		lsls	r2, r2, #20
 1617 0a84 23F0A003 		bic	r3, r3, #160
 1618 0a88 120D     		lsrs	r2, r2, #20
 1619 0a8a 1B04     		lsls	r3, r3, #16
 1620 0a8c 42EA0732 		orr	r2, r2, r7, lsl #12
 1621 0a90 1B0C     		lsrs	r3, r3, #16
 1622 0a92 43F01003 		orr	r3, r3, #16
 1623 0a96 92B2     		uxth	r2, r2
 1624 0a98 43EA0515 		orr	r5, r3, r5, lsl #4
 1625 0a9c 1443     		orrs	r4, r4, r2
 1626 0a9e 0483     		strh	r4, [r0, #24]	@ movhi
 1627 0aa0 0584     		strh	r5, [r0, #32]	@ movhi
 1628 0aa2 038B     		ldrh	r3, [r0, #24]
 1629 0aa4 23F44063 		bic	r3, r3, #3072
 1630 0aa8 1B04     		lsls	r3, r3, #16
 1631 0aaa 1B0C     		lsrs	r3, r3, #16
 1632 0aac 0383     		strh	r3, [r0, #24]	@ movhi
 1633 0aae 038B     		ldrh	r3, [r0, #24]
 1634 0ab0 9BB2     		uxth	r3, r3
 1635 0ab2 43EA0626 		orr	r6, r3, r6, lsl #8
 1636 0ab6 B6B2     		uxth	r6, r6
 1637 0ab8 0683     		strh	r6, [r0, #24]	@ movhi
 1638 0aba AFE7     		b	.L113
 1640              		.align	2
 1641              		.global	TIM_GetCapture1
 1642              		.thumb
 1643              		.thumb_func
 1645              	TIM_GetCapture1:
 1646              		@ args = 0, pretend = 0, frame = 0
 1647              		@ frame_needed = 0, uses_anonymous_args = 0
 1648              		@ link register save eliminated.
 1649 0abc 406B     		ldr	r0, [r0, #52]
 1650 0abe 7047     		bx	lr
 1652              		.align	2
 1653              		.global	TIM_GetCapture2
 1654              		.thumb
 1655              		.thumb_func
 1657              	TIM_GetCapture2:
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660              		@ link register save eliminated.
 1661 0ac0 806B     		ldr	r0, [r0, #56]
 1662 0ac2 7047     		bx	lr
 1664              		.align	2
 1665              		.global	TIM_GetCapture3
 1666              		.thumb
 1667              		.thumb_func
 1669              	TIM_GetCapture3:
 1670              		@ args = 0, pretend = 0, frame = 0
 1671              		@ frame_needed = 0, uses_anonymous_args = 0
 1672              		@ link register save eliminated.
 1673 0ac4 C06B     		ldr	r0, [r0, #60]
 1674 0ac6 7047     		bx	lr
 1676              		.align	2
 1677              		.global	TIM_GetCapture4
 1678              		.thumb
 1679              		.thumb_func
 1681              	TIM_GetCapture4:
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              		@ link register save eliminated.
 1685 0ac8 006C     		ldr	r0, [r0, #64]
 1686 0aca 7047     		bx	lr
 1688              		.align	2
 1689              		.global	TIM_SetIC1Prescaler
 1690              		.thumb
 1691              		.thumb_func
 1693              	TIM_SetIC1Prescaler:
 1694              		@ args = 0, pretend = 0, frame = 0
 1695              		@ frame_needed = 0, uses_anonymous_args = 0
 1696              		@ link register save eliminated.
 1697 0acc 038B     		ldrh	r3, [r0, #24]
 1698 0ace 23F00C03 		bic	r3, r3, #12
 1699 0ad2 1B04     		lsls	r3, r3, #16
 1700 0ad4 1B0C     		lsrs	r3, r3, #16
 1701 0ad6 0383     		strh	r3, [r0, #24]	@ movhi
 1702 0ad8 038B     		ldrh	r3, [r0, #24]
 1703 0ada 9BB2     		uxth	r3, r3
 1704 0adc 0B43     		orrs	r3, r3, r1
 1705 0ade 0383     		strh	r3, [r0, #24]	@ movhi
 1706 0ae0 7047     		bx	lr
 1708 0ae2 00BF     		.align	2
 1709              		.global	TIM_SetIC2Prescaler
 1710              		.thumb
 1711              		.thumb_func
 1713              	TIM_SetIC2Prescaler:
 1714              		@ args = 0, pretend = 0, frame = 0
 1715              		@ frame_needed = 0, uses_anonymous_args = 0
 1716              		@ link register save eliminated.
 1717 0ae4 038B     		ldrh	r3, [r0, #24]
 1718 0ae6 23F44063 		bic	r3, r3, #3072
 1719 0aea 1B04     		lsls	r3, r3, #16
 1720 0aec 1B0C     		lsrs	r3, r3, #16
 1721 0aee 0383     		strh	r3, [r0, #24]	@ movhi
 1722 0af0 038B     		ldrh	r3, [r0, #24]
 1723 0af2 9BB2     		uxth	r3, r3
 1724 0af4 43EA0123 		orr	r3, r3, r1, lsl #8
 1725 0af8 9BB2     		uxth	r3, r3
 1726 0afa 0383     		strh	r3, [r0, #24]	@ movhi
 1727 0afc 7047     		bx	lr
 1729 0afe 00BF     		.align	2
 1730              		.global	TIM_SetIC3Prescaler
 1731              		.thumb
 1732              		.thumb_func
 1734              	TIM_SetIC3Prescaler:
 1735              		@ args = 0, pretend = 0, frame = 0
 1736              		@ frame_needed = 0, uses_anonymous_args = 0
 1737              		@ link register save eliminated.
 1738 0b00 838B     		ldrh	r3, [r0, #28]
 1739 0b02 23F00C03 		bic	r3, r3, #12
 1740 0b06 1B04     		lsls	r3, r3, #16
 1741 0b08 1B0C     		lsrs	r3, r3, #16
 1742 0b0a 8383     		strh	r3, [r0, #28]	@ movhi
 1743 0b0c 838B     		ldrh	r3, [r0, #28]
 1744 0b0e 9BB2     		uxth	r3, r3
 1745 0b10 0B43     		orrs	r3, r3, r1
 1746 0b12 8383     		strh	r3, [r0, #28]	@ movhi
 1747 0b14 7047     		bx	lr
 1749 0b16 00BF     		.align	2
 1750              		.global	TIM_SetIC4Prescaler
 1751              		.thumb
 1752              		.thumb_func
 1754              	TIM_SetIC4Prescaler:
 1755              		@ args = 0, pretend = 0, frame = 0
 1756              		@ frame_needed = 0, uses_anonymous_args = 0
 1757              		@ link register save eliminated.
 1758 0b18 838B     		ldrh	r3, [r0, #28]
 1759 0b1a 23F44063 		bic	r3, r3, #3072
 1760 0b1e 1B04     		lsls	r3, r3, #16
 1761 0b20 1B0C     		lsrs	r3, r3, #16
 1762 0b22 8383     		strh	r3, [r0, #28]	@ movhi
 1763 0b24 838B     		ldrh	r3, [r0, #28]
 1764 0b26 9BB2     		uxth	r3, r3
 1765 0b28 43EA0123 		orr	r3, r3, r1, lsl #8
 1766 0b2c 9BB2     		uxth	r3, r3
 1767 0b2e 8383     		strh	r3, [r0, #28]	@ movhi
 1768 0b30 7047     		bx	lr
 1770 0b32 00BF     		.align	2
 1771              		.global	TIM_BDTRConfig
 1772              		.thumb
 1773              		.thumb_func
 1775              	TIM_BDTRConfig:
 1776              		@ args = 0, pretend = 0, frame = 0
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778              		@ link register save eliminated.
 1779 0b34 B1F802C0 		ldrh	ip, [r1, #2]
 1780 0b38 0B88     		ldrh	r3, [r1, #0]
 1781 0b3a 8A89     		ldrh	r2, [r1, #12]
 1782 0b3c F0B4     		push	{r4, r5, r6, r7}
 1783 0b3e 8F88     		ldrh	r7, [r1, #4]
 1784 0b40 CE88     		ldrh	r6, [r1, #6]
 1785 0b42 0D89     		ldrh	r5, [r1, #8]
 1786 0b44 4C89     		ldrh	r4, [r1, #10]
 1787 0b46 4CEA0303 		orr	r3, ip, r3
 1788 0b4a 3B43     		orrs	r3, r3, r7
 1789 0b4c 3343     		orrs	r3, r3, r6
 1790 0b4e 2B43     		orrs	r3, r3, r5
 1791 0b50 2343     		orrs	r3, r3, r4
 1792 0b52 1343     		orrs	r3, r3, r2
 1793 0b54 9BB2     		uxth	r3, r3
 1794 0b56 A0F84430 		strh	r3, [r0, #68]	@ movhi
 1795 0b5a F0BC     		pop	{r4, r5, r6, r7}
 1796 0b5c 7047     		bx	lr
 1798 0b5e 00BF     		.align	2
 1799              		.global	TIM_BDTRStructInit
 1800              		.thumb
 1801              		.thumb_func
 1803              	TIM_BDTRStructInit:
 1804              		@ args = 0, pretend = 0, frame = 0
 1805              		@ frame_needed = 0, uses_anonymous_args = 0
 1806              		@ link register save eliminated.
 1807 0b60 0023     		movs	r3, #0
 1808 0b62 0380     		strh	r3, [r0, #0]	@ movhi
 1809 0b64 4380     		strh	r3, [r0, #2]	@ movhi
 1810 0b66 8380     		strh	r3, [r0, #4]	@ movhi
 1811 0b68 C380     		strh	r3, [r0, #6]	@ movhi
 1812 0b6a 0381     		strh	r3, [r0, #8]	@ movhi
 1813 0b6c 4381     		strh	r3, [r0, #10]	@ movhi
 1814 0b6e 8381     		strh	r3, [r0, #12]	@ movhi
 1815 0b70 7047     		bx	lr
 1817 0b72 00BF     		.align	2
 1818              		.global	TIM_CtrlPWMOutputs
 1819              		.thumb
 1820              		.thumb_func
 1822              	TIM_CtrlPWMOutputs:
 1823              		@ args = 0, pretend = 0, frame = 0
 1824              		@ frame_needed = 0, uses_anonymous_args = 0
 1825              		@ link register save eliminated.
 1826 0b74 B0F84430 		ldrh	r3, [r0, #68]
 1827 0b78 21B9     		cbnz	r1, .L134
 1828 0b7a 5B04     		lsls	r3, r3, #17
 1829 0b7c 5B0C     		lsrs	r3, r3, #17
 1830 0b7e A0F84430 		strh	r3, [r0, #68]	@ movhi
 1831 0b82 7047     		bx	lr
 1832              	.L134:
 1833 0b84 6FEA4343 		mvn	r3, r3, lsl #17
 1834 0b88 6FEA5343 		mvn	r3, r3, lsr #17
 1835 0b8c 9BB2     		uxth	r3, r3
 1836 0b8e A0F84430 		strh	r3, [r0, #68]	@ movhi
 1837 0b92 7047     		bx	lr
 1839              		.align	2
 1840              		.global	TIM_SelectCOM
 1841              		.thumb
 1842              		.thumb_func
 1844              	TIM_SelectCOM:
 1845              		@ args = 0, pretend = 0, frame = 0
 1846              		@ frame_needed = 0, uses_anonymous_args = 0
 1847              		@ link register save eliminated.
 1848 0b94 8388     		ldrh	r3, [r0, #4]
 1849 0b96 29B9     		cbnz	r1, .L138
 1850 0b98 23F00403 		bic	r3, r3, #4
 1851 0b9c 1B04     		lsls	r3, r3, #16
 1852 0b9e 1B0C     		lsrs	r3, r3, #16
 1853 0ba0 8380     		strh	r3, [r0, #4]	@ movhi
 1854 0ba2 7047     		bx	lr
 1855              	.L138:
 1856 0ba4 9BB2     		uxth	r3, r3
 1857 0ba6 43F00403 		orr	r3, r3, #4
 1858 0baa 8380     		strh	r3, [r0, #4]	@ movhi
 1859 0bac 7047     		bx	lr
 1861 0bae 00BF     		.align	2
 1862              		.global	TIM_CCPreloadControl
 1863              		.thumb
 1864              		.thumb_func
 1866              	TIM_CCPreloadControl:
 1867              		@ args = 0, pretend = 0, frame = 0
 1868              		@ frame_needed = 0, uses_anonymous_args = 0
 1869              		@ link register save eliminated.
 1870 0bb0 8388     		ldrh	r3, [r0, #4]
 1871 0bb2 29B9     		cbnz	r1, .L142
 1872 0bb4 23F00103 		bic	r3, r3, #1
 1873 0bb8 1B04     		lsls	r3, r3, #16
 1874 0bba 1B0C     		lsrs	r3, r3, #16
 1875 0bbc 8380     		strh	r3, [r0, #4]	@ movhi
 1876 0bbe 7047     		bx	lr
 1877              	.L142:
 1878 0bc0 9BB2     		uxth	r3, r3
 1879 0bc2 43F00103 		orr	r3, r3, #1
 1880 0bc6 8380     		strh	r3, [r0, #4]	@ movhi
 1881 0bc8 7047     		bx	lr
 1883 0bca 00BF     		.align	2
 1884              		.global	TIM_ITConfig
 1885              		.thumb
 1886              		.thumb_func
 1888              	TIM_ITConfig:
 1889              		@ args = 0, pretend = 0, frame = 0
 1890              		@ frame_needed = 0, uses_anonymous_args = 0
 1891              		@ link register save eliminated.
 1892 0bcc 8389     		ldrh	r3, [r0, #12]
 1893 0bce 9BB2     		uxth	r3, r3
 1894 0bd0 1AB9     		cbnz	r2, .L146
 1895 0bd2 23EA0101 		bic	r1, r3, r1
 1896 0bd6 8181     		strh	r1, [r0, #12]	@ movhi
 1897 0bd8 7047     		bx	lr
 1898              	.L146:
 1899 0bda 1943     		orrs	r1, r1, r3
 1900 0bdc 8181     		strh	r1, [r0, #12]	@ movhi
 1901 0bde 7047     		bx	lr
 1903              		.align	2
 1904              		.global	TIM_GenerateEvent
 1905              		.thumb
 1906              		.thumb_func
 1908              	TIM_GenerateEvent:
 1909              		@ args = 0, pretend = 0, frame = 0
 1910              		@ frame_needed = 0, uses_anonymous_args = 0
 1911              		@ link register save eliminated.
 1912 0be0 8182     		strh	r1, [r0, #20]	@ movhi
 1913 0be2 7047     		bx	lr
 1915              		.align	2
 1916              		.global	TIM_GetFlagStatus
 1917              		.thumb
 1918              		.thumb_func
 1920              	TIM_GetFlagStatus:
 1921              		@ args = 0, pretend = 0, frame = 0
 1922              		@ frame_needed = 0, uses_anonymous_args = 0
 1923              		@ link register save eliminated.
 1924 0be4 038A     		ldrh	r3, [r0, #16]
 1925 0be6 1942     		tst	r1, r3
 1926 0be8 0CBF     		ite	eq
 1927 0bea 0020     		moveq	r0, #0
 1928 0bec 0120     		movne	r0, #1
 1929 0bee 7047     		bx	lr
 1931              		.align	2
 1932              		.global	TIM_ClearFlag
 1933              		.thumb
 1934              		.thumb_func
 1936              	TIM_ClearFlag:
 1937              		@ args = 0, pretend = 0, frame = 0
 1938              		@ frame_needed = 0, uses_anonymous_args = 0
 1939              		@ link register save eliminated.
 1940 0bf0 C943     		mvns	r1, r1
 1941 0bf2 89B2     		uxth	r1, r1
 1942 0bf4 0182     		strh	r1, [r0, #16]	@ movhi
 1943 0bf6 7047     		bx	lr
 1945              		.align	2
 1946              		.global	TIM_GetITStatus
 1947              		.thumb
 1948              		.thumb_func
 1950              	TIM_GetITStatus:
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 1953              		@ link register save eliminated.
 1954 0bf8 038A     		ldrh	r3, [r0, #16]
 1955 0bfa 8289     		ldrh	r2, [r0, #12]
 1956 0bfc 1142     		tst	r1, r2
 1957 0bfe 0CBF     		ite	eq
 1958 0c00 0020     		moveq	r0, #0
 1959 0c02 0120     		movne	r0, #1
 1960 0c04 1942     		tst	r1, r3
 1961 0c06 0CBF     		ite	eq
 1962 0c08 0020     		moveq	r0, #0
 1963 0c0a 00F00100 		andne	r0, r0, #1
 1964 0c0e 7047     		bx	lr
 1966              		.align	2
 1967              		.global	TIM_ClearITPendingBit
 1968              		.thumb
 1969              		.thumb_func
 1971              	TIM_ClearITPendingBit:
 1972              		@ args = 0, pretend = 0, frame = 0
 1973              		@ frame_needed = 0, uses_anonymous_args = 0
 1974              		@ link register save eliminated.
 1975 0c10 C943     		mvns	r1, r1
 1976 0c12 89B2     		uxth	r1, r1
 1977 0c14 0182     		strh	r1, [r0, #16]	@ movhi
 1978 0c16 7047     		bx	lr
 1980              		.align	2
 1981              		.global	TIM_DMAConfig
 1982              		.thumb
 1983              		.thumb_func
 1985              	TIM_DMAConfig:
 1986              		@ args = 0, pretend = 0, frame = 0
 1987              		@ frame_needed = 0, uses_anonymous_args = 0
 1988              		@ link register save eliminated.
 1989 0c18 0A43     		orrs	r2, r2, r1
 1990 0c1a A0F84820 		strh	r2, [r0, #72]	@ movhi
 1991 0c1e 7047     		bx	lr
 1993              		.align	2
 1994              		.global	TIM_DMACmd
 1995              		.thumb
 1996              		.thumb_func
 1998              	TIM_DMACmd:
 1999              		@ args = 0, pretend = 0, frame = 0
 2000              		@ frame_needed = 0, uses_anonymous_args = 0
 2001              		@ link register save eliminated.
 2002 0c20 8389     		ldrh	r3, [r0, #12]
 2003 0c22 9BB2     		uxth	r3, r3
 2004 0c24 1AB9     		cbnz	r2, .L156
 2005 0c26 23EA0101 		bic	r1, r3, r1
 2006 0c2a 8181     		strh	r1, [r0, #12]	@ movhi
 2007 0c2c 7047     		bx	lr
 2008              	.L156:
 2009 0c2e 1943     		orrs	r1, r1, r3
 2010 0c30 8181     		strh	r1, [r0, #12]	@ movhi
 2011 0c32 7047     		bx	lr
 2013              		.align	2
 2014              		.global	TIM_SelectCCDMA
 2015              		.thumb
 2016              		.thumb_func
 2018              	TIM_SelectCCDMA:
 2019              		@ args = 0, pretend = 0, frame = 0
 2020              		@ frame_needed = 0, uses_anonymous_args = 0
 2021              		@ link register save eliminated.
 2022 0c34 8388     		ldrh	r3, [r0, #4]
 2023 0c36 29B9     		cbnz	r1, .L160
 2024 0c38 23F00803 		bic	r3, r3, #8
 2025 0c3c 1B04     		lsls	r3, r3, #16
 2026 0c3e 1B0C     		lsrs	r3, r3, #16
 2027 0c40 8380     		strh	r3, [r0, #4]	@ movhi
 2028 0c42 7047     		bx	lr
 2029              	.L160:
 2030 0c44 9BB2     		uxth	r3, r3
 2031 0c46 43F00803 		orr	r3, r3, #8
 2032 0c4a 8380     		strh	r3, [r0, #4]	@ movhi
 2033 0c4c 7047     		bx	lr
 2035 0c4e 00BF     		.align	2
 2036              		.global	TIM_InternalClockConfig
 2037              		.thumb
 2038              		.thumb_func
 2040              	TIM_InternalClockConfig:
 2041              		@ args = 0, pretend = 0, frame = 0
 2042              		@ frame_needed = 0, uses_anonymous_args = 0
 2043              		@ link register save eliminated.
 2044 0c50 0389     		ldrh	r3, [r0, #8]
 2045 0c52 23F00703 		bic	r3, r3, #7
 2046 0c56 1B04     		lsls	r3, r3, #16
 2047 0c58 1B0C     		lsrs	r3, r3, #16
 2048 0c5a 0381     		strh	r3, [r0, #8]	@ movhi
 2049 0c5c 7047     		bx	lr
 2051 0c5e 00BF     		.align	2
 2052              		.global	TIM_ITRxExternalClockConfig
 2053              		.thumb
 2054              		.thumb_func
 2056              	TIM_ITRxExternalClockConfig:
 2057              		@ args = 0, pretend = 0, frame = 0
 2058              		@ frame_needed = 0, uses_anonymous_args = 0
 2059              		@ link register save eliminated.
 2060 0c60 0389     		ldrh	r3, [r0, #8]
 2061 0c62 23F07003 		bic	r3, r3, #112
 2062 0c66 1B04     		lsls	r3, r3, #16
 2063 0c68 1B0C     		lsrs	r3, r3, #16
 2064 0c6a 0B43     		orrs	r3, r3, r1
 2065 0c6c 0381     		strh	r3, [r0, #8]	@ movhi
 2066 0c6e 0389     		ldrh	r3, [r0, #8]
 2067 0c70 9BB2     		uxth	r3, r3
 2068 0c72 43F00703 		orr	r3, r3, #7
 2069 0c76 0381     		strh	r3, [r0, #8]	@ movhi
 2070 0c78 7047     		bx	lr
 2072 0c7a 00BF     		.align	2
 2073              		.global	TIM_TIxExternalClockConfig
 2074              		.thumb
 2075              		.thumb_func
 2077              	TIM_TIxExternalClockConfig:
 2078              		@ args = 0, pretend = 0, frame = 0
 2079              		@ frame_needed = 0, uses_anonymous_args = 0
 2080              		@ link register save eliminated.
 2081 0c7c 6029     		cmp	r1, #96
 2082 0c7e 30B4     		push	{r4, r5}
 2083 0c80 048C     		ldrh	r4, [r0, #32]
 2084 0c82 26D0     		beq	.L166
 2085 0c84 24F00104 		bic	r4, r4, #1
 2086 0c88 2404     		lsls	r4, r4, #16
 2087 0c8a 240C     		lsrs	r4, r4, #16
 2088 0c8c 0484     		strh	r4, [r0, #32]	@ movhi
 2089 0c8e 058B     		ldrh	r5, [r0, #24]
 2090 0c90 048C     		ldrh	r4, [r0, #32]
 2091 0c92 25F0F305 		bic	r5, r5, #243
 2092 0c96 2D04     		lsls	r5, r5, #16
 2093 0c98 24F00A04 		bic	r4, r4, #10
 2094 0c9c 2D0C     		lsrs	r5, r5, #16
 2095 0c9e 2404     		lsls	r4, r4, #16
 2096 0ca0 45F00105 		orr	r5, r5, #1
 2097 0ca4 240C     		lsrs	r4, r4, #16
 2098 0ca6 45EA0313 		orr	r3, r5, r3, lsl #4
 2099 0caa 44F00104 		orr	r4, r4, #1
 2100 0cae 9BB2     		uxth	r3, r3
 2101 0cb0 2243     		orrs	r2, r2, r4
 2102 0cb2 0383     		strh	r3, [r0, #24]	@ movhi
 2103 0cb4 0284     		strh	r2, [r0, #32]	@ movhi
 2104              	.L165:
 2105 0cb6 0389     		ldrh	r3, [r0, #8]
 2106 0cb8 23F07003 		bic	r3, r3, #112
 2107 0cbc 1B04     		lsls	r3, r3, #16
 2108 0cbe 1B0C     		lsrs	r3, r3, #16
 2109 0cc0 1943     		orrs	r1, r1, r3
 2110 0cc2 0181     		strh	r1, [r0, #8]	@ movhi
 2111 0cc4 0389     		ldrh	r3, [r0, #8]
 2112 0cc6 9BB2     		uxth	r3, r3
 2113 0cc8 43F00703 		orr	r3, r3, #7
 2114 0ccc 0381     		strh	r3, [r0, #8]	@ movhi
 2115 0cce 30BC     		pop	{r4, r5}
 2116 0cd0 7047     		bx	lr
 2117              	.L166:
 2118 0cd2 24F01004 		bic	r4, r4, #16
 2119 0cd6 2404     		lsls	r4, r4, #16
 2120 0cd8 240C     		lsrs	r4, r4, #16
 2121 0cda 0484     		strh	r4, [r0, #32]	@ movhi
 2122 0cdc 058B     		ldrh	r5, [r0, #24]
 2123 0cde 048C     		ldrh	r4, [r0, #32]
 2124 0ce0 25F44075 		bic	r5, r5, #768
 2125 0ce4 24F0A004 		bic	r4, r4, #160
 2126 0ce8 2D05     		lsls	r5, r5, #20
 2127 0cea 2404     		lsls	r4, r4, #16
 2128 0cec 2D0D     		lsrs	r5, r5, #20
 2129 0cee 240C     		lsrs	r4, r4, #16
 2130 0cf0 45F48075 		orr	r5, r5, #256
 2131 0cf4 44F01004 		orr	r4, r4, #16
 2132 0cf8 45EA0333 		orr	r3, r5, r3, lsl #12
 2133 0cfc 44EA0212 		orr	r2, r4, r2, lsl #4
 2134 0d00 9BB2     		uxth	r3, r3
 2135 0d02 92B2     		uxth	r2, r2
 2136 0d04 0383     		strh	r3, [r0, #24]	@ movhi
 2137 0d06 0284     		strh	r2, [r0, #32]	@ movhi
 2138 0d08 D5E7     		b	.L165
 2140 0d0a 00BF     		.align	2
 2141              		.global	TIM_ETRClockMode1Config
 2142              		.thumb
 2143              		.thumb_func
 2145              	TIM_ETRClockMode1Config:
 2146              		@ args = 0, pretend = 0, frame = 0
 2147              		@ frame_needed = 0, uses_anonymous_args = 0
 2148              		@ link register save eliminated.
 2149 0d0c 10B4     		push	{r4}
 2150 0d0e 0489     		ldrh	r4, [r0, #8]
 2151 0d10 E4B2     		uxtb	r4, r4
 2152 0d12 0C43     		orrs	r4, r4, r1
 2153 0d14 1443     		orrs	r4, r4, r2
 2154 0d16 44EA0324 		orr	r4, r4, r3, lsl #8
 2155 0d1a A4B2     		uxth	r4, r4
 2156 0d1c 0481     		strh	r4, [r0, #8]	@ movhi
 2157 0d1e 0389     		ldrh	r3, [r0, #8]
 2158 0d20 23F07703 		bic	r3, r3, #119
 2159 0d24 1B04     		lsls	r3, r3, #16
 2160 0d26 1B0C     		lsrs	r3, r3, #16
 2161 0d28 43F07703 		orr	r3, r3, #119
 2162 0d2c 0381     		strh	r3, [r0, #8]	@ movhi
 2163 0d2e 10BC     		pop	{r4}
 2164 0d30 7047     		bx	lr
 2166 0d32 00BF     		.align	2
 2167              		.global	TIM_ETRClockMode2Config
 2168              		.thumb
 2169              		.thumb_func
 2171              	TIM_ETRClockMode2Config:
 2172              		@ args = 0, pretend = 0, frame = 0
 2173              		@ frame_needed = 0, uses_anonymous_args = 0
 2174              		@ link register save eliminated.
 2175 0d34 10B4     		push	{r4}
 2176 0d36 0489     		ldrh	r4, [r0, #8]
 2177 0d38 E4B2     		uxtb	r4, r4
 2178 0d3a 0C43     		orrs	r4, r4, r1
 2179 0d3c 1443     		orrs	r4, r4, r2
 2180 0d3e 44EA0324 		orr	r4, r4, r3, lsl #8
 2181 0d42 A4B2     		uxth	r4, r4
 2182 0d44 0481     		strh	r4, [r0, #8]	@ movhi
 2183 0d46 0389     		ldrh	r3, [r0, #8]
 2184 0d48 9BB2     		uxth	r3, r3
 2185 0d4a 43F48043 		orr	r3, r3, #16384
 2186 0d4e 0381     		strh	r3, [r0, #8]	@ movhi
 2187 0d50 10BC     		pop	{r4}
 2188 0d52 7047     		bx	lr
 2190              		.align	2
 2191              		.global	TIM_SelectInputTrigger
 2192              		.thumb
 2193              		.thumb_func
 2195              	TIM_SelectInputTrigger:
 2196              		@ args = 0, pretend = 0, frame = 0
 2197              		@ frame_needed = 0, uses_anonymous_args = 0
 2198              		@ link register save eliminated.
 2199 0d54 0389     		ldrh	r3, [r0, #8]
 2200 0d56 23F07003 		bic	r3, r3, #112
 2201 0d5a 1B04     		lsls	r3, r3, #16
 2202 0d5c 1B0C     		lsrs	r3, r3, #16
 2203 0d5e 0B43     		orrs	r3, r3, r1
 2204 0d60 0381     		strh	r3, [r0, #8]	@ movhi
 2205 0d62 7047     		bx	lr
 2207              		.align	2
 2208              		.global	TIM_SelectOutputTrigger
 2209              		.thumb
 2210              		.thumb_func
 2212              	TIM_SelectOutputTrigger:
 2213              		@ args = 0, pretend = 0, frame = 0
 2214              		@ frame_needed = 0, uses_anonymous_args = 0
 2215              		@ link register save eliminated.
 2216 0d64 8388     		ldrh	r3, [r0, #4]
 2217 0d66 23F07003 		bic	r3, r3, #112
 2218 0d6a 1B04     		lsls	r3, r3, #16
 2219 0d6c 1B0C     		lsrs	r3, r3, #16
 2220 0d6e 8380     		strh	r3, [r0, #4]	@ movhi
 2221 0d70 8388     		ldrh	r3, [r0, #4]
 2222 0d72 9BB2     		uxth	r3, r3
 2223 0d74 0B43     		orrs	r3, r3, r1
 2224 0d76 8380     		strh	r3, [r0, #4]	@ movhi
 2225 0d78 7047     		bx	lr
 2227 0d7a 00BF     		.align	2
 2228              		.global	TIM_SelectSlaveMode
 2229              		.thumb
 2230              		.thumb_func
 2232              	TIM_SelectSlaveMode:
 2233              		@ args = 0, pretend = 0, frame = 0
 2234              		@ frame_needed = 0, uses_anonymous_args = 0
 2235              		@ link register save eliminated.
 2236 0d7c 0389     		ldrh	r3, [r0, #8]
 2237 0d7e 23F00703 		bic	r3, r3, #7
 2238 0d82 1B04     		lsls	r3, r3, #16
 2239 0d84 1B0C     		lsrs	r3, r3, #16
 2240 0d86 0381     		strh	r3, [r0, #8]	@ movhi
 2241 0d88 0389     		ldrh	r3, [r0, #8]
 2242 0d8a 9BB2     		uxth	r3, r3
 2243 0d8c 0B43     		orrs	r3, r3, r1
 2244 0d8e 0381     		strh	r3, [r0, #8]	@ movhi
 2245 0d90 7047     		bx	lr
 2247 0d92 00BF     		.align	2
 2248              		.global	TIM_SelectMasterSlaveMode
 2249              		.thumb
 2250              		.thumb_func
 2252              	TIM_SelectMasterSlaveMode:
 2253              		@ args = 0, pretend = 0, frame = 0
 2254              		@ frame_needed = 0, uses_anonymous_args = 0
 2255              		@ link register save eliminated.
 2256 0d94 0389     		ldrh	r3, [r0, #8]
 2257 0d96 23F08003 		bic	r3, r3, #128
 2258 0d9a 1B04     		lsls	r3, r3, #16
 2259 0d9c 1B0C     		lsrs	r3, r3, #16
 2260 0d9e 0381     		strh	r3, [r0, #8]	@ movhi
 2261 0da0 0389     		ldrh	r3, [r0, #8]
 2262 0da2 9BB2     		uxth	r3, r3
 2263 0da4 0B43     		orrs	r3, r3, r1
 2264 0da6 0381     		strh	r3, [r0, #8]	@ movhi
 2265 0da8 7047     		bx	lr
 2267 0daa 00BF     		.align	2
 2268              		.global	TIM_ETRConfig
 2269              		.thumb
 2270              		.thumb_func
 2272              	TIM_ETRConfig:
 2273              		@ args = 0, pretend = 0, frame = 0
 2274              		@ frame_needed = 0, uses_anonymous_args = 0
 2275              		@ link register save eliminated.
 2276 0dac 10B4     		push	{r4}
 2277 0dae 0489     		ldrh	r4, [r0, #8]
 2278 0db0 E4B2     		uxtb	r4, r4
 2279 0db2 0C43     		orrs	r4, r4, r1
 2280 0db4 1443     		orrs	r4, r4, r2
 2281 0db6 44EA0324 		orr	r4, r4, r3, lsl #8
 2282 0dba A4B2     		uxth	r4, r4
 2283 0dbc 0481     		strh	r4, [r0, #8]	@ movhi
 2284 0dbe 10BC     		pop	{r4}
 2285 0dc0 7047     		bx	lr
 2287 0dc2 00BF     		.align	2
 2288              		.global	TIM_EncoderInterfaceConfig
 2289              		.thumb
 2290              		.thumb_func
 2292              	TIM_EncoderInterfaceConfig:
 2293              		@ args = 0, pretend = 0, frame = 0
 2294              		@ frame_needed = 0, uses_anonymous_args = 0
 2295              		@ link register save eliminated.
 2296 0dc4 70B4     		push	{r4, r5, r6}
 2297 0dc6 0589     		ldrh	r5, [r0, #8]
 2298 0dc8 048B     		ldrh	r4, [r0, #24]
 2299 0dca 068C     		ldrh	r6, [r0, #32]
 2300 0dcc 24F44074 		bic	r4, r4, #768
 2301 0dd0 26F02206 		bic	r6, r6, #34
 2302 0dd4 24F00304 		bic	r4, r4, #3
 2303 0dd8 3604     		lsls	r6, r6, #16
 2304 0dda 25F00705 		bic	r5, r5, #7
 2305 0dde 2404     		lsls	r4, r4, #16
 2306 0de0 360C     		lsrs	r6, r6, #16
 2307 0de2 2D04     		lsls	r5, r5, #16
 2308 0de4 240C     		lsrs	r4, r4, #16
 2309 0de6 1643     		orrs	r6, r6, r2
 2310 0de8 2D0C     		lsrs	r5, r5, #16
 2311 0dea 44F48074 		orr	r4, r4, #256
 2312 0dee 46EA0316 		orr	r6, r6, r3, lsl #4
 2313 0df2 2943     		orrs	r1, r1, r5
 2314 0df4 44F00104 		orr	r4, r4, #1
 2315 0df8 B6B2     		uxth	r6, r6
 2316 0dfa 0181     		strh	r1, [r0, #8]	@ movhi
 2317 0dfc 0483     		strh	r4, [r0, #24]	@ movhi
 2318 0dfe 0684     		strh	r6, [r0, #32]	@ movhi
 2319 0e00 70BC     		pop	{r4, r5, r6}
 2320 0e02 7047     		bx	lr
 2322              		.align	2
 2323              		.global	TIM_SelectHallSensor
 2324              		.thumb
 2325              		.thumb_func
 2327              	TIM_SelectHallSensor:
 2328              		@ args = 0, pretend = 0, frame = 0
 2329              		@ frame_needed = 0, uses_anonymous_args = 0
 2330              		@ link register save eliminated.
 2331 0e04 8388     		ldrh	r3, [r0, #4]
 2332 0e06 29B9     		cbnz	r1, .L178
 2333 0e08 23F08003 		bic	r3, r3, #128
 2334 0e0c 1B04     		lsls	r3, r3, #16
 2335 0e0e 1B0C     		lsrs	r3, r3, #16
 2336 0e10 8380     		strh	r3, [r0, #4]	@ movhi
 2337 0e12 7047     		bx	lr
 2338              	.L178:
 2339 0e14 9BB2     		uxth	r3, r3
 2340 0e16 43F08003 		orr	r3, r3, #128
 2341 0e1a 8380     		strh	r3, [r0, #4]	@ movhi
 2342 0e1c 7047     		bx	lr
 2344 0e1e 00BF     		.align	2
 2345              		.global	TIM_RemapConfig
 2346              		.thumb
 2347              		.thumb_func
 2349              	TIM_RemapConfig:
 2350              		@ args = 0, pretend = 0, frame = 0
 2351              		@ frame_needed = 0, uses_anonymous_args = 0
 2352              		@ link register save eliminated.
 2353 0e20 A0F85010 		strh	r1, [r0, #80]	@ movhi
 2354 0e24 7047     		bx	lr
 2356 0e26 00BF     		.ident	"GCC: (Linaro GCC 4.6-2011.10) 4.6.2 20111004 (prerelease)"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_tim.c
     /tmp/ccAbwSD5.s:15     .text:0000000000000000 $t
     /tmp/ccAbwSD5.s:20     .text:0000000000000000 TIM_DeInit
     /tmp/ccAbwSD5.s:197    .text:00000000000001d4 TIM_TimeBaseInit
     /tmp/ccAbwSD5.s:268    .text:000000000000026c TIM_TimeBaseStructInit
     /tmp/ccAbwSD5.s:286    .text:0000000000000280 TIM_PrescalerConfig
     /tmp/ccAbwSD5.s:299    .text:0000000000000288 TIM_CounterModeConfig
     /tmp/ccAbwSD5.s:316    .text:0000000000000298 TIM_SetCounter
     /tmp/ccAbwSD5.s:328    .text:000000000000029c TIM_SetAutoreload
     /tmp/ccAbwSD5.s:340    .text:00000000000002a0 TIM_GetCounter
     /tmp/ccAbwSD5.s:352    .text:00000000000002a4 TIM_GetPrescaler
     /tmp/ccAbwSD5.s:365    .text:00000000000002ac TIM_UpdateDisableConfig
     /tmp/ccAbwSD5.s:387    .text:00000000000002c8 TIM_UpdateRequestConfig
     /tmp/ccAbwSD5.s:409    .text:00000000000002e4 TIM_ARRPreloadConfig
     /tmp/ccAbwSD5.s:431    .text:0000000000000300 TIM_SelectOnePulseMode
     /tmp/ccAbwSD5.s:451    .text:0000000000000318 TIM_SetClockDivision
     /tmp/ccAbwSD5.s:471    .text:0000000000000330 TIM_Cmd
     /tmp/ccAbwSD5.s:493    .text:000000000000034c TIM_OC1Init
     /tmp/ccAbwSD5.s:557    .text:00000000000003dc TIM_OC2Init
     /tmp/ccAbwSD5.s:623    .text:0000000000000478 TIM_OC3Init
     /tmp/ccAbwSD5.s:688    .text:0000000000000510 TIM_OC4Init
     /tmp/ccAbwSD5.s:744    .text:0000000000000584 TIM_OCStructInit
     /tmp/ccAbwSD5.s:764    .text:0000000000000598 TIM_SelectOCxM
     /tmp/ccAbwSD5.s:810    .text:00000000000005e4 TIM_SetCompare1
     /tmp/ccAbwSD5.s:822    .text:00000000000005e8 TIM_SetCompare2
     /tmp/ccAbwSD5.s:834    .text:00000000000005ec TIM_SetCompare3
     /tmp/ccAbwSD5.s:846    .text:00000000000005f0 TIM_SetCompare4
     /tmp/ccAbwSD5.s:858    .text:00000000000005f4 TIM_ForcedOC1Config
     /tmp/ccAbwSD5.s:875    .text:0000000000000604 TIM_ForcedOC2Config
     /tmp/ccAbwSD5.s:893    .text:0000000000000618 TIM_ForcedOC3Config
     /tmp/ccAbwSD5.s:910    .text:0000000000000628 TIM_ForcedOC4Config
     /tmp/ccAbwSD5.s:928    .text:000000000000063c TIM_OC1PreloadConfig
     /tmp/ccAbwSD5.s:945    .text:000000000000064c TIM_OC2PreloadConfig
     /tmp/ccAbwSD5.s:963    .text:0000000000000660 TIM_OC3PreloadConfig
     /tmp/ccAbwSD5.s:980    .text:0000000000000670 TIM_OC4PreloadConfig
     /tmp/ccAbwSD5.s:998    .text:0000000000000684 TIM_OC1FastConfig
     /tmp/ccAbwSD5.s:1015   .text:0000000000000694 TIM_OC2FastConfig
     /tmp/ccAbwSD5.s:1033   .text:00000000000006a8 TIM_OC3FastConfig
     /tmp/ccAbwSD5.s:1050   .text:00000000000006b8 TIM_OC4FastConfig
     /tmp/ccAbwSD5.s:1068   .text:00000000000006cc TIM_ClearOC1Ref
     /tmp/ccAbwSD5.s:1085   .text:00000000000006dc TIM_ClearOC2Ref
     /tmp/ccAbwSD5.s:1102   .text:00000000000006ec TIM_ClearOC3Ref
     /tmp/ccAbwSD5.s:1119   .text:00000000000006fc TIM_ClearOC4Ref
     /tmp/ccAbwSD5.s:1136   .text:000000000000070c TIM_OC1PolarityConfig
     /tmp/ccAbwSD5.s:1153   .text:000000000000071c TIM_OC1NPolarityConfig
     /tmp/ccAbwSD5.s:1170   .text:000000000000072c TIM_OC2PolarityConfig
     /tmp/ccAbwSD5.s:1188   .text:0000000000000740 TIM_OC2NPolarityConfig
     /tmp/ccAbwSD5.s:1206   .text:0000000000000754 TIM_OC3PolarityConfig
     /tmp/ccAbwSD5.s:1224   .text:0000000000000768 TIM_OC3NPolarityConfig
     /tmp/ccAbwSD5.s:1242   .text:000000000000077c TIM_OC4PolarityConfig
     /tmp/ccAbwSD5.s:1260   .text:0000000000000790 TIM_CCxCmd
     /tmp/ccAbwSD5.s:1284   .text:00000000000007b0 TIM_CCxNCmd
     /tmp/ccAbwSD5.s:1308   .text:00000000000007d0 TIM_ICInit
     /tmp/ccAbwSD5.s:1471   .text:000000000000093c TIM_ICStructInit
     /tmp/ccAbwSD5.s:1489   .text:000000000000094c TIM_PWMIConfig
     /tmp/ccAbwSD5.s:1645   .text:0000000000000abc TIM_GetCapture1
     /tmp/ccAbwSD5.s:1657   .text:0000000000000ac0 TIM_GetCapture2
     /tmp/ccAbwSD5.s:1669   .text:0000000000000ac4 TIM_GetCapture3
     /tmp/ccAbwSD5.s:1681   .text:0000000000000ac8 TIM_GetCapture4
     /tmp/ccAbwSD5.s:1693   .text:0000000000000acc TIM_SetIC1Prescaler
     /tmp/ccAbwSD5.s:1713   .text:0000000000000ae4 TIM_SetIC2Prescaler
     /tmp/ccAbwSD5.s:1734   .text:0000000000000b00 TIM_SetIC3Prescaler
     /tmp/ccAbwSD5.s:1754   .text:0000000000000b18 TIM_SetIC4Prescaler
     /tmp/ccAbwSD5.s:1775   .text:0000000000000b34 TIM_BDTRConfig
     /tmp/ccAbwSD5.s:1803   .text:0000000000000b60 TIM_BDTRStructInit
     /tmp/ccAbwSD5.s:1822   .text:0000000000000b74 TIM_CtrlPWMOutputs
     /tmp/ccAbwSD5.s:1844   .text:0000000000000b94 TIM_SelectCOM
     /tmp/ccAbwSD5.s:1866   .text:0000000000000bb0 TIM_CCPreloadControl
     /tmp/ccAbwSD5.s:1888   .text:0000000000000bcc TIM_ITConfig
     /tmp/ccAbwSD5.s:1908   .text:0000000000000be0 TIM_GenerateEvent
     /tmp/ccAbwSD5.s:1920   .text:0000000000000be4 TIM_GetFlagStatus
     /tmp/ccAbwSD5.s:1936   .text:0000000000000bf0 TIM_ClearFlag
     /tmp/ccAbwSD5.s:1950   .text:0000000000000bf8 TIM_GetITStatus
     /tmp/ccAbwSD5.s:1971   .text:0000000000000c10 TIM_ClearITPendingBit
     /tmp/ccAbwSD5.s:1985   .text:0000000000000c18 TIM_DMAConfig
     /tmp/ccAbwSD5.s:1998   .text:0000000000000c20 TIM_DMACmd
     /tmp/ccAbwSD5.s:2018   .text:0000000000000c34 TIM_SelectCCDMA
     /tmp/ccAbwSD5.s:2040   .text:0000000000000c50 TIM_InternalClockConfig
     /tmp/ccAbwSD5.s:2056   .text:0000000000000c60 TIM_ITRxExternalClockConfig
     /tmp/ccAbwSD5.s:2077   .text:0000000000000c7c TIM_TIxExternalClockConfig
     /tmp/ccAbwSD5.s:2145   .text:0000000000000d0c TIM_ETRClockMode1Config
     /tmp/ccAbwSD5.s:2171   .text:0000000000000d34 TIM_ETRClockMode2Config
     /tmp/ccAbwSD5.s:2195   .text:0000000000000d54 TIM_SelectInputTrigger
     /tmp/ccAbwSD5.s:2212   .text:0000000000000d64 TIM_SelectOutputTrigger
     /tmp/ccAbwSD5.s:2232   .text:0000000000000d7c TIM_SelectSlaveMode
     /tmp/ccAbwSD5.s:2252   .text:0000000000000d94 TIM_SelectMasterSlaveMode
     /tmp/ccAbwSD5.s:2272   .text:0000000000000dac TIM_ETRConfig
     /tmp/ccAbwSD5.s:2292   .text:0000000000000dc4 TIM_EncoderInterfaceConfig
     /tmp/ccAbwSD5.s:2327   .text:0000000000000e04 TIM_SelectHallSensor
     /tmp/ccAbwSD5.s:2349   .text:0000000000000e20 TIM_RemapConfig

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_APB2PeriphResetCmd
