Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,5493
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001968132797628641
power__switching__total,0.0021964136976748705
power__leakage__total,0.0000018864585626943153
power__total,0.004166433122009039
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26258357342832106
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25994007682077414
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11761475459796103
timing__setup__ws__corner:nom_fast_1p32V_m40C,26.676052344352556
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117615
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,35.124382
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2647576399722045
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2605657152684203
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6286663034756976
timing__setup__ws__corner:nom_slow_1p08V_125C,19.61827023029024
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.628666
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,28.620918
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26284064557694353
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2596917476787179
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3047447935812232
timing__setup__ws__corner:nom_typ_1p20V_25C,24.037061021966984
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.304745
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,32.730305
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26258357342832106
clock__skew__worst_setup,0.2596917476787179
timing__hold__ws,0.11761475459796103
timing__setup__ws,19.61827023029024
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117615
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,28.620918
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2616
design__instance__area__stdcell,35246.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.586374
design__instance__utilization__stdcell,0.586374
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,104
design__instance__area__class:inverter,611.453
design__instance__count__class:sequential_cell,147
design__instance__area__class:sequential_cell,7411.82
design__instance__count__class:multi_input_combinational_cell,1958
design__instance__area__class:multi_input_combinational_cell,19894.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,343
design__instance__area__class:timing_repair_buffer,6087.31
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,51994.7
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,1155.77
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,259
global_route__vias,16895
global_route__wirelength,89214
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2622
route__net__special,2
route__drc_errors__iter:0,891
route__wirelength__iter:0,56825
route__drc_errors__iter:1,367
route__wirelength__iter:1,56288
route__drc_errors__iter:2,410
route__wirelength__iter:2,56181
route__drc_errors__iter:3,14
route__wirelength__iter:3,56004
route__drc_errors__iter:4,0
route__wirelength__iter:4,56010
route__drc_errors,0
route__wirelength,56010
route__vias,15958
route__vias__singlecut,15958
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,486.05
design__instance__count__class:fill_cell,2877
design__instance__area__class:fill_cell,24862.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19508
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19963
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00491802
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00282702
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000324436
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00282702
design_powergrid__voltage__worst,0.00282702
design_powergrid__voltage__worst__net:VPWR,1.19508
design_powergrid__drop__worst,0.00491802
design_powergrid__drop__worst__net:VPWR,0.00491802
design_powergrid__voltage__worst__net:VGND,0.00282702
design_powergrid__drop__worst__net:VGND,0.00282702
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00037100000000000001899869150889799129799939692020416259765625
ir__drop__worst,0.004919999999999999894251256904453839524649083614349365234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
