INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/fulladder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/led_sb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_sb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/sw_sb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_sb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sources_1/new/sys_clk_rst_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_rst_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sim_1/new/tb_riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
WARNING: [VRFC 10-3380] identifier 'cntr' is used before its declaration [C:/Users/8200666/Desktop/mpsis/mpsis.srcs/sim_1/new/tb_riscv_unit.v:16]
