/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [23:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [15:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_56z;
  wire [11:0] celloutsig_0_58z;
  wire [11:0] celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = ~(celloutsig_0_25z[2] & celloutsig_0_20z[4]);
  assign celloutsig_1_0z = ~(in_data[153] & in_data[115]);
  assign celloutsig_1_1z = ~(in_data[106] & celloutsig_1_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z[5] & celloutsig_0_5z[4]);
  assign celloutsig_0_49z = ~((celloutsig_0_33z[14] | celloutsig_0_35z[4]) & celloutsig_0_10z);
  assign celloutsig_0_10z = ~((1'h0 | celloutsig_0_6z[0]) & celloutsig_0_8z[8]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z[1] | in_data[32]) & 1'h0);
  assign celloutsig_1_5z = celloutsig_1_3z[3] | ~(celloutsig_1_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z ^ celloutsig_0_9z);
  always_ff @(posedge out_data[128], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 26'h0000000;
    else _00_ <= in_data[54:29];
  assign celloutsig_0_59z = celloutsig_0_58z / { 1'h1, celloutsig_0_2z[8:2], celloutsig_0_39z, celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_49z };
  assign celloutsig_0_19z = { _00_[5], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z } / { 1'h1, celloutsig_0_5z[2:0], 1'h0, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_7z = celloutsig_0_5z[7:4] >= celloutsig_0_2z[6:3];
  assign celloutsig_1_19z = { celloutsig_1_9z[6:1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_5z } < { celloutsig_1_14z[3:1], 1'h1, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_12z[7:1], celloutsig_1_6z[5] };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z } < { celloutsig_0_13z[7:1], celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_16z[1] & ~(celloutsig_0_6z[1]);
  assign celloutsig_0_8z = { celloutsig_0_6z[3:0], celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_3z, 1'h0, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_2z[5:2], celloutsig_0_12z } % { 1'h1, _00_[8], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[57:55] % { 1'h1, in_data[75:74] };
  assign celloutsig_1_9z = celloutsig_1_3z[9:2] * { celloutsig_1_6z[7:1], celloutsig_1_5z };
  assign celloutsig_0_35z = celloutsig_0_18z[20] ? { _00_[11:8], celloutsig_0_31z } : { celloutsig_0_5z[6], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_2z[4] ? { celloutsig_0_2z[8:5], 1'h1, celloutsig_0_2z[3:1] } : { in_data[19:15], celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_13z[9:6], celloutsig_0_20z } != _00_[23:15];
  assign celloutsig_0_9z = { in_data[1], celloutsig_0_3z, celloutsig_0_6z } != { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_2z = - { in_data[31:29], celloutsig_0_0z, 1'h0, celloutsig_0_0z };
  assign celloutsig_1_3z = ~ in_data[149:137];
  assign celloutsig_1_16z = ~ { celloutsig_1_12z[7:1], celloutsig_1_6z[5] };
  assign celloutsig_0_31z = ~ { celloutsig_0_2z[3:2], celloutsig_0_11z };
  assign celloutsig_1_11z = celloutsig_1_0z & celloutsig_1_6z[6];
  assign celloutsig_1_13z = celloutsig_1_11z & celloutsig_1_7z[1];
  assign celloutsig_0_58z = { celloutsig_0_27z, celloutsig_0_49z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_35z } >> { celloutsig_0_16z, celloutsig_0_56z, 1'h0, celloutsig_0_19z };
  assign celloutsig_1_2z = in_data[171:162] >> in_data[155:146];
  assign celloutsig_0_33z = { celloutsig_0_18z[6:0], celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_25z } << celloutsig_0_18z[22:7];
  assign celloutsig_0_6z = in_data[79:75] << _00_[7:3];
  assign celloutsig_0_25z = celloutsig_0_5z[3:1] << celloutsig_0_2z[9:7];
  assign celloutsig_1_6z = in_data[111:99] <<< { celloutsig_1_2z[9:7], celloutsig_1_2z };
  assign celloutsig_0_30z = { celloutsig_0_24z[4:3], celloutsig_0_10z, celloutsig_0_12z } <<< { celloutsig_0_19z[6:5], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_7z = celloutsig_1_6z - in_data[174:162];
  assign celloutsig_0_13z = { _00_[14:8], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z } - { celloutsig_0_8z[7:1], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_12z } - { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_18z = in_data[29:6] - { in_data[88:73], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, 1'h0, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_18z[6:2], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_3z } - { celloutsig_0_2z[3:1], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_39z = ~((celloutsig_0_9z & celloutsig_0_17z) | celloutsig_0_31z[0]);
  assign celloutsig_1_17z = ~((celloutsig_1_7z[1] & celloutsig_1_1z) | 1'h1);
  assign celloutsig_0_12z = ~((in_data[66] & celloutsig_0_8z[11]) | celloutsig_0_10z);
  assign celloutsig_1_10z[4:1] = ~ in_data[160:157];
  assign celloutsig_1_12z[7:1] = { celloutsig_1_2z[8:3], celloutsig_1_0z } ~^ celloutsig_1_6z[12:6];
  assign celloutsig_1_14z[4:1] = ~ celloutsig_1_10z[4:1];
  assign { out_data[133:130], out_data[139:134], out_data[128] } = ~ { celloutsig_1_10z[4:1], celloutsig_1_2z[8:3], celloutsig_1_1z };
  assign celloutsig_0_17z = ~celloutsig_0_0z[2];
  assign celloutsig_1_10z[0] = 1'h0;
  assign celloutsig_1_12z[0] = celloutsig_1_6z[5];
  assign celloutsig_1_14z[0] = 1'h1;
  assign { out_data[129], out_data[96], out_data[43:32], out_data[11:0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
