OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/results/routing/shiftregister.def
[INFO ODB-0128] Design: shiftregister
[INFO ODB-0130]     Created 72 pins.
[INFO ODB-0131]     Created 1146 components and 5409 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 4380 connections.
[INFO ODB-0133]     Created 406 nets and 1029 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/results/routing/shiftregister.def
[WARNING STA-0163] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 23, default_fanout_load is 0.0.
###############################################################################
# Created by write_sdc
# Fri Oct  7 16:09:25 2022
###############################################################################
current_design shiftregister
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 100.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {load}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[0]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[10]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[11]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[12]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[13]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[14]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[15]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[16]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[17]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[18]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[19]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[1]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[20]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[21]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[22]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[23]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[24]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[25]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[26]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[27]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[28]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[29]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[2]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[30]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[31]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[3]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[4]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[5]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[6]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[7]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[8]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[9]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {read}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {s_in}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[0]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[10]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[11]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[12]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[13]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[14]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[15]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[16]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[17]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[18]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[19]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[1]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[20]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[21]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[22]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[23]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[24]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[25]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[26]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[27]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[28]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[29]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[2]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[30]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[31]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[3]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[4]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[5]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[6]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[7]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[8]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[9]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {s_out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {s_out}]
set_load -pin_load 0.0334 [get_ports {r_load[31]}]
set_load -pin_load 0.0334 [get_ports {r_load[30]}]
set_load -pin_load 0.0334 [get_ports {r_load[29]}]
set_load -pin_load 0.0334 [get_ports {r_load[28]}]
set_load -pin_load 0.0334 [get_ports {r_load[27]}]
set_load -pin_load 0.0334 [get_ports {r_load[26]}]
set_load -pin_load 0.0334 [get_ports {r_load[25]}]
set_load -pin_load 0.0334 [get_ports {r_load[24]}]
set_load -pin_load 0.0334 [get_ports {r_load[23]}]
set_load -pin_load 0.0334 [get_ports {r_load[22]}]
set_load -pin_load 0.0334 [get_ports {r_load[21]}]
set_load -pin_load 0.0334 [get_ports {r_load[20]}]
set_load -pin_load 0.0334 [get_ports {r_load[19]}]
set_load -pin_load 0.0334 [get_ports {r_load[18]}]
set_load -pin_load 0.0334 [get_ports {r_load[17]}]
set_load -pin_load 0.0334 [get_ports {r_load[16]}]
set_load -pin_load 0.0334 [get_ports {r_load[15]}]
set_load -pin_load 0.0334 [get_ports {r_load[14]}]
set_load -pin_load 0.0334 [get_ports {r_load[13]}]
set_load -pin_load 0.0334 [get_ports {r_load[12]}]
set_load -pin_load 0.0334 [get_ports {r_load[11]}]
set_load -pin_load 0.0334 [get_ports {r_load[10]}]
set_load -pin_load 0.0334 [get_ports {r_load[9]}]
set_load -pin_load 0.0334 [get_ports {r_load[8]}]
set_load -pin_load 0.0334 [get_ports {r_load[7]}]
set_load -pin_load 0.0334 [get_ports {r_load[6]}]
set_load -pin_load 0.0334 [get_ports {r_load[5]}]
set_load -pin_load 0.0334 [get_ports {r_load[4]}]
set_load -pin_load 0.0334 [get_ports {r_load[3]}]
set_load -pin_load 0.0334 [get_ports {r_load[2]}]
set_load -pin_load 0.0334 [get_ports {r_load[1]}]
set_load -pin_load 0.0334 [get_ports {r_load[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {load}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {read}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {s_in}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _490_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13   20.14 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.14 v _422_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.32 v _422_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _218_ (net)
                  0.08    0.00   20.32 v _424_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.39 ^ _424_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _016_ (net)
                  0.04    0.00   20.39 ^ _490_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.44 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_3_0_clk (net)
                  0.06    0.00    0.44 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.25    0.69 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.04                           clknet_3_7_0_clk (net)
                  0.22    0.00    0.69 ^ _490_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.37    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -20.39   data arrival time
-----------------------------------------------------------------------------
                                 19.08   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _502_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13   20.14 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.14 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.32 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.32 v _438_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05   20.37 ^ _438_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _028_ (net)
                  0.03    0.00   20.37 ^ _502_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12    0.32 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.32 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.45 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_0_0_clk (net)
                  0.06    0.00    0.45 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    0.65 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           clknet_3_1_0_clk (net)
                  0.16    0.00    0.65 ^ _502_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.90   clock uncertainty
                          0.00    0.90   clock reconvergence pessimism
                          0.35    1.25   library removal time
                                  1.25   data required time
-----------------------------------------------------------------------------
                                  1.25   data required time
                                -20.37   data arrival time
-----------------------------------------------------------------------------
                                 19.12   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _501_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13   20.14 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.14 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.32 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.32 v _437_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05   20.37 ^ _437_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _027_ (net)
                  0.03    0.00   20.37 ^ _501_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12    0.32 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.32 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.45 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_0_0_clk (net)
                  0.06    0.00    0.45 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    0.65 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           clknet_3_1_0_clk (net)
                  0.16    0.00    0.65 ^ _501_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.90   clock uncertainty
                          0.00    0.90   clock reconvergence pessimism
                          0.35    1.25   library removal time
                                  1.25   data required time
-----------------------------------------------------------------------------
                                  1.25   data required time
                                -20.37   data arrival time
-----------------------------------------------------------------------------
                                 19.12   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _500_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13   20.14 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.14 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.32 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.32 v _436_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   20.38 ^ _436_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _026_ (net)
                  0.04    0.00   20.38 ^ _500_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12    0.32 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.32 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.45 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_0_0_clk (net)
                  0.06    0.00    0.45 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    0.65 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           clknet_3_1_0_clk (net)
                  0.16    0.00    0.65 ^ _500_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.90   clock uncertainty
                          0.00    0.90   clock reconvergence pessimism
                          0.35    1.25   library removal time
                                  1.25   data required time
-----------------------------------------------------------------------------
                                  1.25   data required time
                                -20.38   data arrival time
-----------------------------------------------------------------------------
                                 19.13   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _493_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13   20.14 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.14 v _422_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.32 v _422_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _218_ (net)
                  0.08    0.00   20.32 v _427_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   20.38 ^ _427_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _019_ (net)
                  0.04    0.00   20.38 ^ _493_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.44 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_3_0_clk (net)
                  0.06    0.00    0.44 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.19    0.63 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           clknet_3_6_0_clk (net)
                  0.15    0.00    0.63 ^ _493_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.88   clock uncertainty
                          0.00    0.88   clock reconvergence pessimism
                          0.35    1.23   library removal time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                -20.38   data arrival time
-----------------------------------------------------------------------------
                                 19.15   slack (MET)


Startpoint: _478_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _446_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15    0.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00    0.55 ^ _478_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.35    0.90 ^ _478_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           r_reg[4] (net)
                  0.08    0.00    0.90 ^ _342_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.13    1.03 ^ _342_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _181_ (net)
                  0.05    0.00    1.03 ^ _343_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    1.10 ^ _343_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _036_ (net)
                  0.04    0.00    1.10 ^ _446_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12    0.32 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.32 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.45 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_0_0_clk (net)
                  0.06    0.00    0.45 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.17    0.62 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.02                           clknet_3_0_0_clk (net)
                  0.11    0.00    0.62 ^ _446_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.87   clock uncertainty
                         -0.03    0.84   clock reconvergence pessimism
                         -0.02    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _471_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.29 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12    0.41 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_0_0_clk (net)
                  0.06    0.00    0.41 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.15    0.56 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.02                           clknet_3_0_0_clk (net)
                  0.11    0.00    0.56 ^ _503_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.37    0.93 ^ _503_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           r_reg[29] (net)
                  0.10    0.00    0.93 ^ _397_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13    1.06 ^ _397_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _211_ (net)
                  0.04    0.00    1.06 ^ _398_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    1.13 ^ _398_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _061_ (net)
                  0.04    0.00    1.13 ^ _471_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12    0.32 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.32 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.45 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_0_0_clk (net)
                  0.06    0.00    0.45 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    0.65 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           clknet_3_1_0_clk (net)
                  0.16    0.00    0.65 ^ _471_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.90   clock uncertainty
                         -0.04    0.86   clock reconvergence pessimism
                         -0.02    0.84   library hold time
                                  0.84   data required time
-----------------------------------------------------------------------------
                                  0.84   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _445_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _445_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15    0.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00    0.54 ^ _445_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.33    0.88 ^ _445_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net62 (net)
                  0.07    0.00    0.88 ^ _340_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.12    0.99 ^ _340_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _180_ (net)
                  0.04    0.00    0.99 ^ _341_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    1.06 ^ _341_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _035_ (net)
                  0.04    0.00    1.06 ^ _445_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12    0.32 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00    0.32 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.44 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.44 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.16    0.60 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00    0.60 ^ _445_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.85   clock uncertainty
                         -0.06    0.80   clock reconvergence pessimism
                         -0.02    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _452_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _452_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.19 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.29 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.29 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.39 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_2_0_clk (net)
                  0.05    0.00    0.39 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18    0.57 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.03                           clknet_3_5_0_clk (net)
                  0.16    0.00    0.58 ^ _452_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.34    0.92 ^ _452_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net38 (net)
                  0.07    0.00    0.92 ^ _356_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.12    1.04 ^ _356_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _189_ (net)
                  0.04    0.00    1.04 ^ _357_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    1.11 ^ _357_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _042_ (net)
                  0.04    0.00    1.11 ^ _452_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.43 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_2_0_clk (net)
                  0.05    0.00    0.43 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    0.64 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.03                           clknet_3_5_0_clk (net)
                  0.16    0.00    0.64 ^ _452_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.89   clock uncertainty
                         -0.06    0.83   clock reconvergence pessimism
                         -0.01    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _456_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _456_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.19 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.29 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.29 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.39 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_2_0_clk (net)
                  0.05    0.00    0.39 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18    0.57 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.03                           clknet_3_5_0_clk (net)
                  0.16    0.00    0.58 ^ _456_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.34    0.92 ^ _456_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net42 (net)
                  0.06    0.00    0.92 ^ _364_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.12    1.03 ^ _364_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _193_ (net)
                  0.04    0.00    1.03 ^ _365_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    1.11 ^ _365_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _046_ (net)
                  0.04    0.00    1.11 ^ _456_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.43 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_2_0_clk (net)
                  0.05    0.00    0.43 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    0.64 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.03                           clknet_3_5_0_clk (net)
                  0.16    0.00    0.64 ^ _456_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.89   clock uncertainty
                         -0.06    0.83   clock reconvergence pessimism
                         -0.01    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _474_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.37 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.13    0.00   20.37 v _404_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.58 v _404_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _215_ (net)
                  0.08    0.00   20.58 v _405_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.65 ^ _405_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _000_ (net)
                  0.04    0.00   20.65 ^ _474_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.65   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock source latency
                  0.09    0.06  100.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00  100.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13  100.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00  100.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10  100.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00  100.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10  100.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00  100.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15  100.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00  100.54 ^ _474_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.25  100.29   clock uncertainty
                          0.00  100.29   clock reconvergence pessimism
                          0.24  100.54   library recovery time
                                100.54   data required time
-----------------------------------------------------------------------------
                                100.54   data required time
                                -20.65   data arrival time
-----------------------------------------------------------------------------
                                 79.89   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _476_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.37 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.13    0.00   20.37 v _404_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.58 v _404_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _215_ (net)
                  0.08    0.00   20.58 v _407_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.65 ^ _407_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _002_ (net)
                  0.04    0.00   20.65 ^ _476_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.65   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock source latency
                  0.09    0.06  100.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00  100.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13  100.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00  100.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10  100.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00  100.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10  100.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00  100.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15  100.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00  100.54 ^ _476_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25  100.29   clock uncertainty
                          0.00  100.29   clock reconvergence pessimism
                          0.25  100.55   library recovery time
                                100.55   data required time
-----------------------------------------------------------------------------
                                100.55   data required time
                                -20.65   data arrival time
-----------------------------------------------------------------------------
                                 79.90   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _477_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.37 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.13    0.00   20.37 v _404_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.58 v _404_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _215_ (net)
                  0.08    0.00   20.58 v _408_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.65 ^ _408_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _003_ (net)
                  0.04    0.00   20.65 ^ _477_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.65   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock source latency
                  0.09    0.06  100.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00  100.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13  100.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00  100.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10  100.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00  100.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10  100.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00  100.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15  100.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00  100.54 ^ _477_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25  100.29   clock uncertainty
                          0.00  100.29   clock reconvergence pessimism
                          0.25  100.55   library recovery time
                                100.55   data required time
-----------------------------------------------------------------------------
                                100.55   data required time
                                -20.65   data arrival time
-----------------------------------------------------------------------------
                                 79.90   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _475_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.37 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.13    0.00   20.37 v _404_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.58 v _404_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _215_ (net)
                  0.08    0.00   20.58 v _406_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.65 ^ _406_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _001_ (net)
                  0.04    0.00   20.65 ^ _475_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.65   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock source latency
                  0.09    0.06  100.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00  100.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13  100.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00  100.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10  100.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00  100.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10  100.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00  100.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15  100.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00  100.55 ^ _475_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25  100.30   clock uncertainty
                          0.00  100.30   clock reconvergence pessimism
                          0.25  100.55   library recovery time
                                100.55   data required time
-----------------------------------------------------------------------------
                                100.55   data required time
                                -20.65   data arrival time
-----------------------------------------------------------------------------
                                 79.90   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _478_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.37 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.13    0.00   20.37 v _404_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.58 v _404_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _215_ (net)
                  0.08    0.00   20.58 v _409_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   20.65 ^ _409_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _004_ (net)
                  0.04    0.00   20.65 ^ _478_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.65   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock source latency
                  0.09    0.06  100.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00  100.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13  100.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00  100.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10  100.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00  100.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10  100.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00  100.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15  100.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00  100.55 ^ _478_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25  100.30   clock uncertainty
                          0.00  100.30   clock reconvergence pessimism
                          0.25  100.55   library recovery time
                                100.55   data required time
-----------------------------------------------------------------------------
                                100.55   data required time
                                -20.65   data arrival time
-----------------------------------------------------------------------------
                                 79.90   slack (MET)


Startpoint: _451_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_load[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.44 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_3_0_clk (net)
                  0.06    0.00    0.44 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.25    0.69 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.04                           clknet_3_7_0_clk (net)
                  0.22    0.00    0.69 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.45    1.14 ^ _451_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net68 (net)
                  0.14    0.00    1.14 ^ output68/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    1.39 ^ output68/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_load[9] (net)
                  0.17    0.00    1.39 ^ r_load[9] (out)
                                  1.39   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (propagated)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                 78.36   slack (MET)


Startpoint: _448_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_load[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.44 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_3_0_clk (net)
                  0.06    0.00    0.44 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.25    0.69 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.04                           clknet_3_7_0_clk (net)
                  0.22    0.00    0.69 ^ _448_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.11    0.43    1.12 ^ _448_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net65 (net)
                  0.11    0.00    1.12 ^ output65/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.24    1.36 ^ output65/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_load[6] (net)
                  0.18    0.00    1.36 ^ r_load[6] (out)
                                  1.36   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (propagated)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                 78.39   slack (MET)


Startpoint: _458_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_load[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.44 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_3_0_clk (net)
                  0.06    0.00    0.44 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.19    0.63 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           clknet_3_6_0_clk (net)
                  0.15    0.00    0.63 ^ _458_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.17    0.45    1.09 ^ _458_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net44 (net)
                  0.17    0.00    1.09 ^ output44/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    1.34 ^ output44/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_load[16] (net)
                  0.17    0.00    1.34 ^ r_load[16] (out)
                                  1.34   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (propagated)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                 78.41   slack (MET)


Startpoint: _453_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_load[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.43 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_2_0_clk (net)
                  0.05    0.00    0.43 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18    0.62 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_4_0_clk (net)
                  0.14    0.00    0.62 ^ _453_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.18    0.46    1.08 ^ _453_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net39 (net)
                  0.18    0.00    1.08 ^ output39/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.26    1.34 ^ output39/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_load[11] (net)
                  0.18    0.00    1.34 ^ r_load[11] (out)
                                  1.34   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (propagated)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                 78.41   slack (MET)


Startpoint: _447_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_load[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.44 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_3_0_clk (net)
                  0.06    0.00    0.44 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.25    0.69 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.04                           clknet_3_7_0_clk (net)
                  0.22    0.00    0.69 ^ _447_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.40    1.09 ^ _447_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net64 (net)
                  0.07    0.00    1.09 ^ output64/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.23    1.32 ^ output64/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_load[5] (net)
                  0.18    0.00    1.32 ^ r_load[5] (out)
                                  1.32   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (propagated)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                 78.43   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _474_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.09    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.37 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.13    0.00   20.37 v _404_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.58 v _404_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _215_ (net)
                  0.08    0.00   20.58 v _405_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.65 ^ _405_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _000_ (net)
                  0.04    0.00   20.65 ^ _474_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.65   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock source latency
                  0.09    0.06  100.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00  100.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13  100.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00  100.19 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10  100.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.06    0.00  100.29 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10  100.40 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_1_0_clk (net)
                  0.05    0.00  100.40 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15  100.54 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           clknet_3_2_0_clk (net)
                  0.12    0.00  100.54 ^ _474_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.25  100.29   clock uncertainty
                          0.00  100.29   clock reconvergence pessimism
                          0.24  100.54   library recovery time
                                100.54   data required time
-----------------------------------------------------------------------------
                                100.54   data required time
                                -20.65   data arrival time
-----------------------------------------------------------------------------
                                 79.89   slack (MET)


Startpoint: _451_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_load[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.21 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.32 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.32 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.44 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_2_3_0_clk (net)
                  0.06    0.00    0.44 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.25    0.69 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.04                           clknet_3_7_0_clk (net)
                  0.22    0.00    0.69 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.45    1.14 ^ _451_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net68 (net)
                  0.14    0.00    1.14 ^ output68/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    1.39 ^ output68/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_load[9] (net)
                  0.17    0.00    1.39 ^ r_load[9] (out)
                                  1.39   data arrival time

                        100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (propagated)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                 78.36   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 78.36

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.28
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_479_/CLK ^
   0.69
_478_/CLK ^
   0.55     -0.02       0.12

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.77e-05   1.71e-06   5.49e-10   2.94e-05  52.9%
Combinational          1.05e-05   1.56e-05   2.76e-09   2.62e-05  47.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.82e-05   1.73e-05   3.31e-09   5.56e-05 100.0%
                          68.8%      31.2%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 7371 u^2 97% utilization.
area_report_end
