
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122901                       # Number of seconds simulated
sim_ticks                                122901363116                       # Number of ticks simulated
final_tick                               1180760184429                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89158                       # Simulator instruction rate (inst/s)
host_op_rate                                   112572                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2480218                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922608                       # Number of bytes of host memory used
host_seconds                                 49552.65                       # Real time elapsed on the host
sim_insts                                  4418007166                       # Number of instructions simulated
sim_ops                                    5578218531                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4087680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1557248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1050624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2242304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8944768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3264384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3264384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31935                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8208                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17518                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 69881                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           25503                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                25503                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33259843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12670714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8548514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18244745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72780055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10415                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26561007                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26561007                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26561007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33259843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12670714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8548514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18244745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               99341063                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147540653                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23183049                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19090519                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932639                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9398773                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675731                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438420                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87586                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104520391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128064990                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23183049                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11114151                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27198842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265282                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6712082                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108389                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573297                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142731930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.092994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115533088     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784652      1.95%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364219      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380682      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270897      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128464      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778505      0.55%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978255      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513168      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142731930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157130                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.867998                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103336795                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8140727                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26850245                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109988                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294166                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732999                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6450                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154476591                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51051                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294166                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103854155                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5241523                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1717012                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26434024                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1191042                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153019424                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4098                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401987                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625903                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        37910                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214074907                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713243307                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713243307                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45815682                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33886                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17864                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3821705                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15193925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311841                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696943                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149158097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139214152                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108584                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25201369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57193023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1840                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142731930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85326827     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23742145     16.63%     76.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11964500      8.38%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812020      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6910420      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2698186      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065898      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116523      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95411      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142731930                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976109     74.92%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155245     11.92%     86.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171541     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114974948     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012679      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14365322     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845181      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139214152                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943565                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1302895                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009359                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422571713                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174394021                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135096669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140517047                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201855                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2981796                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          926                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161957                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294166                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4504910                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       263135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149191981                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1160831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15193925                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903627                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17862                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13121                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234071                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136837706                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113413                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376446                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956818                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295480                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843405                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927458                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135102022                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135096669                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81535047                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221209771                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915657                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368587                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26780685                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957684                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138437764                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884310                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703727                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89332405     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22516397     16.26%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10806042      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4812297      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765641      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538832      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1567598      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094184      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004368      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138437764                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004368                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284635997                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302699559                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4808723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475407                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475407                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677779                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677779                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618358389                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186413657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145839026                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147540653                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24269220                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19681358                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2072315                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9932107                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9337781                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2611377                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96078                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106011696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132705807                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24269220                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11949158                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29202682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6747389                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3855108                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12383526                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1628036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    143718116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.130142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.535144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114515434     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2054952      1.43%     81.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3761438      2.62%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3414193      2.38%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2171841      1.51%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1781362      1.24%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1032925      0.72%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1077976      0.75%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13907995      9.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    143718116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164492                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.899452                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104930798                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5266306                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28825543                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49315                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4646148                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4197580                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2486                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160580615                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        19350                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4646148                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105777963                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1129787                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2929578                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28009183                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1225451                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158786123                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        237305                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       526752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224612144                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    739392461                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    739392461                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177806949                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46805181                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35015                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17508                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4390697                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15049250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7470210                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85301                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1671679                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155780719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35016                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144776873                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       162919                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27312653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59899834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    143718116                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.007367                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.557171                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83077318     57.81%     57.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24962162     17.37%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13115924      9.13%     84.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7584927      5.28%     89.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8395608      5.84%     95.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3114779      2.17%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2768417      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       530595      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168386      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    143718116                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         580391     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        119330     14.16%     83.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142748     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121915828     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2048384      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17507      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13363418      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7431736      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144776873                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981268                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             842469                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    434277250                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183128604                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141591756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145619342                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279825                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3458094                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       127363                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4646148                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         727055                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113533                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155815735                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15049250                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7470210                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17508                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         98589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1156852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2315194                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142383156                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12833343                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2393717                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20264719                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20261392                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7431376                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965044                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141721626                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141591756                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82620314                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232033417                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959680                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356071                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103554187                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127505254                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28310896                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2096097                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139071968                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.916829                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.689571                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86623988     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24296161     17.47%     79.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12069515      8.68%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4104952      2.95%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5054975      3.63%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1771979      1.27%     96.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1247758      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1032256      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2870384      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139071968                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103554187                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127505254                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18934000                       # Number of memory references committed
system.switch_cpus1.commit.loads             11591153                       # Number of loads committed
system.switch_cpus1.commit.membars              17508                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18404059                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114872335                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2629742                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2870384                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           292017734                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          316278639                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3822537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103554187                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127505254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103554187                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.424768                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.424768                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.701869                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.701869                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       641099977                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198198434                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149634816                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35016                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147540653                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24620499                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20169680                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2086114                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10082647                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9731792                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2518442                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95962                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109269668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132152787                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24620499                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12250234                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28625524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6235062                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4948820                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12782628                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1629778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    146974975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.099905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.525312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118349451     80.52%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2311415      1.57%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3924096      2.67%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2283218      1.55%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1786665      1.22%     87.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1569193      1.07%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          964069      0.66%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2422779      1.65%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13364089      9.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    146974975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166873                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895704                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108576585                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6171939                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28021697                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74064                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4130684                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4036717                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159247013                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4130684                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109125531                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         622185                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4611366                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27529048                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       956156                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158167824                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         97179                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551740                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223349619                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    735834791                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    735834791                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178927009                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44422571                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35600                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17826                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2777773                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14664978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7514097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72725                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1700943                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152985208                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35600                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143672594                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90549                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22683574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50209856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    146974975                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.977531                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.543118                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88344876     60.11%     60.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22511158     15.32%     75.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12114250      8.24%     83.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9002640      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8771719      5.97%     95.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3245248      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2469475      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       329822      0.22%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       185787      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    146974975                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         127886     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170349     37.34%     65.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       157949     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121267466     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1944512      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17774      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12954724      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7488118      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143672594                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973783                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             456184                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    434866892                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175704631                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140606998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144128778                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293328                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3038567                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120866                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4130684                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         416122                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55744                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153020808                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       794510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14664978                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7514097                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17826                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1201059                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1107321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2308380                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141431847                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12630369                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2240743                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20118284                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20017956                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7487915                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.958596                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140607058                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140606998                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83125704                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230247692                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.953005                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361027                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104032817                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128235037                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24786033                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2103661                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142844291                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897726                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.708816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     90983431     63.69%     63.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24991133     17.50%     81.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9773730      6.84%     88.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5146254      3.60%     91.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4377284      3.06%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2108970      1.48%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       984875      0.69%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1534466      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2944148      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142844291                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104032817                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128235037                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19019638                       # Number of memory references committed
system.switch_cpus2.commit.loads             11626407                       # Number of loads committed
system.switch_cpus2.commit.membars              17774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18605549                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115444497                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2652237                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2944148                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292921213                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310174541                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 565678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104032817                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128235037                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104032817                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418213                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418213                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705113                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705113                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636029270                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196329537                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148722436                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147540653                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22272293                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18358668                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1987858                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9147918                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8545336                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2338329                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87966                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108562725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122331648                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22272293                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10883665                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25572758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5877834                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4814897                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12594122                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1645714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142807122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.051931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.472524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117234364     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1328635      0.93%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1884980      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2472289      1.73%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2770581      1.94%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2060710      1.44%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1187233      0.83%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1748090      1.22%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12120240      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142807122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.150957                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829139                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107366914                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6409971                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25115831                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        57898                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3856507                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3559128                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147629933                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3856507                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108107009                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1098422                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3979534                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24436639                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1329005                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146651960                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1204                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268645                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1022                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204511939                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685128944                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685128944                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167180463                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37331476                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38856                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22536                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4010410                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13938747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7244956                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119703                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579416                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142536694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133426409                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27124                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20447778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48232390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142807122                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934312                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.500086                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86340568     60.46%     60.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22746387     15.93%     76.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12601630      8.82%     85.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8122660      5.69%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7454986      5.22%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2970743      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1805470      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515121      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249557      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142807122                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64275     22.76%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94229     33.37%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123871     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112017104     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2034674      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16320      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12169992      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7188319      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133426409                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904337                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282375                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409969439                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163023624                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130879085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133708784                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324896                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2906596                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173725                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          152                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3856507                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         840291                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       110227                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142575518                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1325342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13938747                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7244956                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22504                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1170568                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2290561                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131622947                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12004112                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1803462                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19190749                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18445458                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7186637                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.892113                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130879269                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130879085                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76660977                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208235002                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.887071                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368146                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97909216                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120334616                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22248072                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2020446                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138950615                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.866024                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676079                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     90169177     64.89%     64.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23455320     16.88%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9213873      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4739089      3.41%     91.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4134605      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1986956      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1720593      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810491      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2720511      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138950615                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97909216                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120334616                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18103382                       # Number of memory references committed
system.switch_cpus3.commit.loads             11032151                       # Number of loads committed
system.switch_cpus3.commit.membars              16320                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17258746                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108465388                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2455340                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2720511                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278812792                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289021934                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4733531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97909216                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120334616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97909216                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.506913                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.506913                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663608                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663608                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593095068                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181585615                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138285931                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32640                       # number of misc regfile writes
system.l20.replacements                         31945                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359037                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33993                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.562086                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.148987                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.436349                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.846800                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           350.567864                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001049                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827562                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171176                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66777                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66777                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10892                       # number of Writeback hits
system.l20.Writeback_hits::total                10892                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66777                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66777                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66777                       # number of overall hits
system.l20.overall_hits::total                  66777                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31935                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31945                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31935                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31945                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31935                       # number of overall misses
system.l20.overall_misses::total                31945                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2661443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9751678881                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9754340324                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2661443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9751678881                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9754340324                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2661443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9751678881                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9754340324                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98712                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98722                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10892                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10892                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98712                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98722                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98712                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98722                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323517                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323517                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323585                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323517                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323585                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 305360.227994                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 305347.951917                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 305360.227994                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 305347.951917                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 305360.227994                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 305347.951917                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5398                       # number of writebacks
system.l20.writebacks::total                     5398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31935                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31945                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31935                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31945                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31935                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31945                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7711928924                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7713951012                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7711928924                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7713951012                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7711928924                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7713951012                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323517                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323517                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323585                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323517                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323585                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 241488.301988                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 241476.006010                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 241488.301988                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 241476.006010                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 241488.301988                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 241476.006010                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12186                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          188180                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14234                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.220458                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.343226                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.455816                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1533.269875                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           488.931083                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011886                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000711                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.748667                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.238736                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28153                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28153                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9250                       # number of Writeback hits
system.l21.Writeback_hits::total                 9250                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28153                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28153                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28153                       # number of overall hits
system.l21.overall_hits::total                  28153                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12166                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12180                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12166                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12180                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12166                       # number of overall misses
system.l21.overall_misses::total                12180                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4528871                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4101122487                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4105651358                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4528871                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4101122487                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4105651358                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4528871                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4101122487                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4105651358                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40319                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40333                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9250                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9250                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40319                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40333                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40319                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40333                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.301744                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.301986                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.301744                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.301986                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.301744                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.301986                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 323490.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 337097.031646                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 337081.392282                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 323490.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 337097.031646                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 337081.392282                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 323490.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 337097.031646                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 337081.392282                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5470                       # number of writebacks
system.l21.writebacks::total                     5470                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12166                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12180                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12166                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12180                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12166                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12180                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3633906                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3323027641                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3326661547                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3633906                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3323027641                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3326661547                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3633906                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3323027641                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3326661547                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.301744                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.301986                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.301744                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.301986                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.301744                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.301986                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259564.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 273140.526138                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 273124.921757                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 259564.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 273140.526138                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 273124.921757                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 259564.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 273140.526138                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 273124.921757                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8224                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          199724                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10272                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.443536                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.574558                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.278310                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1394.024057                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           616.123076                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017370                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001112                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.680676                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.300841                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26027                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26027                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8381                       # number of Writeback hits
system.l22.Writeback_hits::total                 8381                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26027                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26027                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26027                       # number of overall hits
system.l22.overall_hits::total                  26027                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8208                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8224                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8208                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8224                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8208                       # number of overall misses
system.l22.overall_misses::total                 8224                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4209009                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2465193696                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2469402705                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4209009                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2465193696                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2469402705                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4209009                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2465193696                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2469402705                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34235                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34251                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8381                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8381                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34235                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34251                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34235                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34251                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.239755                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.240110                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.239755                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.240110                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.239755                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.240110                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 263063.062500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 300340.362573                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 300267.838643                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 263063.062500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 300340.362573                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 300267.838643                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 263063.062500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 300340.362573                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 300267.838643                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4464                       # number of writebacks
system.l22.writebacks::total                     4464                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8208                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8224                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8208                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8224                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8208                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8224                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3186409                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1940747899                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1943934308                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3186409                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1940747899                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1943934308                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3186409                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1940747899                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1943934308                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239755                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.240110                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.239755                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.240110                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.239755                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.240110                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 199150.562500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 236445.894128                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 236373.335117                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 199150.562500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 236445.894128                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 236373.335117                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 199150.562500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 236445.894128                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 236373.335117                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         17538                       # number of replacements
system.l23.tagsinuse                      2047.984872                       # Cycle average of tags in use
system.l23.total_refs                          206666                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19586                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.551721                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.551852                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.202647                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1651.420256                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           377.810117                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008570                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000587                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.806358                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184478                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33716                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33716                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19057                       # number of Writeback hits
system.l23.Writeback_hits::total                19057                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33716                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33716                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33716                       # number of overall hits
system.l23.overall_hits::total                  33716                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        17514                       # number of ReadReq misses
system.l23.ReadReq_misses::total                17528                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        17518                       # number of demand (read+write) misses
system.l23.demand_misses::total                 17532                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        17518                       # number of overall misses
system.l23.overall_misses::total                17532                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3851656                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5766824605                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5770676261                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1213006                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1213006                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3851656                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5768037611                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5771889267                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3851656                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5768037611                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5771889267                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51230                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51244                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19057                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19057                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51234                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51248                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51234                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51248                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341870                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.342050                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341921                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.342101                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341921                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.342101                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 275118.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 329269.419036                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 329226.167332                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 303251.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 303251.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 275118.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 329263.478194                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 329220.241102                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 275118.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 329263.478194                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 329220.241102                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10171                       # number of writebacks
system.l23.writebacks::total                    10171                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        17514                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           17528                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        17518                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            17532                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        17518                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           17532                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2957212                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4647406521                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4650363733                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       957806                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       957806                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2957212                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4648364327                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4651321539                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2957212                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4648364327                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4651321539                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341870                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.342050                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341921                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.342101                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341921                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.342101                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 211229.428571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 265353.803871                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 265310.573539                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 239451.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 239451.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 211229.428571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 265347.889428                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 265304.673682                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 211229.428571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 265347.889428                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 265304.673682                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994324                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116040                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840210.981818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994324                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108379                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2849443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2849443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108389                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108389                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108389                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108389                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98712                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191218775                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98968                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1932.127304                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916061                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083939                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10954112                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10954112                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17399                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17399                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18663532                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18663532                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18663532                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18663532                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412755                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       412860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        412860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       412860                       # number of overall misses
system.cpu0.dcache.overall_misses::total       412860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57404213393                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57404213393                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14570729                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14570729                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57418784122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57418784122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57418784122                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57418784122                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076392                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076392                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076392                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076392                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036312                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021642                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021642                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021642                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021642                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139075.755334                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139075.755334                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 138768.847619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 138768.847619                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139075.677280                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139075.677280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139075.677280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139075.677280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10892                       # number of writebacks
system.cpu0.dcache.writebacks::total            10892                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       314043                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       314043                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       314148                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       314148                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       314148                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       314148                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98712                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98712                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98712                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98712                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14409067142                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14409067142                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14409067142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14409067142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14409067142                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14409067142                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005175                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005175                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005175                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005175                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145970.775002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145970.775002                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145970.775002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145970.775002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145970.775002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145970.775002                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996734                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015343383                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192966.269978                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996734                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12383509                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12383509                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12383509                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12383509                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12383509                       # number of overall hits
system.cpu1.icache.overall_hits::total       12383509                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5672315                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5672315                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5672315                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5672315                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5672315                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5672315                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12383526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12383526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12383526                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12383526                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12383526                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12383526                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 333665.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 333665.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 333665.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 333665.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 333665.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 333665.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4645071                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4645071                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4645071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4645071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4645071                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4645071                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 331790.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 331790.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 331790.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 331790.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 331790.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 331790.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40319                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169095803                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40575                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4167.487443                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.897211                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.102789                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905848                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094152                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9652615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9652615                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7308408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7308408                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17508                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17508                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17508                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17508                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16961023                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16961023                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16961023                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16961023                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122242                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122242                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       122242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        122242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       122242                       # number of overall misses
system.cpu1.dcache.overall_misses::total       122242                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20831269521                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20831269521                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20831269521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20831269521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20831269521                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20831269521                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9774857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9774857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7308408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7308408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17083265                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17083265                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17083265                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17083265                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012506                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007156                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007156                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007156                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007156                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 170410.084267                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 170410.084267                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 170410.084267                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 170410.084267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 170410.084267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 170410.084267                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9250                       # number of writebacks
system.cpu1.dcache.writebacks::total             9250                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81923                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81923                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81923                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81923                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81923                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40319                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40319                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40319                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40319                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6033219090                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6033219090                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6033219090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6033219090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6033219090                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6033219090                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149637.121208                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 149637.121208                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 149637.121208                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 149637.121208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 149637.121208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 149637.121208                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.034024                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019133176                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205915.965368                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.034024                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024093                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738837                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12782611                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12782611                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12782611                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12782611                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12782611                       # number of overall hits
system.cpu2.icache.overall_hits::total       12782611                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4615634                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4615634                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4615634                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4615634                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4615634                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4615634                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12782628                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12782628                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12782628                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12782628                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12782628                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12782628                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 271507.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 271507.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 271507.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 271507.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 271507.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 271507.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4341809                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4341809                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4341809                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4341809                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4341809                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4341809                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 271363.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 271363.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 271363.062500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 271363.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 271363.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 271363.062500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34235                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163952808                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34491                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4753.495347                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.060540                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.939460                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902580                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097420                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9418852                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9418852                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7357683                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7357683                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17797                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17797                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16776535                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16776535                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16776535                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16776535                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87664                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87664                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87664                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87664                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87664                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87664                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10641847428                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10641847428                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10641847428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10641847428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10641847428                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10641847428                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9506516                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9506516                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7357683                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7357683                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16864199                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16864199                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16864199                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16864199                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009221                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009221                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005198                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005198                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121393.587197                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121393.587197                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121393.587197                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121393.587197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121393.587197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121393.587197                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8381                       # number of writebacks
system.cpu2.dcache.writebacks::total             8381                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53429                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53429                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53429                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53429                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53429                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53429                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34235                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34235                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34235                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34235                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4229720987                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4229720987                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4229720987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4229720987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4229720987                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4229720987                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123549.612589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123549.612589                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 123549.612589                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123549.612589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 123549.612589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123549.612589                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995968                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015817526                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043898.442656                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995968                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12594105                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12594105                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12594105                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12594105                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12594105                       # number of overall hits
system.cpu3.icache.overall_hits::total       12594105                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4606025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4606025                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4606025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4606025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4606025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4606025                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12594122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12594122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12594122                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12594122                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12594122                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12594122                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 270942.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 270942.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 270942.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 270942.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 270942.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 270942.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3967856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3967856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3967856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3967856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3967856                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3967856                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283418.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 283418.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51234                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172476294                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51490                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3349.704681                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221740                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778260                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911022                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088978                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8939134                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8939134                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7034447                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7034447                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17232                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17232                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16320                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16320                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15973581                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15973581                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15973581                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15973581                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148833                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148833                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3158                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3158                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151991                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151991                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151991                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151991                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26832627537                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26832627537                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    819597474                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    819597474                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  27652225011                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27652225011                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  27652225011                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27652225011                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9087967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9087967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7037605                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7037605                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16320                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16320                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16125572                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16125572                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16125572                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16125572                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016377                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000449                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009425                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009425                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009425                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009425                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 180286.815001                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 180286.815001                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 259530.549082                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 259530.549082                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181933.305334                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181933.305334                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181933.305334                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181933.305334                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2244083                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 204007.545455                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19057                       # number of writebacks
system.cpu3.dcache.writebacks::total            19057                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97603                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97603                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3154                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3154                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100757                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100757                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100757                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100757                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51230                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51230                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51234                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51234                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8123708275                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8123708275                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1246206                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1246206                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8124954481                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8124954481                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8124954481                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8124954481                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 158573.263225                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 158573.263225                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 311551.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 311551.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 158585.206718                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 158585.206718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 158585.206718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 158585.206718                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
