<?xml version="1.0" ?>
<HDLGen>
	<genFolder>
		<vhdl_folder>Mux2_1\VHDL\model</vhdl_folder>
		<vhdl_folder>Mux2_1\VHDL\testbench</vhdl_folder>
		<vhdl_folder>Mux2_1\VHDL\AMDprj</vhdl_folder>
	</genFolder>
	<projectManager>
		<settings>
			<name>Mux2_1</name>
			<location>E:\BE_Project\Project\Project_files\HDLGen_files\HDLGen\Projects</location>
		</settings>
		<EDA>
			<tool>
				<name>Xilinx Vivado</name>
				<dir>C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado.exe</dir>
				<version>2019.1</version>
			</tool>
		</EDA>
		<HDL>
			<language>
				<name>VHDL</name>
			</language>
		</HDL>
	</projectManager>
	<hdlDesign>
		<header>
			<compName>CB4CLED</compName>
			<title>4-bit Counter</title>
			<description>Counter description</description>
			<authors>Abishek</authors>
			<company>NUIG</company>
			<email>A.Bupathi1@nuigalway.ie</email>
			<date>13/07/2022</date>
		</header>
		<clkAndRst/>
		<entityIOPorts>
			<signal>
				<name>D</name>
				<mode>in</mode>
				<type>std_logic_vector(3 downto 0)</type>
				<description/>
			</signal>
			<signal>
				<name>Q</name>
				<mode>out</mode>
				<type>std_logic_vector(3 downto 0)</type>
				<description/>
			</signal>
			<signal>
				<name>UP</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>L</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>CE</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>CEO</name>
				<mode>out</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>TC</name>
				<mode>out</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>CLR</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>C</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
		</entityIOPorts>
		<internalSignals/>
		<architecture>
			<archName>comb</archName>
		</architecture>
	</hdlDesign>
</HDLGen>