// Seed: 50143654
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wand id_3,
    input supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    input tri id_8,
    input supply1 id_9
    , id_13,
    input tri id_10,
    input supply1 id_11
);
  wire id_14;
  uwire id_15, id_16;
  assign id_16 = (1 ==? 1 ^ id_15) || id_1;
  wire id_17, id_18;
  module_0(
      id_16, id_17, id_18, id_15, id_14, id_14
  );
  wire id_19, id_20;
endmodule
