
*** Running vivado
    with args -log MPSQ.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MPSQ.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source MPSQ.tcl -notrace
Command: link_design -top MPSQ -part xcvu19p-fsvb3824-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu19p-fsvb3824-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2109.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8908 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/constrs_1/imports/constraints/MPSQ_ooc.xdc]
Finished Parsing XDC File [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/constrs_1/imports/constraints/MPSQ_ooc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'MPSQ_ap_dcmp_0_no_dsp_64' instantiated as 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/dcmp_64ns_64ns_1_2_no_dsp_1_U171/MPSQ_ap_dcmp_0_no_dsp_64_u'. 4 instances of this cell are unresolved black boxes. [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/sources_1/imports/hdl/verilog/MPSQ_dcmp_64ns_64ns_1_2_no_dsp_1.v:59]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'MPSQ_ap_fadd_3_full_dsp_32' instantiated as 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/fadd_32ns_32ns_32_5_full_dsp_1_U108/MPSQ_ap_fadd_3_full_dsp_32_u' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/sources_1/imports/hdl/verilog/MPSQ_fadd_32ns_32ns_32_5_full_dsp_1.v:38]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'MPSQ_ap_fcmp_0_no_dsp_32' instantiated as 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/fcmp_32ns_32ns_1_2_no_dsp_1_U111/MPSQ_ap_fcmp_0_no_dsp_32_u' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/sources_1/imports/hdl/verilog/MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1.v:59]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'MPSQ_ap_sitodp_2_no_dsp_32' instantiated as 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/sitodp_32ns_64_4_no_dsp_1_U175/MPSQ_ap_sitodp_2_no_dsp_32_u' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/sources_1/imports/hdl/verilog/MPSQ_sitodp_32ns_64_4_no_dsp_1.v:33]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'MPSQ_ap_sitodp_2_no_dsp_64' instantiated as 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_makePatch_alignedToLine_fu_572/grp_makeSuperPoint_alignedToLine11_fu_427/grp_mSP_findStartIndex_fu_289/sitodp_64s_64_4_no_dsp_1_U19/MPSQ_ap_sitodp_2_no_dsp_64_u'. 5 instances of this cell are unresolved black boxes. [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/sources_1/imports/hdl/verilog/MPSQ_sitodp_64s_64_4_no_dsp_1.v:33]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'MPSQ_ap_sitofp_1_no_dsp_32' instantiated as 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/sitofp_32ns_32_3_no_dsp_1_U109/MPSQ_ap_sitofp_1_no_dsp_32_u'. 2 instances of this cell are unresolved black boxes. [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v2_no_float/tanish_v2_no_float.srcs/sources_1/imports/hdl/verilog/MPSQ_sitofp_32ns_32_3_no_dsp_1.v:33]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2478.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 876 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 185 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 267 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 96 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 96 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 96 instances
  RAM32X1S => RAM32X1S (RAMS32): 96 instances

7 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 2478.082 ; gain = 1352.398
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-86] Your Implementation license expires in 11 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/dcmp_64ns_64ns_1_2_no_dsp_1_U171/MPSQ_ap_dcmp_0_no_dsp_64_u' of type 'MPSQ_ap_dcmp_0_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_makePatch_alignedToLine_fu_572/grp_makeSuperPoint_alignedToLine11_fu_427/grp_mSP_findStartIndex_fu_289/dcmp_64ns_64ns_1_2_no_dsp_1_U18/MPSQ_ap_dcmp_0_no_dsp_64_u' of type 'MPSQ_ap_dcmp_0_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_makePatch_alignedToLine_fu_572/grp_makeSuperPoint_alignedToLine11_fu_427/grp_mSP_findStartIndex_fu_289/sitodp_64s_64_4_no_dsp_1_U19/MPSQ_ap_sitodp_2_no_dsp_64_u' of type 'MPSQ_ap_sitodp_2_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_makeThirdPatch_fu_512/grp_makePatch_alignedToLine_fu_503/grp_makeSuperPoint_alignedToLine11_fu_427/grp_mSP_findStartIndex_fu_289/dcmp_64ns_64ns_1_2_no_dsp_1_U18/MPSQ_ap_dcmp_0_no_dsp_64_u' of type 'MPSQ_ap_dcmp_0_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_makeThirdPatch_fu_512/grp_makePatch_alignedToLine_fu_503/grp_makeSuperPoint_alignedToLine11_fu_427/grp_mSP_findStartIndex_fu_289/sitodp_64s_64_4_no_dsp_1_U19/MPSQ_ap_sitodp_2_no_dsp_64_u' of type 'MPSQ_ap_sitodp_2_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/fadd_32ns_32ns_32_5_full_dsp_1_U108/MPSQ_ap_fadd_3_full_dsp_32_u' of type 'MPSQ_ap_fadd_3_full_dsp_32' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/fcmp_32ns_32ns_1_2_no_dsp_1_U111/MPSQ_ap_fcmp_0_no_dsp_32_u' of type 'MPSQ_ap_fcmp_0_no_dsp_32' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/grp_makePatch_alignedToLine_fu_721/grp_makeSuperPoint_alignedToLine11_fu_427/grp_mSP_findStartIndex_fu_289/dcmp_64ns_64ns_1_2_no_dsp_1_U18/MPSQ_ap_dcmp_0_no_dsp_64_u' of type 'MPSQ_ap_dcmp_0_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/grp_makePatch_alignedToLine_fu_721/grp_makeSuperPoint_alignedToLine11_fu_427/grp_mSP_findStartIndex_fu_289/sitodp_64s_64_4_no_dsp_1_U19/MPSQ_ap_sitodp_2_no_dsp_64_u' of type 'MPSQ_ap_sitodp_2_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/sitofp_32ns_32_3_no_dsp_1_U109/MPSQ_ap_sitofp_1_no_dsp_32_u' of type 'MPSQ_ap_sitofp_1_no_dsp_32' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/grp_solveComplmentaryPatch_fu_539/sitofp_32ns_32_3_no_dsp_1_U110/MPSQ_ap_sitofp_1_no_dsp_32_u' of type 'MPSQ_ap_sitofp_1_no_dsp_32' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/sitodp_32ns_64_4_no_dsp_1_U175/MPSQ_ap_sitodp_2_no_dsp_32_u' of type 'MPSQ_ap_sitodp_2_no_dsp_32' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/sitodp_64ns_64_4_no_dsp_1_U172/MPSQ_ap_sitodp_2_no_dsp_64_u' of type 'MPSQ_ap_sitodp_2_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'grp_solveNextColumn_fu_217/grp_solveNextPatchPair_fu_188/sitodp_64s_64_4_no_dsp_1_U173/MPSQ_ap_sitodp_2_no_dsp_64_u' of type 'MPSQ_ap_sitodp_2_no_dsp_64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 14 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2486.160 ; gain = 8.078
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 6 Critical Warnings and 15 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 12:15:37 2024...
