[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ParameterizedWidthAdder_1|ParameterizedWidthAdder_1>io_sum",
    "sources":[
      "~ParameterizedWidthAdder_1|ParameterizedWidthAdder_1>io_in0",
      "~ParameterizedWidthAdder_1|ParameterizedWidthAdder_1>io_in1"
    ]
  }
]