module place_holder (
  input  CLK,
  input  RST,
  output reg [31:0] out 
);
  
  wire [31:0] out_wire; 
  //wire [31:0] out_wire1; 
  initial begin
    out = 0;
  end
  
  always @(posedge CLK) begin
    if (RST) begin
      out <= 0;
    end
    else begin
      out <= out + 1;
    end
  end
  
  place_holder_2 test_1(
    .CLK (CLK),
    .RST (RST),
    .out (out_wire)
  );

  //place_holder_2 test_2(
  //  .CLK (CLK),
  //  .RST (RST),
  //  .out (out_wire1)
  //);
  
endmodule

module place_holder_2 (
  input  CLK,
  input  RST,
  output reg [31:0] out 
);
  initial begin
    out = 0;
  end
  
  always @(posedge CLK) begin
    if (RST) begin
      out <= 0;
    end
    else begin
      out <= out + 1;
    end
    assert (out <= 2);
    //assert (out <= 2) else begin
    //  $error("Assertion failed: out is not even!");
    //end
  end
    
endmodule

// 验证模块
//module place_holder_props (
//  input CLK,
//  input RST,
//  input [31:0] out,
//  input [31:0] out_wire
//);
//
//  // ------------------------------------------
//  // 辅助逻辑：记录复位后的周期数
//  // ------------------------------------------
//  reg [31:0] cycle_cnt;
//  
//  always @(posedge CLK) begin
//    if (RST) begin
//      cycle_cnt <= 0;
//    end else begin
//      cycle_cnt <= cycle_cnt + 1;
//    end
//  end
//
//  // ------------------------------------------
//  // Property 1: 验证 out 必须等于 cycle_cnt 的平方
//  // ------------------------------------------
//  property p_square_function;
//    @(posedge CLK) disable iff (RST)
//    // 只有在没有溢出的范围内验证，避免32位溢出误报
//    (cycle_cnt < 65535) |-> (out == cycle_cnt * cycle_cnt);
//  endproperty
//
//  assert_square: assert property (p_square_function)
//    else $error("[ASSERT FAIL] out is not square of cycles! out=%0d, cycle=%0d", out, cycle_cnt);
//
//  // ------------------------------------------
//  // Property 2: 验证子模块 out_wire 始终是偶数
//  // ------------------------------------------
//  property p_wire_even;
//    @(posedge CLK) disable iff (RST)
//    (out_wire[0] == 1'b0);
//  endproperty
//
//  assert_even: assert property (p_wire_even)
//    else $error("[ASSERT FAIL] out_wire should be even!");
//
//endmodule
//
//// 绑定语句 (放在 testbench 或此时即可)
//bind place_holder place_holder_props u_sva (.*);