Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 14 13:33:58 2020
| Host         : DESKTOP-NOA060L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_lab5_control_sets_placed.rpt
| Design       : top_lab5
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              25 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------+------------------+------------------+----------------+
|          Clock Signal          |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------+------------------+------------------+----------------+
|  lab5_clk/slowclk/clk_out      | lab5_clk/slowclk/qsec3               |                  |                1 |              1 |
|  lab5_clk/slowclk/clk_out      | lab5_clk/slowclk/XLXI_45/CEO         |                  |                1 |              2 |
|  lab5_clk/my_clk_inst/clk_out1 |                                      |                  |                2 |              4 |
|  lab5_clk/my_clk_inst/clk_out1 | lab5_clk/slowclk/XLXI_37/I_36_31_n_0 |                  |                2 |              4 |
|  lab5_clk/my_clk_inst/clk_out1 | lab5_clk/slowclk/XLXI_38/CEO         |                  |                3 |              4 |
|  lab5_clk/slowclk/clk_out      | Go                                   |                  |                2 |              6 |
|  lab5_clk/slowclk/clk_out      | lab5_clk/slowclk/XLXI_40/TC          |                  |                4 |              8 |
|  lab5_clk/slowclk/clk_out      | EdgeDetector/tp                      | R                |                9 |             31 |
|  lab5_clk/slowclk/clk_out      |                                      |                  |               12 |             35 |
+--------------------------------+--------------------------------------+------------------+------------------+----------------+


