<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EReg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EReg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MReg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MReg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="WReg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="WReg.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux324.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux324.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux324.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573975614" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573975614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573976688" xil_pn:in_ck="6310035912507156816" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573976688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="DReg.v"/>
      <outfile xil_pn:name="EReg.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Forward_unit.v"/>
      <outfile xil_pn:name="Forward_unit_2.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="GetNpc.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MReg.v"/>
      <outfile xil_pn:name="WReg.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux322.v"/>
      <outfile xil_pn:name="mux324.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1573818811" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1573818811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573818811" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-669574202382193069" xil_pn:start_ts="1573818811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573818811" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1573818811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573976690" xil_pn:in_ck="6310035912507156816" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573976690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="DReg.v"/>
      <outfile xil_pn:name="EReg.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Forward_unit.v"/>
      <outfile xil_pn:name="Forward_unit_2.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="GetNpc.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MReg.v"/>
      <outfile xil_pn:name="WReg.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux322.v"/>
      <outfile xil_pn:name="mux324.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1573976695" xil_pn:in_ck="6310035912507156816" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5032469466235713079" xil_pn:start_ts="1573976690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573976695" xil_pn:in_ck="1186589553327596325" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5401149997393009990" xil_pn:start_ts="1573976695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
