[INFO ODB-0000] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0000]     Created 22 technology layers
[INFO ODB-0000]     Created 27 technology vias
[INFO ODB-0000]     Created 134 library cells
[INFO ODB-0000] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0000] Reading DEF file: 16sinks.def
[INFO ODB-0000] Design: test_16_sinks
[INFO ODB-0000]     Created 1 pins.
[INFO ODB-0000]     Created 16 components and 96 component-terminals.
[INFO ODB-0000]     Created 1 nets and 16 connections.
[INFO ODB-0000] Finished DEF file: 16sinks.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
[INFO CTS-0039] Number of created patterns = 360.
[INFO CTS-0084] Compiling LUT
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           7           1           2           
[WARNING CTS-0043] 48 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Num wire segments: 78
[INFO CTS-0047]     Num keys in characterization LUT: 48
[INFO CTS-0048]     Actual min input cap: 1
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0002]  User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0007]  Net "clk" found
[INFO CTS-0009]  Initializing clock net for : "clk"
[INFO CTS-0010]  Clock net "clk" has 16 sinks
[INFO CTS-0008]  TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
