<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>TI Autonomous Driving Algorithms (TIADALG) Library User Guide: cache.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TI Autonomous Driving Algorithms (TIADALG) Library User Guide
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cache_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cache.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cache_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Copyright (c) 2009-2017 Texas Instruments Incorporated</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* All rights reserved not granted herein.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* Limited License.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* license under copyrights and patents it now or hereafter owns or controls to make,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* have made, use, import, offer to sell and sell (&quot;Utilize&quot;) this software subject to the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* terms herein.  With respect to the foregoing patent license, such license is granted</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">* solely to the extent that any such patent is necessary to Utilize the software alone.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">* The patent license shall not apply to any combinations which include this software,</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* other than combinations with devices manufactured by or for TI (&quot;TI Devices&quot;).</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">* No hardware patent is licensed hereunder.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">* Redistributions must preserve existing copyright notices and reproduce this license</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* (including the above copyright notice and the disclaimer and (if applicable) source</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">* code license limitations below) in the documentation and/or other materials provided</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">* with the distribution</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* Redistribution and use in binary form, without modification, are permitted provided</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* that the following conditions are met:</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* *       No reverse engineering, decompilation, or disassembly of this software is</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* permitted with respect to any software provided in binary form.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* *       any redistribution and use are licensed by TI for use only with TI Devices.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* *       Nothing shall obligate TI to provide you with source code for the software</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* licensed and provided to you in object code.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">* If software source code is provided to you, modification and redistribution of the</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">* source code are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">* *       any redistribution and use of the source code, including any resulting derivative</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">* works, are licensed by TI for use only with TI Devices.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">* *       any redistribution and use of any object code compiled from the source code</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">* and any resulting derivative works, are licensed by TI for use only with TI Devices.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">* Neither the name of Texas Instruments Incorporated nor the names of its suppliers</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">* may be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">* specific prior written permission.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">* DISCLAIMER.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY TI AND TI&#39;S LICENSORS &quot;AS IS&quot; AND ANY EXPRESS</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">* IN NO EVENT SHALL TI AND TI&#39;S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">* OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef CACHE_H_</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CACHE_H_</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if (!HOST_EMULATION)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#pragma CHECK_MISRA (&quot;none&quot;)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#pragma RESET_MISRA (&quot;required&quot;)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="cache_8h.html#a8b9eab796887d68768f5863da766c60e">   78</a></span>&#160;<span class="preprocessor">#define Cache_EMIFA_CFG 0x1e00000</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="cache_8h.html#a0067581e48808dabf1db37b330f8728c">   79</a></span>&#160;<span class="preprocessor">#define Cache_EMIFA_BASE 0x2000000</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="cache_8h.html#a1c2b90911ae8ba6d2db3dcee0ba476f7">   80</a></span>&#160;<span class="preprocessor">#define Cache_EMIFA_LENGTH 0x8000000</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="cache_8h.html#ab0c00efd1e7568d6be2ab59f365131a1">   82</a></span>&#160;<span class="preprocessor">#define Cache_EMIFB_CFG 0x20000000</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="cache_8h.html#aee5afb7621fa25a0526b3328a5092d57">   83</a></span>&#160;<span class="preprocessor">#define Cache_EMIFB_BASE 0x80000000</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="cache_8h.html#a190814d9a515d961ca1d020e5fe33660">   84</a></span>&#160;<span class="preprocessor">#define Cache_EMIFB_LENGTH 0x10000000</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="cache_8h.html#a936cbcfee5e82676c29f1627cb276baf">   86</a></span>&#160;<span class="preprocessor">#define Cache_EMIFC_CFG 0x1e00000</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="cache_8h.html#ac9f03c558dd89f02861d8a91f8e51c30">   87</a></span>&#160;<span class="preprocessor">#define Cache_EMIFC_BASE 0x42000000</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="cache_8h.html#a97c841fb4a3565ddfc9fa8735c45f1fe">   88</a></span>&#160;<span class="preprocessor">#define Cache_EMIFC_LENGTH 0x8000000</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="cache_8h.html#a92add39958c29c552ad1aa32f2710e3a">   90</a></span>&#160;<span class="preprocessor">#define L2CFG    (volatile unsigned int *)0x01840000</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="cache_8h.html#af973a460ed2afbb6b9467c2a1a7f98d5">   91</a></span>&#160;<span class="preprocessor">#define L1PCFG   (volatile unsigned int *)0x01840020</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="cache_8h.html#a77486737664c20563563282d13c36033">   92</a></span>&#160;<span class="preprocessor">#define L1PCC    (volatile unsigned int *)0x01840024</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="cache_8h.html#a5278a33771d0626bc55de4bdb864bd83">   93</a></span>&#160;<span class="preprocessor">#define L1DCFG   (volatile unsigned int *)0x01840040</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="cache_8h.html#a2bb276146cbc5e0c4121e52593c550e5">   94</a></span>&#160;<span class="preprocessor">#define L1DCC    (volatile unsigned int *)0x01840044</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="cache_8h.html#ac6ec48fff4d4fc069f9aac52e71554d0">   95</a></span>&#160;<span class="preprocessor">#define L2WBAR   (volatile unsigned int *)0x01844000</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="cache_8h.html#afb61fdb6f13ad096fedc7d0d3ac66e95">   96</a></span>&#160;<span class="preprocessor">#define L2WWC    (volatile unsigned int *)0x01844004</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="cache_8h.html#a4e2500dac9f139f2f13b11ae30d406e6">   97</a></span>&#160;<span class="preprocessor">#define L2WIBAR  (volatile unsigned int *)0x01844010</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="cache_8h.html#ad9041528fbafba1cf5fd73f57f6020c4">   98</a></span>&#160;<span class="preprocessor">#define L2IBAR   (volatile unsigned int *)0x01844018</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="cache_8h.html#aeec477541db4e405953185972db25ec3">   99</a></span>&#160;<span class="preprocessor">#define L2WBINV  (volatile unsigned int *)0x01845004</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="cache_8h.html#a3b23acbd21e0fedac190f5046490d4f7">  100</a></span>&#160;<span class="preprocessor">#define L1DWBINV (volatile unsigned int *)0x01845044</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="cache_8h.html#a1393045e6dc1ad891039d3fab1e3fb88">  101</a></span>&#160;<span class="preprocessor">#define L1DINV   (volatile unsigned int *)0x01845048</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="cache_8h.html#a67bf59eed73b6596286d0f3ad61e1468">  102</a></span>&#160;<span class="preprocessor">#define L2INV    (volatile unsigned int *)0x01845008</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="cache_8h.html#aadec54afe3144873461d23a180774a68">  103</a></span>&#160;<span class="preprocessor">#define L1DWb    (volatile unsigned int *)0x01845040</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="cache_8h.html#ae061c7d0b123b64ddf10170abe556192">  104</a></span>&#160;<span class="preprocessor">#define L2Wb     (volatile unsigned int *)0x01845000</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="cache_8h.html#a2841c5601aa38b534974aea3fc4ab13d">  106</a></span>&#160;<span class="preprocessor">#define L1DWWC   (volatile unsigned int *)0x0184404C</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="cache_8h.html#a4133bb65d3c1c7e22559afc9c614bbd0">  108</a></span>&#160;<span class="preprocessor">#define MAXWC    0xFF00      </span><span class="comment">/* Max word count per cache operations */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *  ======== Cache_inv ========</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *  Invalidate the range of memory within the specified starting address and</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *  byte count.  The range of addresses operated on gets quantized to whole</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *  cache lines in each cache.  All cache lines in range are invalidated in L1P</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> *  cache.  All cache lines in range are invalidated in L1D cache.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *  All cache lines in range are invaliated in L2 cache.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cache_8h.html#af90da5fdc09497da7bb50f1db1c0a42e">Cache_inv</a>(uint8_t* blockPtr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> byteCnt, <span class="keywordtype">bool</span> wait);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *  ======== Cache_wb ========</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *  Writes back the range of memory within the specified starting address</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *  and byte count.  The range of addresses operated on gets quantized to</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *  whole cache lines in each cache.  There is no effect on L1P cache.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *  All cache lines within the range are left valid in L1D cache and the data</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *  within the range in L1D cache will be written back to L2 or external.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> *  All cache lines within the range are left valid in L2 cache and the data</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *  within the range in L2 cache will be written back to external.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cache_8h.html#a6c308342632d5f7e1024dc7fb6b7c6ce">Cache_wb</a>(uint8_t* blockPtr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> byteCnt, <span class="keywordtype">bool</span> wait);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *  ======== Cache_wbInv ========</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> *  Writes back and invalidates the range of memory within the specified</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> *  starting address and byte count.  The range of addresses operated on gets</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> *  quantized to whole cache lines in each cache.  All cache lines within range</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *  are invalidated in L1P cache.  All cache lines within the range are</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> *  written back to L2 or external and then invalidated in L1D cache</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> *  All cache lines within the range are written back to external and then</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> *  invalidated in L2 cache.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cache_8h.html#ae2da3ba2f590972c8a0c688fe6973d39">Cache_wbInv</a>(uint8_t* blockPtr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> byteCnt, <span class="keywordtype">bool</span> wait);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Writeback Invalidate Cache */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cache_8h.html#a60fb850cf1be1dcaac49e52b29aa8a81">Cache_WbInvAll</a>();</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Invalidate Cache */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cache_8h.html#a308f481cb6bd733554d14b8b8face939">Cache_InvAll</a>();</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Writeback Cache */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cache_8h.html#a60095dd6b85f251692baf49969f23575">Cache_WbAll</a>();</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CACHE_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="cache_8h_html_a308f481cb6bd733554d14b8b8face939"><div class="ttname"><a href="cache_8h.html#a308f481cb6bd733554d14b8b8face939">Cache_InvAll</a></div><div class="ttdeci">void Cache_InvAll()</div></div>
<div class="ttc" id="cache_8h_html_a6c308342632d5f7e1024dc7fb6b7c6ce"><div class="ttname"><a href="cache_8h.html#a6c308342632d5f7e1024dc7fb6b7c6ce">Cache_wb</a></div><div class="ttdeci">void Cache_wb(uint8_t *blockPtr, unsigned int byteCnt, bool wait)</div></div>
<div class="ttc" id="cache_8h_html_ae2da3ba2f590972c8a0c688fe6973d39"><div class="ttname"><a href="cache_8h.html#ae2da3ba2f590972c8a0c688fe6973d39">Cache_wbInv</a></div><div class="ttdeci">void Cache_wbInv(uint8_t *blockPtr, unsigned int byteCnt, bool wait)</div></div>
<div class="ttc" id="cache_8h_html_a60fb850cf1be1dcaac49e52b29aa8a81"><div class="ttname"><a href="cache_8h.html#a60fb850cf1be1dcaac49e52b29aa8a81">Cache_WbInvAll</a></div><div class="ttdeci">void Cache_WbInvAll()</div></div>
<div class="ttc" id="cache_8h_html_a60095dd6b85f251692baf49969f23575"><div class="ttname"><a href="cache_8h.html#a60095dd6b85f251692baf49969f23575">Cache_WbAll</a></div><div class="ttdeci">void Cache_WbAll()</div></div>
<div class="ttc" id="cache_8h_html_af90da5fdc09497da7bb50f1db1c0a42e"><div class="ttname"><a href="cache_8h.html#af90da5fdc09497da7bb50f1db1c0a42e">Cache_inv</a></div><div class="ttdeci">void Cache_inv(uint8_t *blockPtr, unsigned int byteCnt, bool wait)</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->

<html>
<table bordercolor="#FFFFFF" bgcolor="#FFFFFF" width="100%">
<tr bgcolor="#CCCCCC">
      <td bgcolor="#FFFFFF">
        <hr align="left" noshade size="1">
      </td>
</tr>
<tr bgcolor="#CCCCCC">
      <td bgcolor="#FFFFFF"><font face="Verdana, Arial, Helvetica, sans-serif" size="1" color="#000000"><b><i>
        &copy Copyright 2018 Texas Instruments Incorporated. All rights reserved. </i></b></font></td>
</tr>
<tr bgcolor="#CCCCCC">
      <td bgcolor="#FFFFFF"><font face="Verdana, Arial, Helvetica, sans-serif" size="1" color="#000000">
        Document generated by <b><i> doxygen </i></b> 1.8.6
  </font></td>
</tr>
</table>
