Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Aug 27 08:53:02 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SuperiorVerifica_timing_summary_routed.rpt -pb SuperiorVerifica_timing_summary_routed.pb -rpx SuperiorVerifica_timing_summary_routed.rpx -warn_on_violation
| Design       : SuperiorVerifica
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u1/u5/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.218        0.000                      0                   52        0.198        0.000                      0                   52        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.218        0.000                      0                   52        0.198        0.000                      0                   52        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.177%)  route 3.490ns (80.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          1.282     9.463    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.681    u1/u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.791%)  route 3.155ns (79.209%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.947     9.128    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.791%)  route 3.155ns (79.209%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.947     9.128    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.791%)  route 3.155ns (79.209%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.947     9.128    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.791%)  route 3.155ns (79.209%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.947     9.128    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.795     8.976    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.795     8.976    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.795     8.976    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.795     8.976    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/unseg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.828ns (20.067%)  route 3.298ns (79.933%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           1.108     6.710    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  u1/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.300     7.133    u1/u5/cuenta[17]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.257 f  u1/u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.800     8.057    u1/u5/cuenta[17]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  u1/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          1.090     9.271    u1/u5/cuenta[17]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u5/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    u1/u5/CLK
    SLICE_X62Y21         FDRE                                         r  u1/u5/unseg_reg/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)       -0.047    15.041    u1/u5/unseg_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u1/u5/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    u1/u5/CLK
    SLICE_X62Y21         FDRE                                         r  u1/u5/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u1/u5/unseg_reg/Q
                         net (fo=1, routed)           0.062     1.658    u1/u5/unseg
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.099     1.757 r  u1/u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.757    u1/u5/aux_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    u1/u5/CLK
    SLICE_X62Y21         FDRE                                         r  u1/u5/aux_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091     1.559    u1/u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u1/u5/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.118     1.728    u1/u5/cuenta_reg_n_0_[16]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  u1/u5/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.836    u1/u5/p_1_in[16]
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u1/u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u1/u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     1.730    u1/u5/cuenta_reg_n_0_[12]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  u1/u5/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.838    u1/u5/p_1_in[12]
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    u1/u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    u1/u5/CLK
    SLICE_X63Y18         FDRE                                         r  u1/u5/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u1/u5/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.119     1.731    u1/u5/cuenta_reg_n_0_[8]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  u1/u5/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.839    u1/u5/p_1_in[8]
    SLICE_X63Y18         FDRE                                         r  u1/u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    u1/u5/CLK
    SLICE_X63Y18         FDRE                                         r  u1/u5/cuenta_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    u1/u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    u1/u5/CLK
    SLICE_X63Y17         FDRE                                         r  u1/u5/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u1/u5/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.120     1.733    u1/u5/cuenta_reg_n_0_[4]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  u1/u5/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.841    u1/u5/p_1_in[4]
    SLICE_X63Y17         FDRE                                         r  u1/u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    u1/u5/CLK
    SLICE_X63Y17         FDRE                                         r  u1/u5/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    u1/u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    u1/u5/CLK
    SLICE_X63Y18         FDRE                                         r  u1/u5/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u1/u5/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.116     1.728    u1/u5/cuenta_reg_n_0_[5]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  u1/u5/cuenta0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.843    u1/u5/p_1_in[5]
    SLICE_X63Y18         FDRE                                         r  u1/u5/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    u1/u5/CLK
    SLICE_X63Y18         FDRE                                         r  u1/u5/cuenta_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    u1/u5/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u1/u5/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.116     1.727    u1/u5/cuenta_reg_n_0_[9]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  u1/u5/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.842    u1/u5/p_1_in[9]
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[9]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    u1/u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u1/u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.121     1.732    u1/u5/cuenta_reg_n_0_[11]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  u1/u5/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.843    u1/u5/p_1_in[11]
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    u1/u5/CLK
    SLICE_X63Y19         FDRE                                         r  u1/u5/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    u1/u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u1/u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           0.117     1.726    u1/u5/cuenta_reg_n_0_[17]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  u1/u5/cuenta0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.841    u1/u5/p_1_in[17]
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    u1/u5/CLK
    SLICE_X63Y21         FDRE                                         r  u1/u5/cuenta_reg[17]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u1/u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/u5/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u5/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u1/u5/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.117     1.727    u1/u5/cuenta_reg_n_0_[13]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  u1/u5/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.842    u1/u5/p_1_in[13]
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    u1/u5/CLK
    SLICE_X63Y20         FDRE                                         r  u1/u5/cuenta_reg[13]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u1/u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u0/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   u0/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   u0/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   u0/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   u0/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u0/cuenta_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u0/cuenta_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u0/cuenta_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   u0/cuenta_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   u0/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   u0/cuenta_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 4.472ns (45.059%)  route 5.453ns (54.941%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    u1/u3/Q[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  u1/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.137     2.613    u0/segmento_OBUF[6]_inst_i_5_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  u0/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.705     3.442    u0/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  u0/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.858     4.423    u0/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.547 r  u0/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.857     6.405    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.924 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.924    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.483ns (45.328%)  route 5.408ns (54.672%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    u1/u3/Q[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  u1/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.137     2.613    u0/segmento_OBUF[6]_inst_i_5_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  u0/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.705     3.442    u0/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  u0/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.602     4.167    u0/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.291 r  u0/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.068     6.360    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.891 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.891    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.488ns (45.370%)  route 5.403ns (54.630%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    u1/u3/Q[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  u1/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.137     2.613    u0/segmento_OBUF[6]_inst_i_5_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  u0/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.705     3.442    u0/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  u0/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.844     4.409    u0/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.533 r  u0/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.822     6.355    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.891 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.891    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 4.456ns (47.344%)  route 4.956ns (52.656%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    u1/u3/Q[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  u1/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.137     2.613    u0/segmento_OBUF[6]_inst_i_5_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  u0/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.705     3.442    u0/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  u0/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.323     3.888    u0/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.012 r  u0/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.896     5.908    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.413 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.413    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 4.463ns (47.808%)  route 4.872ns (52.192%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    u1/u3/Q[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  u1/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.137     2.613    u0/segmento_OBUF[6]_inst_i_5_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  u0/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.705     3.442    u0/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  u0/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.326     3.891    u0/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.015 r  u0/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809     5.824    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.335 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.335    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 4.487ns (48.552%)  route 4.755ns (51.448%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    u1/u3/Q[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  u1/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.137     2.613    u0/segmento_OBUF[6]_inst_i_5_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  u0/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.705     3.442    u0/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  u0/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.351     3.916    u0/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.040 r  u0/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.707    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.242 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.242    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 4.481ns (48.508%)  route 4.757ns (51.492%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    u1/u3/Q[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  u1/u3/segmento_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           1.137     2.613    u0/segmento_OBUF[6]_inst_i_5_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  u0/segmento_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.705     3.442    u0/segmento_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  u0/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.354     3.919    u0/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.043 r  u0/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     5.709    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.238 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.238    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.448ns (59.981%)  route 2.968ns (40.019%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          1.040     1.459    u1/u3/Q[2]
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.324     1.783 r  u1/u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.928     3.711    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.416 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.416    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.238ns (59.105%)  route 2.932ns (40.895%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          1.040     1.459    u1/u3/Q[2]
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.296     1.755 r  u1/u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.892     3.647    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.170 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.170    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 4.214ns (61.870%)  route 2.597ns (38.130%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.714     1.133    u1/u3/Q[2]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.296     1.429 r  u1/u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.883     3.312    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.811 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.811    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.821%)  route 0.259ns (58.179%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.259     0.400    u1/u3/Q[0]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.445 r  u1/u3/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    u1/u3/cuenta[0]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u1/u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.183ns (36.653%)  route 0.316ns (63.347%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[1]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.197     0.338    u1/u3/Q[1]
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.042     0.380 r  u1/u3/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.119     0.499    u1/u3/cuenta[2]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u1/u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.184ns (29.801%)  route 0.433ns (70.199%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[1]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.308     0.449    u1/u3/Q[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.043     0.492 r  u1/u3/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.125     0.617    u1/u3/cuenta[1]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u1/u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/u3/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 0.210ns (12.013%)  route 1.535ns (87.987%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=17, routed)          1.535     1.744    u1/u3/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/u3/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/u3/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 0.210ns (12.013%)  route 1.535ns (87.987%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=17, routed)          1.535     1.744    u1/u3/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/u3/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/u3/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 0.210ns (12.013%)  route 1.535ns (87.987%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=17, routed)          1.535     1.744    u1/u3/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/u3/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.386ns (68.621%)  route 0.634ns (31.379%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[1]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.197     0.338    u1/u3/Q[1]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  u1/u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.437     0.820    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.020 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.020    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.456ns (70.220%)  route 0.617ns (29.780%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.285     0.413    u0/Q[2]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.098     0.511 r  u0/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     0.843    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.074 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.074    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.462ns (70.239%)  route 0.619ns (29.761%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.285     0.413    u0/Q[2]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.098     0.511 r  u0/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.845    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.081 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.081    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.437ns (67.313%)  route 0.698ns (32.687%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u1/u3/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  u1/u3/cuenta_reg[2]/Q
                         net (fo=16, routed)          0.340     0.468    u1/u3/Q[2]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.098     0.566 r  u1/u3/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.924    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.135 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.135    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.638ns  (logic 4.917ns (36.058%)  route 8.720ns (63.942%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.619     5.140    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  u0/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.066     6.724    u0/L[16]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.848 r  u0/segmento_OBUF[6]_inst_i_52/O
                         net (fo=4, routed)           1.076     7.924    u0/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.048 r  u0/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          0.881     8.929    u0/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  u0/segmento_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.903     9.956    u0/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  u0/segmento_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.032    11.112    u0/segmento_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.236 r  u0/segmento_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.929    12.165    u0/segmento_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.289 r  u0/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.766    13.054    u0/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.178 r  u0/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.068    15.246    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.778 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.778    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.532ns  (logic 4.906ns (36.255%)  route 8.626ns (63.745%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.619     5.140    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  u0/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.066     6.724    u0/L[16]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.848 r  u0/segmento_OBUF[6]_inst_i_52/O
                         net (fo=4, routed)           1.076     7.924    u0/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.048 r  u0/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          0.881     8.929    u0/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  u0/segmento_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.903     9.956    u0/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  u0/segmento_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.032    11.112    u0/segmento_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.236 r  u0/segmento_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.929    12.165    u0/segmento_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.289 r  u0/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.882    13.171    u0/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.295 r  u0/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.857    15.152    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.672 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.672    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.486ns  (logic 4.922ns (36.495%)  route 8.564ns (63.505%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.619     5.140    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  u0/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.066     6.724    u0/L[16]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.848 r  u0/segmento_OBUF[6]_inst_i_52/O
                         net (fo=4, routed)           1.076     7.924    u0/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.048 r  u0/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          0.881     8.929    u0/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  u0/segmento_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.903     9.956    u0/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  u0/segmento_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.032    11.112    u0/segmento_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.236 r  u0/segmento_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.929    12.165    u0/segmento_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.289 r  u0/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.855    13.144    u0/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.268 r  u0/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.822    15.090    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.626 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.626    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.350ns  (logic 4.890ns (36.632%)  route 8.460ns (63.368%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.619     5.140    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  u0/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.066     6.724    u0/L[16]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.848 r  u0/segmento_OBUF[6]_inst_i_52/O
                         net (fo=4, routed)           1.076     7.924    u0/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.048 r  u0/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          0.881     8.929    u0/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.053 f  u0/segmento_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.903     9.956    u0/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.080 f  u0/segmento_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.032    11.112    u0/segmento_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.236 f  u0/segmento_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.929    12.165    u0/segmento_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.289 f  u0/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.678    12.966    u0/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.090 r  u0/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.896    14.986    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.490 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.490    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.065ns  (logic 4.897ns (37.481%)  route 8.168ns (62.519%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.619     5.140    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  u0/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.066     6.724    u0/L[16]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.848 r  u0/segmento_OBUF[6]_inst_i_52/O
                         net (fo=4, routed)           1.076     7.924    u0/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.048 r  u0/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          0.881     8.929    u0/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  u0/segmento_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.903     9.956    u0/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  u0/segmento_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.032    11.112    u0/segmento_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.236 r  u0/segmento_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.929    12.165    u0/segmento_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.289 r  u0/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.473    12.762    u0/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.886 r  u0/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809    14.694    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.205 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.205    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.056ns  (logic 4.921ns (37.693%)  route 8.135ns (62.307%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.619     5.140    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  u0/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.066     6.724    u0/L[16]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.848 r  u0/segmento_OBUF[6]_inst_i_52/O
                         net (fo=4, routed)           1.076     7.924    u0/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.048 r  u0/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          0.706     8.754    u0/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  u0/segmento_OBUF[6]_inst_i_30/O
                         net (fo=8, routed)           1.211    10.089    u0/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  u0/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           1.032    11.245    u0/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.369 f  u0/segmento_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.448    11.817    u0/segmento_OBUF[6]_inst_i_23_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.941 r  u0/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.929    12.871    u0/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.995 r  u0/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667    14.661    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.196 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.196    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.052ns  (logic 4.915ns (37.658%)  route 8.137ns (62.342%))
  Logic Levels:           8  (LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.619     5.140    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  u0/cuenta_reg[13]/Q
                         net (fo=15, routed)          1.066     6.724    u0/L[16]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.848 r  u0/segmento_OBUF[6]_inst_i_52/O
                         net (fo=4, routed)           1.076     7.924    u0/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.048 r  u0/segmento_OBUF[6]_inst_i_27/O
                         net (fo=10, routed)          0.706     8.754    u0/segmento_OBUF[6]_inst_i_27_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  u0/segmento_OBUF[6]_inst_i_30/O
                         net (fo=8, routed)           1.211    10.089    u0/segmento_OBUF[6]_inst_i_30_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  u0/segmento_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           1.032    11.245    u0/segmento_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.369 f  u0/segmento_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.448    11.817    u0/segmento_OBUF[6]_inst_i_23_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.941 r  u0/segmento_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.932    12.874    u0/segmento_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  u0/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666    14.663    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.192 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.192    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.490ns (67.360%)  route 0.722ns (32.640%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.808    u1/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  u1/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.174     2.027    u0/segmento[6]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.072 r  u0/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.369     2.441    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.678 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.678    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.466ns (64.132%)  route 0.820ns (35.868%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.808    u1/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  u1/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.266     2.119    u0/segmento[6]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.164 r  u0/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.375     2.539    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.751 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.751    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.475ns (64.426%)  route 0.814ns (35.574%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.808    u1/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  u1/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.222     2.075    u0/segmento[6]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.120 r  u0/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.534    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.754 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.754    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.484ns (64.255%)  route 0.826ns (35.745%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.808    u1/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  u1/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.314     2.167    u0/segmento[6]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.212 r  u0/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.545    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.775 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.775    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.490ns (64.430%)  route 0.823ns (35.570%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.808    u1/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  u1/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.309     2.162    u0/segmento[6]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.207 r  u0/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.542    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.778 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.778    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.460ns (62.595%)  route 0.872ns (37.405%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.808    u1/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  u1/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.268     2.121    u0/segmento[6]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.166 r  u0/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.591    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.797 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.797    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.486ns (62.337%)  route 0.898ns (37.663%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.808    u1/u3/segmento_OBUF[1]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  u1/u3/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     2.086    u0/segmento[6]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.131 r  u0/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.486     2.617    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.849 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.849    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.241ns  (logic 1.441ns (27.500%)  route 3.800ns (72.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.800     5.241    u0/AR[0]
    SLICE_X60Y26         FDCE                                         f  u0/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503     4.844    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.241ns  (logic 1.441ns (27.500%)  route 3.800ns (72.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.800     5.241    u0/AR[0]
    SLICE_X60Y26         FDCE                                         f  u0/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503     4.844    u0/CLK
    SLICE_X60Y26         FDCE                                         r  u0/cuenta_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.441ns (29.114%)  route 3.509ns (70.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.509     4.951    u0/AR[0]
    SLICE_X60Y25         FDCE                                         f  u0/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y25         FDCE                                         r  u0/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.441ns (29.114%)  route 3.509ns (70.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.509     4.951    u0/AR[0]
    SLICE_X60Y25         FDCE                                         f  u0/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y25         FDCE                                         r  u0/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.441ns (29.114%)  route 3.509ns (70.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.509     4.951    u0/AR[0]
    SLICE_X60Y25         FDCE                                         f  u0/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y25         FDCE                                         r  u0/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.441ns (29.114%)  route 3.509ns (70.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.509     4.951    u0/AR[0]
    SLICE_X60Y25         FDCE                                         f  u0/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y25         FDCE                                         r  u0/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.441ns (30.190%)  route 3.333ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.333     4.774    u0/AR[0]
    SLICE_X60Y24         FDCE                                         f  u0/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.441ns (30.190%)  route 3.333ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.333     4.774    u0/AR[0]
    SLICE_X60Y24         FDCE                                         f  u0/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.441ns (30.190%)  route 3.333ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.333     4.774    u0/AR[0]
    SLICE_X60Y24         FDCE                                         f  u0/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.441ns (30.190%)  route 3.333ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.333     4.774    u0/AR[0]
    SLICE_X60Y24         FDCE                                         f  u0/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501     4.842    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.219ns (14.261%)  route 1.318ns (85.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.318     1.537    u0/ce_IBUF
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.848     1.975    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[4]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.219ns (14.261%)  route 1.318ns (85.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.318     1.537    u0/ce_IBUF
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.848     1.975    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[5]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.219ns (14.261%)  route 1.318ns (85.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.318     1.537    u0/ce_IBUF
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.848     1.975    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[6]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.219ns (14.261%)  route 1.318ns (85.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.318     1.537    u0/ce_IBUF
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.848     1.975    u0/CLK
    SLICE_X60Y24         FDCE                                         r  u0/cuenta_reg[7]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.219ns (13.865%)  route 1.362ns (86.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.362     1.581    u0/ce_IBUF
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.219ns (13.865%)  route 1.362ns (86.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.362     1.581    u0/ce_IBUF
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.219ns (13.865%)  route 1.362ns (86.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.362     1.581    u0/ce_IBUF
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[2]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u0/cuenta_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.219ns (13.865%)  route 1.362ns (86.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  ce_IBUF_inst/O
                         net (fo=14, routed)          1.362     1.581    u0/ce_IBUF
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.210ns (12.383%)  route 1.482ns (87.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=17, routed)          1.482     1.692    u0/AR[0]
    SLICE_X60Y23         FDCE                                         f  u0/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.210ns (12.383%)  route 1.482ns (87.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=17, routed)          1.482     1.692    u0/AR[0]
    SLICE_X60Y23         FDCE                                         f  u0/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u0/CLK
    SLICE_X60Y23         FDCE                                         r  u0/cuenta_reg[1]/C





