

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2'
================================================================
* Date:           Mon May 27 18:41:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    139|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_106_p2                |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_100_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  85|          67|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|   31|         62|
    |inbuf_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_54                           |  31|   0|   31|          0|
    |icmp_ln23_reg_138                 |   1|   0|    1|          0|
    |in_val_data_filed_reg_147         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2|  return value|
|inbuf_dout            |   in|   33|     ap_fifo|                                               inbuf|       pointer|
|inbuf_num_data_valid  |   in|   11|     ap_fifo|                                               inbuf|       pointer|
|inbuf_fifo_cap        |   in|   11|     ap_fifo|                                               inbuf|       pointer|
|inbuf_empty_n         |   in|    1|     ap_fifo|                                               inbuf|       pointer|
|inbuf_read            |  out|    1|     ap_fifo|                                               inbuf|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                               gmem0|       pointer|
|sext_ln23_1           |   in|   62|     ap_none|                                         sext_ln23_1|        scalar|
|count                 |   in|   32|     ap_none|                                               count|        scalar|
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count"   --->   Operation 7 'read' 'count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln23_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln23_1"   --->   Operation 8 'read' 'sext_ln23_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln23_1_cast = sext i62 %sext_ln23_1_read"   --->   Operation 9 'sext' 'sext_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_28, i32 0, i32 0, void @empty_29, i32 10, i32 1024, void @empty_30, void @empty_31, void @empty_29, i32 16, i32 16, i32 16, i32 64, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [userdma.cpp:23]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %i_load" [userdma.cpp:23]   --->   Operation 15 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln23 = icmp_slt  i32 %zext_ln23, i32 %count_read" [userdma.cpp:23]   --->   Operation 16 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i_load, i31 1" [userdma.cpp:23]   --->   Operation 17 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.end.loopexit.exitStub, void %for.inc.split" [userdma.cpp:23]   --->   Operation 18 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln23 = store i31 %add_ln23, i31 %i" [userdma.cpp:23]   --->   Operation 19 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln23_1_cast" [userdma.cpp:23]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.50ns)   --->   "%inbuf_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %inbuf" [userdma.cpp:25]   --->   Operation 21 'read' 'inbuf_read' <Predicate = (icmp_ln23)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1024> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_val_data_filed = trunc i33 %inbuf_read" [userdma.cpp:25]   --->   Operation 22 'trunc' 'in_val_data_filed' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [userdma.cpp:24]   --->   Operation 23 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [userdma.cpp:23]   --->   Operation 24 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (7.30ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem0_addr, i32 %in_val_data_filed, i4 15" [userdma.cpp:26]   --->   Operation 25 'write' 'write_ln26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [userdma.cpp:23]   --->   Operation 26 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln23_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 0100]
count_read        (read         ) [ 0000]
sext_ln23_1_read  (read         ) [ 0000]
sext_ln23_1_cast  (sext         ) [ 0110]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
store_ln0         (store        ) [ 0000]
br_ln0            (br           ) [ 0000]
i_load            (load         ) [ 0000]
zext_ln23         (zext         ) [ 0000]
icmp_ln23         (icmp         ) [ 0110]
add_ln23          (add          ) [ 0000]
br_ln23           (br           ) [ 0000]
store_ln23        (store        ) [ 0000]
gmem0_addr        (getelementptr) [ 0101]
inbuf_read        (read         ) [ 0000]
in_val_data_filed (trunc        ) [ 0101]
specpipeline_ln24 (specpipeline ) [ 0000]
specloopname_ln23 (specloopname ) [ 0000]
write_ln26        (write        ) [ 0000]
br_ln23           (br           ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln23_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inbuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="count_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln23_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="62" slack="0"/>
<pin id="66" dir="0" index="1" bw="62" slack="0"/>
<pin id="67" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln23_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="inbuf_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="33" slack="0"/>
<pin id="72" dir="0" index="1" bw="33" slack="0"/>
<pin id="73" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inbuf_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln26_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="0" index="2" bw="32" slack="1"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln23_1_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="62" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="31" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_load_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="31" slack="0"/>
<pin id="95" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln23_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln23_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln23_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln23_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="0" index="1" bw="31" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="gmem0_addr_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="1"/>
<pin id="120" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_val_data_filed_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="33" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_val_data_filed/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="133" class="1005" name="sext_ln23_1_cast_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23_1_cast "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln23_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="142" class="1005" name="gmem0_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="147" class="1005" name="in_val_data_filed_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_val_data_filed "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="87"><net_src comp="64" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="58" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="93" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="70" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="54" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="136"><net_src comp="84" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="141"><net_src comp="100" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="117" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="150"><net_src comp="122" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 }
	Port: inbuf | {}
 - Input state : 
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 : gmem0 | {}
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 : sext_ln23_1 | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 : count | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 : inbuf | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		zext_ln23 : 2
		icmp_ln23 : 3
		add_ln23 : 2
		br_ln23 : 4
		store_ln23 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln23_fu_100      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln23_fu_106       |    0    |    38   |
|----------|-----------------------------|---------|---------|
|          |    count_read_read_fu_58    |    0    |    0    |
|   read   | sext_ln23_1_read_read_fu_64 |    0    |    0    |
|          |    inbuf_read_read_fu_70    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln26_write_fu_76   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln23_1_cast_fu_84   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln23_fu_96       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |   in_val_data_filed_fu_122  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    77   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    gmem0_addr_reg_142   |   32   |
|        i_reg_126        |   31   |
|    icmp_ln23_reg_138    |    1   |
|in_val_data_filed_reg_147|   32   |
| sext_ln23_1_cast_reg_133|   64   |
+-------------------------+--------+
|          Total          |   160  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   77   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   77   |
+-----------+--------+--------+
