-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module4_fine_cfo_apply is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m2_to_m4_data_empty_n : IN STD_LOGIC;
    m2_to_m4_data_read : OUT STD_LOGIC;
    m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    m2_to_m4_startOffset_empty_n : IN STD_LOGIC;
    m2_to_m4_startOffset_read : OUT STD_LOGIC;
    m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m3_fineOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    m3_fineOffset_empty_n : IN STD_LOGIC;
    m3_fineOffset_read : OUT STD_LOGIC;
    m3_fineOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m3_fineOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    corrected_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    corrected_out_full_n : IN STD_LOGIC;
    corrected_out_write : OUT STD_LOGIC;
    fineFreqOff_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fineFreqOff_out_full_n : IN STD_LOGIC;
    fineFreqOff_out_write : OUT STD_LOGIC;
    add_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    add_loc_empty_n : IN STD_LOGIC;
    add_loc_read : OUT STD_LOGIC;
    add_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    add_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of system_top_module4_fine_cfo_apply is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (81 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (81 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (81 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (81 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (81 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (81 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (81 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (81 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (81 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (81 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv48_1312D00 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000001001100010010110100000000";
    constant ap_const_lv18_138 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100111000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv51_1B : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000011011";
    constant ap_const_lv51_13 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000010011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_FE : STD_LOGIC_VECTOR (12 downto 0) := "0000011111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_1000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_const_lv48_20000000000 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_4000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_FC000000 : STD_LOGIC_VECTOR (31 downto 0) := "11111100000000000000000000000000";
    constant ap_const_lv32_2000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal circ_buf_re_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal circ_buf_re_ce0 : STD_LOGIC;
    signal circ_buf_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal circ_buf_re_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal circ_buf_re_ce1 : STD_LOGIC;
    signal circ_buf_re_we1 : STD_LOGIC;
    signal circ_buf_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal circ_buf_re_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal circ_buf_im_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal circ_buf_im_ce0 : STD_LOGIC;
    signal circ_buf_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal circ_buf_im_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal circ_buf_im_ce1 : STD_LOGIC;
    signal circ_buf_im_we1 : STD_LOGIC;
    signal circ_buf_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal circ_buf_im_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal atan_lut_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal atan_lut_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal atan_lut_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal atan_lut_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal m4_cos_lut_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal m4_cos_lut_ce0 : STD_LOGIC;
    signal m4_cos_lut_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal m4_sin_lut_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal m4_sin_lut_ce0 : STD_LOGIC;
    signal m4_sin_lut_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal m2_to_m4_startOffset_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal targetBlock_reg_1286 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sO_rx_reg_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal m3_fineOffset_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal targetBlock1_reg_1301 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fO_rx_phi_fu_311_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal fineFreqOff_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal add_loc_blk_n : STD_LOGIC;
    signal num_samples_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done : STD_LOGIC;
    signal ap_block_state4 : BOOLEAN;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done : STD_LOGIC;
    signal zext_ln80_fu_519_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op121_read_state7 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal add_ln121_fu_570_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln121_reg_1324 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal combined_offset_fu_576_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal combined_offset_reg_1331 : STD_LOGIC_VECTOR (16 downto 0);
    signal cfo_data_end_fu_585_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cfo_data_end_reg_1337 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal x_neg_fu_648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_neg_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal y_neg_fu_656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_neg_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ax_fu_670_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ax_reg_1352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ay_fu_684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ay_reg_1360 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln149_fu_714_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln149_reg_1371 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln150_fu_722_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln150_reg_1378 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln150_fu_726_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln150_reg_1383 : STD_LOGIC_VECTOR (31 downto 0);
    signal swap_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal swap_reg_1391 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_770_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal sdiv_ln49_reg_1406 : STD_LOGIC_VECTOR (50 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal scaled_reg_1412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal lut_idx_fu_850_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lut_idx_reg_1417 : STD_LOGIC_VECTOR (12 downto 0);
    signal frac_fu_882_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal frac_reg_1423 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal v0_fu_903_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal v0_reg_1438 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal sub_ln57_fu_927_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln57_reg_1443 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln_reg_1448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal angle_2_fu_973_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_2_reg_1453 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal angle_6_fu_1015_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_6_reg_1459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal tmp_7_reg_1465 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln63_fu_1063_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal signed_angle_2_fu_1083_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal signed_angle_2_reg_1475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal tmp_9_reg_1481 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1486 : STD_LOGIC_VECTOR (25 downto 0);
    signal fineFreqOff_reg_1491 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal phase_inc_fu_1159_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal phase_inc_reg_1496 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln184_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln184_reg_1503 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal phase_acc_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal phase_acc_reg_1508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done : STD_LOGIC;
    signal phase_acc_0_lcssa_sel_i_fu_1207_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal phase_acc_0_lcssa_sel_i_reg_1513 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_idle : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_ready : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_data_read : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_startOffset_read : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out_ap_vld : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out_ap_vld : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_idle : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_ready : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m2_to_m4_data_read : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m3_fineOffset_read : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out_ap_vld : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out_ap_vld : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_idle : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_ready : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_m2_to_m4_data_read : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out_ap_vld : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_idle : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_ready : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out_ap_vld : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out_ap_vld : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_idle : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_ready : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m2_to_m4_data_read : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_write : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_we1 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_idle : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_ready : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_write : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_ce0 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_ce0 : STD_LOGIC;
    signal write_cnt_5_reg_244 : STD_LOGIC_VECTOR (30 downto 0);
    signal startOffset_1_reg_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal fineOffset_1_reg_280 : STD_LOGIC_VECTOR (15 downto 0);
    signal write_cnt_reg_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal fO_rx_reg_306 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_startOffset_3_phi_fu_325_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_fineOffset_3_phi_fu_336_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal angle_10_reg_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln41_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal n_loc_fu_190 : STD_LOGIC_VECTOR (30 downto 0);
    signal n_2_loc_fu_186 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal n_4_loc_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_6_loc_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (81 downto 0);
    signal ap_NS_fsm_state79 : STD_LOGIC;
    signal grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal zext_ln55_fu_887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_fu_898_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal atan_lut_ce1_local : STD_LOGIC;
    signal atan_lut_ce0_local : STD_LOGIC;
    signal mul_ln174_fu_460_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln82_fu_558_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln80_fu_554_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln121_1_fu_566_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln121_fu_562_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln121_3_fu_582_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln38_fu_664_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln39_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln121_2_fu_692_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln148_fu_698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln147_fu_703_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln149_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln46_fu_752_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_fu_746_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_770_p0 : STD_LOGIC_VECTOR (50 downto 0);
    signal shl_ln50_fu_776_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal shl_ln50_1_fu_781_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal sub_ln50_fu_786_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal tmp_1_i_fu_820_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_9_i_fu_802_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln51_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_fu_836_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_fu_842_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln52_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_idx_1_fu_863_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1_fu_874_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln51_fu_870_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln56_fu_892_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal v1_fu_915_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln56_fu_923_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln55_1_fu_911_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_fu_933_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln57_fu_452_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln55_fu_959_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_fu_962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_1_fu_967_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln2_fu_980_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln60_fu_987_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal angle_3_fu_993_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_4_fu_1003_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_5_fu_1009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln62_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal angle_7_fu_1037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_8_fu_1042_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1049_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln63_fu_1057_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln169_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signed_angle_1_fu_1077_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln174_fu_460_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln3_fu_1123_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln175_fu_1130_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_1_fu_1136_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln175_fu_1146_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln175_1_fu_1153_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln175_1_fu_1150_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_770_ap_start : STD_LOGIC;
    signal grp_fu_770_ap_done : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_module4_fine_cfo_apply_Pipeline_POLL_START IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_empty_n : IN STD_LOGIC;
        m2_to_m4_data_read : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m2_to_m4_startOffset_empty_n : IN STD_LOGIC;
        m2_to_m4_startOffset_read : OUT STD_LOGIC;
        m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_out : OUT STD_LOGIC_VECTOR (30 downto 0);
        n_out_ap_vld : OUT STD_LOGIC;
        n_2_out : OUT STD_LOGIC_VECTOR (30 downto 0);
        n_2_out_ap_vld : OUT STD_LOGIC;
        circ_buf_re_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce1 : OUT STD_LOGIC;
        circ_buf_re_we1 : OUT STD_LOGIC;
        circ_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce1 : OUT STD_LOGIC;
        circ_buf_im_we1 : OUT STD_LOGIC;
        circ_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component system_top_module4_fine_cfo_apply_Pipeline_POLL_FINE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln80 : IN STD_LOGIC_VECTOR (30 downto 0);
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_empty_n : IN STD_LOGIC;
        m2_to_m4_data_read : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        m3_fineOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m3_fineOffset_empty_n : IN STD_LOGIC;
        m3_fineOffset_read : OUT STD_LOGIC;
        m3_fineOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m3_fineOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_4_out_ap_vld : OUT STD_LOGIC;
        n_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_6_out_ap_vld : OUT STD_LOGIC;
        circ_buf_re_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce1 : OUT STD_LOGIC;
        circ_buf_re_we1 : OUT STD_LOGIC;
        circ_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce1 : OUT STD_LOGIC;
        circ_buf_im_we1 : OUT STD_LOGIC;
        circ_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component system_top_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_empty_n : IN STD_LOGIC;
        m2_to_m4_data_read : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        write_cnt : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln133 : IN STD_LOGIC_VECTOR (17 downto 0);
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        write_cnt_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        write_cnt_1_out_ap_vld : OUT STD_LOGIC;
        circ_buf_re_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce1 : OUT STD_LOGIC;
        circ_buf_re_we1 : OUT STD_LOGIC;
        circ_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce1 : OUT STD_LOGIC;
        circ_buf_im_we1 : OUT STD_LOGIC;
        circ_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (12 downto 0);
        C_re_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_re_out_ap_vld : OUT STD_LOGIC;
        C_im_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_im_out_ap_vld : OUT STD_LOGIC;
        circ_buf_re_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce0 : OUT STD_LOGIC;
        circ_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_re_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce1 : OUT STD_LOGIC;
        circ_buf_re_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce0 : OUT STD_LOGIC;
        circ_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce1 : OUT STD_LOGIC;
        circ_buf_im_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_empty_n : IN STD_LOGIC;
        m2_to_m4_data_read : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        corrected_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        corrected_out_full_n : IN STD_LOGIC;
        corrected_out_write : OUT STD_LOGIC;
        write_cnt_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln149 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (12 downto 0);
        sext_ln175 : IN STD_LOGIC_VECTOR (26 downto 0);
        circ_buf_re_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce0 : OUT STD_LOGIC;
        circ_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_re_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce1 : OUT STD_LOGIC;
        circ_buf_re_we1 : OUT STD_LOGIC;
        circ_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce0 : OUT STD_LOGIC;
        circ_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce1 : OUT STD_LOGIC;
        circ_buf_im_we1 : OUT STD_LOGIC;
        circ_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        m4_cos_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m4_cos_lut_ce0 : OUT STD_LOGIC;
        m4_cos_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        m4_sin_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m4_sin_lut_ce0 : OUT STD_LOGIC;
        m4_sin_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        corrected_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        corrected_out_full_n : IN STD_LOGIC;
        corrected_out_write : OUT STD_LOGIC;
        phase_acc_0_lcssa_sel_i : IN STD_LOGIC_VECTOR (31 downto 0);
        sub_ln150 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_16 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty : IN STD_LOGIC_VECTOR (12 downto 0);
        sext_ln175 : IN STD_LOGIC_VECTOR (26 downto 0);
        circ_buf_re_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_re_ce0 : OUT STD_LOGIC;
        circ_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        circ_buf_im_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        circ_buf_im_ce0 : OUT STD_LOGIC;
        circ_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        m4_cos_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m4_cos_lut_ce0 : OUT STD_LOGIC;
        m4_cos_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        m4_sin_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m4_sin_lut_ce0 : OUT STD_LOGIC;
        m4_sin_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_mul_28s_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component system_top_mul_32s_27s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_mul_32s_26ns_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component system_top_sdiv_51ns_32s_51_55_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (50 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (50 downto 0) );
    end component;


    component system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    circ_buf_re_U : component system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => circ_buf_re_address0,
        ce0 => circ_buf_re_ce0,
        q0 => circ_buf_re_q0,
        address1 => circ_buf_re_address1,
        ce1 => circ_buf_re_ce1,
        we1 => circ_buf_re_we1,
        d1 => circ_buf_re_d1,
        q1 => circ_buf_re_q1);

    circ_buf_im_U : component system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => circ_buf_im_address0,
        ce0 => circ_buf_im_ce0,
        q0 => circ_buf_im_q0,
        address1 => circ_buf_im_address1,
        ce1 => circ_buf_im_ce1,
        we1 => circ_buf_im_we1,
        d1 => circ_buf_im_d1,
        q1 => circ_buf_im_q1);

    atan_lut_U : component system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => atan_lut_address0,
        ce0 => atan_lut_ce0_local,
        q0 => atan_lut_q0,
        address1 => atan_lut_address1,
        ce1 => atan_lut_ce1_local,
        q1 => atan_lut_q1);

    m4_cos_lut_U : component system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => m4_cos_lut_address0,
        ce0 => m4_cos_lut_ce0,
        q0 => m4_cos_lut_q0);

    m4_sin_lut_U : component system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => m4_sin_lut_address0,
        ce0 => m4_sin_lut_ce0,
        q0 => m4_sin_lut_q0);

    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355 : component system_top_module4_fine_cfo_apply_Pipeline_POLL_START
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start,
        ap_done => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done,
        ap_idle => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_idle,
        ap_ready => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_ready,
        num_samples => num_samples_reg_1276,
        m2_to_m4_data_dout => m2_to_m4_data_dout,
        m2_to_m4_data_empty_n => m2_to_m4_data_empty_n,
        m2_to_m4_data_read => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_data_read,
        m2_to_m4_data_num_data_valid => ap_const_lv12_0,
        m2_to_m4_data_fifo_cap => ap_const_lv12_0,
        m2_to_m4_startOffset_dout => m2_to_m4_startOffset_dout,
        m2_to_m4_startOffset_empty_n => m2_to_m4_startOffset_empty_n,
        m2_to_m4_startOffset_read => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_startOffset_read,
        m2_to_m4_startOffset_num_data_valid => ap_const_lv3_0,
        m2_to_m4_startOffset_fifo_cap => ap_const_lv3_0,
        n_out => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out,
        n_out_ap_vld => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out_ap_vld,
        n_2_out => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out,
        n_2_out_ap_vld => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out_ap_vld,
        circ_buf_re_address1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_address1,
        circ_buf_re_ce1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_ce1,
        circ_buf_re_we1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_we1,
        circ_buf_re_d1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_d1,
        circ_buf_im_address1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_address1,
        circ_buf_im_ce1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_ce1,
        circ_buf_im_we1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_we1,
        circ_buf_im_d1 => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_d1,
        ap_return => grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_return);

    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370 : component system_top_module4_fine_cfo_apply_Pipeline_POLL_FINE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start,
        ap_done => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done,
        ap_idle => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_idle,
        ap_ready => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_ready,
        zext_ln80 => write_cnt_5_reg_244,
        num_samples => num_samples_reg_1276,
        m2_to_m4_data_dout => m2_to_m4_data_dout,
        m2_to_m4_data_empty_n => m2_to_m4_data_empty_n,
        m2_to_m4_data_read => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m2_to_m4_data_read,
        m2_to_m4_data_num_data_valid => ap_const_lv12_0,
        m2_to_m4_data_fifo_cap => ap_const_lv12_0,
        m3_fineOffset_dout => m3_fineOffset_dout,
        m3_fineOffset_empty_n => m3_fineOffset_empty_n,
        m3_fineOffset_read => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m3_fineOffset_read,
        m3_fineOffset_num_data_valid => ap_const_lv3_0,
        m3_fineOffset_fifo_cap => ap_const_lv3_0,
        n_4_out => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out,
        n_4_out_ap_vld => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out_ap_vld,
        n_6_out => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out,
        n_6_out_ap_vld => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out_ap_vld,
        circ_buf_re_address1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_address1,
        circ_buf_re_ce1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_ce1,
        circ_buf_re_we1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_we1,
        circ_buf_re_d1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_d1,
        circ_buf_im_address1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_address1,
        circ_buf_im_ce1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_ce1,
        circ_buf_im_we1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_we1,
        circ_buf_im_d1 => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_d1,
        ap_return => grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_return);

    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387 : component system_top_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start,
        ap_done => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done,
        ap_idle => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_idle,
        ap_ready => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_ready,
        m2_to_m4_data_dout => m2_to_m4_data_dout,
        m2_to_m4_data_empty_n => m2_to_m4_data_empty_n,
        m2_to_m4_data_read => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_m2_to_m4_data_read,
        m2_to_m4_data_num_data_valid => ap_const_lv12_0,
        m2_to_m4_data_fifo_cap => ap_const_lv12_0,
        write_cnt => write_cnt_reg_294,
        sext_ln133 => cfo_data_end_reg_1337,
        num_samples => num_samples_reg_1276,
        write_cnt_1_out => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out,
        write_cnt_1_out_ap_vld => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out_ap_vld,
        circ_buf_re_address1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_address1,
        circ_buf_re_ce1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_ce1,
        circ_buf_re_we1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_we1,
        circ_buf_re_d1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_d1,
        circ_buf_im_address1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_address1,
        circ_buf_im_ce1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_ce1,
        circ_buf_im_we1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_we1,
        circ_buf_im_d1 => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_d1);

    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402 : component system_top_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start,
        ap_done => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done,
        ap_idle => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_idle,
        ap_ready => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_ready,
        empty => add_ln121_reg_1324,
        C_re_out => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out,
        C_re_out_ap_vld => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out_ap_vld,
        C_im_out => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out,
        C_im_out_ap_vld => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out_ap_vld,
        circ_buf_re_address0 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address0,
        circ_buf_re_ce0 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce0,
        circ_buf_re_q0 => circ_buf_re_q0,
        circ_buf_re_address1 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address1,
        circ_buf_re_ce1 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce1,
        circ_buf_re_q1 => circ_buf_re_q1,
        circ_buf_im_address0 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address0,
        circ_buf_im_ce0 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce0,
        circ_buf_im_q0 => circ_buf_im_q0,
        circ_buf_im_address1 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address1,
        circ_buf_im_ce1 => grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce1,
        circ_buf_im_q1 => circ_buf_im_q1);

    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413 : component system_top_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start,
        ap_done => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done,
        ap_idle => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_idle,
        ap_ready => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_ready,
        m2_to_m4_data_dout => m2_to_m4_data_dout,
        m2_to_m4_data_empty_n => m2_to_m4_data_empty_n,
        m2_to_m4_data_read => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m2_to_m4_data_read,
        m2_to_m4_data_num_data_valid => ap_const_lv12_0,
        m2_to_m4_data_fifo_cap => ap_const_lv12_0,
        corrected_out_din => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_din,
        corrected_out_full_n => corrected_out_full_n,
        corrected_out_write => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_write,
        write_cnt_1_reload => grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out,
        select_ln149 => select_ln149_reg_1371,
        empty => add_ln121_reg_1324,
        sext_ln175 => phase_inc_reg_1496,
        circ_buf_re_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address0,
        circ_buf_re_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce0,
        circ_buf_re_q0 => circ_buf_re_q0,
        circ_buf_re_address1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address1,
        circ_buf_re_ce1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce1,
        circ_buf_re_we1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_we1,
        circ_buf_re_d1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_d1,
        circ_buf_im_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address0,
        circ_buf_im_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce0,
        circ_buf_im_q0 => circ_buf_im_q0,
        circ_buf_im_address1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address1,
        circ_buf_im_ce1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce1,
        circ_buf_im_we1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_we1,
        circ_buf_im_d1 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_d1,
        m4_cos_lut_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_address0,
        m4_cos_lut_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_ce0,
        m4_cos_lut_q0 => m4_cos_lut_q0,
        m4_sin_lut_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_address0,
        m4_sin_lut_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_ce0,
        m4_sin_lut_q0 => m4_sin_lut_q0);

    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433 : component system_top_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start,
        ap_done => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done,
        ap_idle => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_idle,
        ap_ready => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_ready,
        corrected_out_din => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din,
        corrected_out_full_n => corrected_out_full_n,
        corrected_out_write => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_write,
        phase_acc_0_lcssa_sel_i => phase_acc_0_lcssa_sel_i_reg_1513,
        sub_ln150 => sub_ln150_reg_1383,
        empty_16 => add_ln121_reg_1324,
        empty => trunc_ln150_reg_1378,
        sext_ln175 => phase_inc_reg_1496,
        circ_buf_re_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_address0,
        circ_buf_re_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_ce0,
        circ_buf_re_q0 => circ_buf_re_q0,
        circ_buf_im_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_address0,
        circ_buf_im_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_ce0,
        circ_buf_im_q0 => circ_buf_im_q0,
        m4_cos_lut_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_address0,
        m4_cos_lut_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_ce0,
        m4_cos_lut_q0 => m4_cos_lut_q0,
        m4_sin_lut_address0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_address0,
        m4_sin_lut_ce0 => grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_ce0,
        m4_sin_lut_q0 => m4_sin_lut_q0);

    mul_28s_32s_54_1_1_U246 : component system_top_mul_28s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => tmp_fu_933_p3,
        din1 => frac_reg_1423,
        dout => mul_ln57_fu_452_p2);

    mul_32s_27s_32_1_1_U247 : component system_top_mul_32s_27s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 27,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln149_reg_1371,
        din1 => phase_inc_reg_1496,
        dout => phase_acc_fu_456_p2);

    mul_32s_26ns_48_1_1_U248 : component system_top_mul_32s_26ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 48)
    port map (
        din0 => signed_angle_2_reg_1475,
        din1 => mul_ln174_fu_460_p1,
        dout => mul_ln174_fu_460_p2);

    sdiv_51ns_32s_51_55_seq_1_U249 : component system_top_sdiv_51ns_32s_51_55_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 55,
        din0_WIDTH => 51,
        din1_WIDTH => 32,
        dout_WIDTH => 51)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_770_ap_start,
        done => grp_fu_770_ap_done,
        din0 => grp_fu_770_p0,
        din1 => den_fu_746_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_770_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state79) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_ready = ap_const_logic_1)) then 
                    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_ready = ap_const_logic_1)) then 
                    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_ready = ap_const_logic_1)) then 
                    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_ready = ap_const_logic_1)) then 
                    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_ready = ap_const_logic_1)) then 
                    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    angle_10_reg_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_fu_736_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                angle_10_reg_344 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                angle_10_reg_344 <= select_ln63_fu_1063_p3;
            end if; 
        end if;
    end process;

    fO_rx_reg_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state7) and (targetBlock1_reg_1301 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_state7) and (icmp_ln104_fu_523_p2 = ap_const_lv1_0) and (targetBlock1_reg_1301 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                fO_rx_reg_306 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_state7) and (icmp_ln104_fu_523_p2 = ap_const_lv1_1) and (targetBlock1_reg_1301 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                fO_rx_reg_306 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    fineOffset_1_reg_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state7) and (targetBlock1_reg_1301 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_state7) and (icmp_ln104_fu_523_p2 = ap_const_lv1_0) and (targetBlock1_reg_1301 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                fineOffset_1_reg_280 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_state7) and (icmp_ln104_fu_523_p2 = ap_const_lv1_1) and (targetBlock1_reg_1301 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                fineOffset_1_reg_280 <= m3_fineOffset_dout;
            end if; 
        end if;
    end process;

    sO_rx_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                if ((targetBlock_reg_1286 = ap_const_lv1_1)) then 
                    sO_rx_reg_266 <= ap_const_lv1_0;
                elsif ((targetBlock_reg_1286 = ap_const_lv1_0)) then 
                    sO_rx_reg_266 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    startOffset_1_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                if ((targetBlock_reg_1286 = ap_const_lv1_1)) then 
                    startOffset_1_reg_254 <= ap_const_lv16_0;
                elsif ((targetBlock_reg_1286 = ap_const_lv1_0)) then 
                    startOffset_1_reg_254 <= m2_to_m4_startOffset_dout;
                end if;
            end if; 
        end if;
    end process;

    write_cnt_5_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                if ((targetBlock_reg_1286 = ap_const_lv1_1)) then 
                    write_cnt_5_reg_244 <= n_loc_fu_190;
                elsif ((targetBlock_reg_1286 = ap_const_lv1_0)) then 
                    write_cnt_5_reg_244 <= n_2_loc_fu_186;
                end if;
            end if; 
        end if;
    end process;

    write_cnt_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                if ((targetBlock1_reg_1301 = ap_const_lv1_1)) then 
                    write_cnt_reg_294 <= n_4_loc_fu_182;
                elsif (((icmp_ln104_fu_523_p2 = ap_const_lv1_0) and (targetBlock1_reg_1301 = ap_const_lv1_0))) then 
                    write_cnt_reg_294 <= zext_ln80_fu_519_p1;
                elsif (((icmp_ln104_fu_523_p2 = ap_const_lv1_1) and (targetBlock1_reg_1301 = ap_const_lv1_0))) then 
                    write_cnt_reg_294 <= n_6_loc_fu_178;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                add_ln121_reg_1324 <= add_ln121_fu_570_p2;
                combined_offset_reg_1331 <= combined_offset_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                angle_2_reg_1453 <= angle_2_fu_973_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                angle_6_reg_1459 <= angle_6_fu_1015_p3;
                tmp_7_reg_1465 <= angle_6_fu_1015_p3(31 downto 26);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                ax_reg_1352 <= ax_fu_670_p3;
                ay_reg_1360 <= ay_fu_684_p3;
                x_neg_reg_1342 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out(31 downto 31);
                y_neg_reg_1347 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                cfo_data_end_reg_1337 <= cfo_data_end_fu_585_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                fineFreqOff_reg_1491 <= mul_ln174_fu_460_p2(47 downto 16);
                phase_inc_reg_1496 <= phase_inc_fu_1159_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                frac_reg_1423 <= frac_fu_882_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                icmp_ln184_reg_1503 <= icmp_ln184_fu_1166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                lut_idx_reg_1417 <= lut_idx_fu_850_p3;
                scaled_reg_1412 <= sub_ln50_fu_786_p2(50 downto 19);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                n_2_loc_fu_186 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                n_4_loc_fu_182 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                n_6_loc_fu_178 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                n_loc_fu_190 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                num_samples_reg_1276 <= add_loc_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then
                phase_acc_0_lcssa_sel_i_reg_1513 <= phase_acc_0_lcssa_sel_i_fu_1207_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                phase_acc_reg_1508 <= phase_acc_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                sdiv_ln49_reg_1406 <= grp_fu_770_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                select_ln149_reg_1371 <= select_ln149_fu_714_p3;
                sub_ln150_reg_1383 <= sub_ln150_fu_726_p2;
                swap_reg_1391 <= swap_fu_742_p2;
                trunc_ln150_reg_1378 <= trunc_ln150_fu_722_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                signed_angle_2_reg_1475 <= signed_angle_2_fu_1083_p3;
                tmp_2_reg_1486 <= signed_angle_2_fu_1083_p3(31 downto 6);
                tmp_9_reg_1481 <= signed_angle_2_fu_1083_p3(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                    sub_ln57_reg_1443(24 downto 8) <= sub_ln57_fu_927_p2(24 downto 8);
                    v0_reg_1438(23 downto 8) <= v0_fu_903_p3(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                targetBlock1_reg_1301 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                targetBlock_reg_1286 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                trunc_ln_reg_1448 <= mul_ln57_fu_452_p2(53 downto 22);
            end if;
        end if;
    end process;
    v0_reg_1438(7 downto 0) <= "00000000";
    sub_ln57_reg_1443(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, fineFreqOff_out_full_n, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state78, ap_block_state1, ap_CS_fsm_state3, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done, ap_block_state4, ap_CS_fsm_state6, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done, ap_block_state7, ap_block_state8, ap_CS_fsm_state14, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done, icmp_ln41_fu_736_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state82)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln41_fu_736_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state78) and (fineFreqOff_out_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln121_fu_570_p2 <= std_logic_vector(unsigned(trunc_ln82_fu_558_p1) + unsigned(trunc_ln80_fu_554_p1));
    add_ln51_fu_836_p2 <= std_logic_vector(unsigned(tmp_9_i_fu_802_p4) + unsigned(ap_const_lv13_1));
    add_ln56_fu_892_p2 <= std_logic_vector(unsigned(trunc_ln51_fu_870_p1) + unsigned(ap_const_lv8_1));
    add_ln63_fu_1057_p2 <= std_logic_vector(unsigned(angle_8_fu_1042_p3) + unsigned(ap_const_lv32_4000000));

    add_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, add_loc_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_blk_n <= add_loc_empty_n;
        else 
            add_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    add_loc_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_read <= ap_const_logic_1;
        else 
            add_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    angle_1_fu_967_p2 <= std_logic_vector(unsigned(ap_const_lv32_1000000) - unsigned(angle_fu_962_p2));
    angle_2_fu_973_p3 <= 
        angle_1_fu_967_p2 when (swap_reg_1391(0) = '1') else 
        angle_fu_962_p2;
    angle_3_fu_993_p4 <= sub_ln60_fu_987_p2(47 downto 16);
    angle_4_fu_1003_p3 <= 
        angle_3_fu_993_p4 when (x_neg_reg_1342(0) = '1') else 
        angle_2_reg_1453;
    angle_5_fu_1009_p2 <= std_logic_vector(unsigned(ap_const_lv32_4000000) - unsigned(angle_4_fu_1003_p3));
    angle_6_fu_1015_p3 <= 
        angle_5_fu_1009_p2 when (y_neg_reg_1347(0) = '1') else 
        angle_4_fu_1003_p3;
    angle_7_fu_1037_p2 <= std_logic_vector(unsigned(angle_6_reg_1459) + unsigned(ap_const_lv32_FC000000));
    angle_8_fu_1042_p3 <= 
        angle_7_fu_1037_p2 when (icmp_ln62_fu_1032_p2(0) = '1') else 
        angle_6_reg_1459;
    angle_fu_962_p2 <= std_logic_vector(unsigned(trunc_ln_reg_1448) + unsigned(sext_ln55_fu_959_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state79 <= ap_NS_fsm(78);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done)
    begin
        if ((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done)
    begin
        if ((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done)
    begin
        if ((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4)
    begin
        if ((ap_const_boolean_1 = ap_block_state4)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done)
    begin
        if ((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;

    ap_ST_fsm_state78_blk_assign_proc : process(fineFreqOff_out_full_n)
    begin
        if ((fineFreqOff_out_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state79_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7)
    begin
        if ((ap_const_boolean_1 = ap_block_state7)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state80_blk_assign_proc : process(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done)
    begin
        if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state81_blk <= ap_const_logic_0;

    ap_ST_fsm_state82_blk_assign_proc : process(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done)
    begin
        if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state82_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state82_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8)
    begin
        if ((ap_const_boolean_1 = ap_block_state8)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, add_loc_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ap_const_logic_0 = add_loc_empty_n));
    end process;


    ap_block_state4_assign_proc : process(m2_to_m4_startOffset_empty_n, targetBlock_reg_1286)
    begin
                ap_block_state4 <= ((targetBlock_reg_1286 = ap_const_lv1_0) and (m2_to_m4_startOffset_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(m3_fineOffset_empty_n, ap_predicate_op121_read_state7)
    begin
                ap_block_state7 <= ((ap_predicate_op121_read_state7 = ap_const_boolean_1) and (m3_fineOffset_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(m2_to_m4_startOffset_empty_n, m3_fineOffset_empty_n, sO_rx_reg_266, fO_rx_reg_306)
    begin
                ap_block_state8 <= (((fO_rx_reg_306 = ap_const_lv1_0) and (m3_fineOffset_empty_n = ap_const_logic_0)) or ((sO_rx_reg_266 = ap_const_lv1_0) and (m2_to_m4_startOffset_empty_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done, ap_CS_fsm_state82)
    begin
        if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_fO_rx_phi_fu_311_p6 <= fO_rx_reg_306;

    ap_phi_mux_fineOffset_3_phi_fu_336_p4_assign_proc : process(m3_fineOffset_dout, ap_CS_fsm_state8, ap_phi_mux_fO_rx_phi_fu_311_p6, fineOffset_1_reg_280, fO_rx_reg_306)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
            if ((ap_phi_mux_fO_rx_phi_fu_311_p6 = ap_const_lv1_1)) then 
                ap_phi_mux_fineOffset_3_phi_fu_336_p4 <= fineOffset_1_reg_280;
            elsif ((fO_rx_reg_306 = ap_const_lv1_0)) then 
                ap_phi_mux_fineOffset_3_phi_fu_336_p4 <= m3_fineOffset_dout;
            else 
                ap_phi_mux_fineOffset_3_phi_fu_336_p4 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_fineOffset_3_phi_fu_336_p4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_startOffset_3_phi_fu_325_p4_assign_proc : process(m2_to_m4_startOffset_dout, ap_CS_fsm_state8, sO_rx_reg_266, startOffset_1_reg_254)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
            if ((sO_rx_reg_266 = ap_const_lv1_1)) then 
                ap_phi_mux_startOffset_3_phi_fu_325_p4 <= startOffset_1_reg_254;
            elsif ((sO_rx_reg_266 = ap_const_lv1_0)) then 
                ap_phi_mux_startOffset_3_phi_fu_325_p4 <= m2_to_m4_startOffset_dout;
            else 
                ap_phi_mux_startOffset_3_phi_fu_325_p4 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_startOffset_3_phi_fu_325_p4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_predicate_op121_read_state7_assign_proc : process(targetBlock1_reg_1301, icmp_ln104_fu_523_p2)
    begin
                ap_predicate_op121_read_state7 <= ((icmp_ln104_fu_523_p2 = ap_const_lv1_1) and (targetBlock1_reg_1301 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done, ap_CS_fsm_state82)
    begin
        if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    atan_lut_address0 <= zext_ln56_fu_898_p1(8 - 1 downto 0);
    atan_lut_address1 <= zext_ln55_fu_887_p1(8 - 1 downto 0);

    atan_lut_ce0_local_assign_proc : process(ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            atan_lut_ce0_local <= ap_const_logic_1;
        else 
            atan_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    atan_lut_ce1_local_assign_proc : process(ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            atan_lut_ce1_local <= ap_const_logic_1;
        else 
            atan_lut_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    ax_fu_670_p3 <= 
        sub_ln38_fu_664_p2 when (x_neg_fu_648_p3(0) = '1') else 
        grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out;
    ay_fu_684_p3 <= 
        sub_ln39_fu_678_p2 when (y_neg_fu_656_p3(0) = '1') else 
        grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out;
    cfo_data_end_fu_585_p2 <= std_logic_vector(signed(sext_ln121_3_fu_582_p1) + signed(ap_const_lv18_138));

    circ_buf_im_address0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address0, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_address0, ap_CS_fsm_state12, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            circ_buf_im_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_im_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_im_address0 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address0;
        else 
            circ_buf_im_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    circ_buf_im_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_address1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_address1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_address1, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_im_address1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_im_address1 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_im_address1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_im_address1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_im_address1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_address1;
        else 
            circ_buf_im_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    circ_buf_im_ce0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce0, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_ce0, ap_CS_fsm_state12, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            circ_buf_im_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_im_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_im_ce0 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce0;
        else 
            circ_buf_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    circ_buf_im_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_ce1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_ce1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_ce1, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_im_ce1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_im_ce1 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_im_ce1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_im_ce1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_im_ce1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_ce1;
        else 
            circ_buf_im_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    circ_buf_im_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_d1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_d1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_d1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_d1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_im_d1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_im_d1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_im_d1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_im_d1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_d1;
        else 
            circ_buf_im_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    circ_buf_im_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_we1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_we1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_we1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_im_we1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_im_we1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_im_we1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_im_we1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_we1;
        else 
            circ_buf_im_we1 <= ap_const_logic_0;
        end if; 
    end process;


    circ_buf_re_address0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address0, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_address0, ap_CS_fsm_state12, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            circ_buf_re_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_re_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_re_address0 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address0;
        else 
            circ_buf_re_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    circ_buf_re_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_address1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_address1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_address1, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_re_address1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_re_address1 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_re_address1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_re_address1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_re_address1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_address1;
        else 
            circ_buf_re_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    circ_buf_re_ce0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce0, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_ce0, ap_CS_fsm_state12, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            circ_buf_re_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_re_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_re_ce0 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce0;
        else 
            circ_buf_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    circ_buf_re_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_ce1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_ce1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_ce1, grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_re_ce1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            circ_buf_re_ce1 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_re_ce1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_re_ce1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_re_ce1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_ce1;
        else 
            circ_buf_re_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    circ_buf_re_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_d1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_d1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_d1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_d1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_re_d1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_re_d1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_re_d1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_re_d1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_d1;
        else 
            circ_buf_re_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    circ_buf_re_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_we1, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_we1, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_we1, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            circ_buf_re_we1 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            circ_buf_re_we1 <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            circ_buf_re_we1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            circ_buf_re_we1 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_we1;
        else 
            circ_buf_re_we1 <= ap_const_logic_0;
        end if; 
    end process;

    combined_offset_fu_576_p2 <= std_logic_vector(signed(sext_ln121_1_fu_566_p1) + signed(sext_ln121_fu_562_p1));

    corrected_out_din_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_din, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            corrected_out_din <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            corrected_out_din <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_din;
        else 
            corrected_out_din <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din;
        end if; 
    end process;


    corrected_out_write_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_write, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_write, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            corrected_out_write <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            corrected_out_write <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_write;
        else 
            corrected_out_write <= ap_const_logic_0;
        end if; 
    end process;

    den_fu_746_p3 <= 
        ay_reg_1360 when (swap_fu_742_p2(0) = '1') else 
        ax_reg_1352;

    fineFreqOff_out_blk_n_assign_proc : process(fineFreqOff_out_full_n, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            fineFreqOff_out_blk_n <= fineFreqOff_out_full_n;
        else 
            fineFreqOff_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fineFreqOff_out_din <= fineFreqOff_reg_1491;

    fineFreqOff_out_write_assign_proc : process(fineFreqOff_out_full_n, ap_CS_fsm_state78)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state78) and (fineFreqOff_out_full_n = ap_const_logic_1))) then 
            fineFreqOff_out_write <= ap_const_logic_1;
        else 
            fineFreqOff_out_write <= ap_const_logic_0;
        end if; 
    end process;

    frac_fu_882_p2 <= std_logic_vector(unsigned(scaled_reg_1412) - unsigned(shl_ln1_fu_874_p3));

    grp_fu_770_ap_start_assign_proc : process(ap_CS_fsm_state14, icmp_ln41_fu_736_p2)
    begin
        if (((icmp_ln41_fu_736_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_770_ap_start <= ap_const_logic_1;
        else 
            grp_fu_770_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_770_p0 <= (select_ln46_fu_752_p3 & ap_const_lv19_0);
    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg;
    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg;
    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg;
    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg;
    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg;
    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg;
    icmp_ln104_fu_523_p2 <= "1" when (signed(zext_ln80_fu_519_p1) < signed(num_samples_reg_1276)) else "0";
    icmp_ln149_fu_708_p2 <= "1" when (signed(sub_ln148_fu_698_p2) < signed(sub_ln147_fu_703_p2)) else "0";
    icmp_ln169_fu_1071_p2 <= "1" when (signed(angle_10_reg_344) > signed(ap_const_lv32_2000000)) else "0";
    icmp_ln184_fu_1166_p2 <= "1" when (signed(select_ln149_reg_1371) > signed(ap_const_lv32_0)) else "0";
    icmp_ln41_fu_736_p2 <= "1" when (or_ln41_fu_732_p2 = ap_const_lv32_0) else "0";
    icmp_ln51_fu_830_p2 <= "0" when (tmp_1_i_fu_820_p4 = ap_const_lv19_0) else "1";
    icmp_ln52_fu_858_p2 <= "1" when (signed(lut_idx_reg_1417) > signed(ap_const_lv13_FE)) else "0";
    icmp_ln62_fu_1032_p2 <= "1" when (signed(tmp_7_reg_1465) > signed(ap_const_lv6_0)) else "0";
    lut_idx_1_fu_863_p3 <= 
        ap_const_lv13_FE when (icmp_ln52_fu_858_p2(0) = '1') else 
        lut_idx_reg_1417;
    lut_idx_fu_850_p3 <= 
        select_ln51_fu_842_p3 when (tmp_6_fu_812_p3(0) = '1') else 
        tmp_9_i_fu_802_p4;

    m2_to_m4_data_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_data_read, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m2_to_m4_data_read, grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_m2_to_m4_data_read, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m2_to_m4_data_read, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            m2_to_m4_data_read <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m2_to_m4_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            m2_to_m4_data_read <= grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_m2_to_m4_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            m2_to_m4_data_read <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m2_to_m4_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m2_to_m4_data_read <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_data_read;
        else 
            m2_to_m4_data_read <= ap_const_logic_0;
        end if; 
    end process;


    m2_to_m4_startOffset_blk_n_assign_proc : process(m2_to_m4_startOffset_empty_n, ap_CS_fsm_state4, targetBlock_reg_1286, ap_CS_fsm_state8, sO_rx_reg_266)
    begin
        if ((((sO_rx_reg_266 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (targetBlock_reg_1286 = ap_const_lv1_0)))) then 
            m2_to_m4_startOffset_blk_n <= m2_to_m4_startOffset_empty_n;
        else 
            m2_to_m4_startOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m2_to_m4_startOffset_read_assign_proc : process(ap_CS_fsm_state4, targetBlock_reg_1286, ap_CS_fsm_state8, sO_rx_reg_266, ap_CS_fsm_state3, ap_block_state4, ap_block_state8, grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_startOffset_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_state8) and (sO_rx_reg_266 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4) and (targetBlock_reg_1286 = ap_const_lv1_0)))) then 
            m2_to_m4_startOffset_read <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m2_to_m4_startOffset_read <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_startOffset_read;
        else 
            m2_to_m4_startOffset_read <= ap_const_logic_0;
        end if; 
    end process;


    m3_fineOffset_blk_n_assign_proc : process(m3_fineOffset_empty_n, ap_CS_fsm_state8, ap_CS_fsm_state7, targetBlock1_reg_1301, icmp_ln104_fu_523_p2, fO_rx_reg_306)
    begin
        if ((((fO_rx_reg_306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((icmp_ln104_fu_523_p2 = ap_const_lv1_1) and (targetBlock1_reg_1301 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            m3_fineOffset_blk_n <= m3_fineOffset_empty_n;
        else 
            m3_fineOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m3_fineOffset_read_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state6, ap_predicate_op121_read_state7, ap_block_state7, ap_block_state8, grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m3_fineOffset_read, fO_rx_reg_306)
    begin
        if ((((ap_const_boolean_0 = ap_block_state8) and (fO_rx_reg_306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_predicate_op121_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            m3_fineOffset_read <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            m3_fineOffset_read <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m3_fineOffset_read;
        else 
            m3_fineOffset_read <= ap_const_logic_0;
        end if; 
    end process;


    m4_cos_lut_address0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_address0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_address0, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            m4_cos_lut_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            m4_cos_lut_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_address0;
        else 
            m4_cos_lut_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    m4_cos_lut_ce0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_ce0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_ce0, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            m4_cos_lut_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            m4_cos_lut_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_ce0;
        else 
            m4_cos_lut_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m4_sin_lut_address0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_address0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_address0, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            m4_sin_lut_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            m4_sin_lut_address0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_address0;
        else 
            m4_sin_lut_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    m4_sin_lut_ce0_assign_proc : process(ap_CS_fsm_state80, grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_ce0, grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_ce0, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            m4_sin_lut_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            m4_sin_lut_ce0 <= grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_ce0;
        else 
            m4_sin_lut_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln174_fu_460_p1 <= ap_const_lv48_1312D00(26 - 1 downto 0);
    or_ln41_fu_732_p2 <= (ay_reg_1360 or ax_reg_1352);
    phase_acc_0_lcssa_sel_i_fu_1207_p3 <= 
        phase_acc_reg_1508 when (icmp_ln184_reg_1503(0) = '1') else 
        ap_const_lv32_0;
    phase_inc_fu_1159_p3 <= 
        sub_ln175_1_fu_1153_p2 when (tmp_9_reg_1481(0) = '1') else 
        zext_ln175_1_fu_1150_p1;
    select_ln149_fu_714_p3 <= 
        sub_ln148_fu_698_p2 when (icmp_ln149_fu_708_p2(0) = '1') else 
        sub_ln147_fu_703_p2;
    select_ln46_fu_752_p3 <= 
        ax_reg_1352 when (swap_fu_742_p2(0) = '1') else 
        ay_reg_1360;
    select_ln51_fu_842_p3 <= 
        add_ln51_fu_836_p2 when (icmp_ln51_fu_830_p2(0) = '1') else 
        tmp_9_i_fu_802_p4;
    select_ln63_fu_1063_p3 <= 
        add_ln63_fu_1057_p2 when (tmp_8_fu_1049_p3(0) = '1') else 
        angle_8_fu_1042_p3;
        sext_ln121_1_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_fineOffset_3_phi_fu_336_p4),17));

        sext_ln121_2_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(combined_offset_reg_1331),32));

        sext_ln121_3_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(combined_offset_reg_1331),18));

        sext_ln121_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_startOffset_3_phi_fu_325_p4),17));

        sext_ln55_1_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v0_fu_903_p3),25));

        sext_ln55_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v0_reg_1438),32));

        sext_ln56_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v1_fu_915_p3),25));

    shl_ln1_fu_874_p3 <= (lut_idx_1_fu_863_p3 & ap_const_lv19_0);
    shl_ln2_fu_980_p3 <= (angle_2_reg_1453 & ap_const_lv16_0);
    shl_ln3_fu_1123_p3 <= (signed_angle_2_reg_1475 & ap_const_lv16_0);
    shl_ln50_1_fu_781_p2 <= std_logic_vector(shift_left(unsigned(sdiv_ln49_reg_1406),to_integer(unsigned('0' & ap_const_lv51_13(31-1 downto 0)))));
    shl_ln50_fu_776_p2 <= std_logic_vector(shift_left(unsigned(sdiv_ln49_reg_1406),to_integer(unsigned('0' & ap_const_lv51_1B(31-1 downto 0)))));
    signed_angle_1_fu_1077_p2 <= std_logic_vector(unsigned(angle_10_reg_344) + unsigned(ap_const_lv32_FC000000));
    signed_angle_2_fu_1083_p3 <= 
        signed_angle_1_fu_1077_p2 when (icmp_ln169_fu_1071_p2(0) = '1') else 
        angle_10_reg_344;
    sub_ln147_fu_703_p2 <= std_logic_vector(unsigned(num_samples_reg_1276) - unsigned(sext_ln121_2_fu_692_p1));
    sub_ln148_fu_698_p2 <= std_logic_vector(unsigned(num_samples_reg_1276) - unsigned(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out));
    sub_ln150_fu_726_p2 <= std_logic_vector(unsigned(sub_ln147_fu_703_p2) - unsigned(select_ln149_fu_714_p3));
    sub_ln175_1_fu_1153_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(zext_ln175_fu_1146_p1));
    sub_ln175_fu_1130_p2 <= std_logic_vector(unsigned(ap_const_lv48_0) - unsigned(shl_ln3_fu_1123_p3));
    sub_ln38_fu_664_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out));
    sub_ln39_fu_678_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out));
    sub_ln50_fu_786_p2 <= std_logic_vector(unsigned(shl_ln50_fu_776_p2) - unsigned(shl_ln50_1_fu_781_p2));
    sub_ln57_fu_927_p2 <= std_logic_vector(signed(sext_ln56_fu_923_p1) - signed(sext_ln55_1_fu_911_p1));
    sub_ln60_fu_987_p2 <= std_logic_vector(unsigned(ap_const_lv48_20000000000) - unsigned(shl_ln2_fu_980_p3));
    swap_fu_742_p2 <= "1" when (signed(ay_reg_1360) > signed(ax_reg_1352)) else "0";
    tmp_1_fu_1136_p4 <= sub_ln175_fu_1130_p2(47 downto 22);
    tmp_1_i_fu_820_p4 <= sub_ln50_fu_786_p2(37 downto 19);
    tmp_6_fu_812_p3 <= sub_ln50_fu_786_p2(50 downto 50);
    tmp_8_fu_1049_p3 <= angle_8_fu_1042_p3(31 downto 31);
    tmp_9_i_fu_802_p4 <= sub_ln50_fu_786_p2(50 downto 38);
    tmp_fu_933_p3 <= (sub_ln57_reg_1443 & ap_const_lv3_0);
    trunc_ln150_fu_722_p1 <= select_ln149_fu_714_p3(13 - 1 downto 0);
    trunc_ln51_fu_870_p1 <= lut_idx_1_fu_863_p3(8 - 1 downto 0);
    trunc_ln80_fu_554_p1 <= ap_phi_mux_startOffset_3_phi_fu_325_p4(13 - 1 downto 0);
    trunc_ln82_fu_558_p1 <= ap_phi_mux_fineOffset_3_phi_fu_336_p4(13 - 1 downto 0);
    v0_fu_903_p3 <= (atan_lut_q1 & ap_const_lv8_0);
    v1_fu_915_p3 <= (atan_lut_q0 & ap_const_lv8_0);
    x_neg_fu_648_p3 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out(31 downto 31);
    y_neg_fu_656_p3 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out(31 downto 31);
    zext_ln175_1_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_1486),27));
    zext_ln175_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1136_p4),27));
    zext_ln55_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_idx_1_fu_863_p3),64));
    zext_ln56_fu_898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_fu_892_p2),64));
    zext_ln80_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_cnt_5_reg_244),32));
end behav;
