{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735124156881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735124156882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 18:55:56 2024 " "Processing started: Wed Dec 25 18:55:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735124156882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735124156882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735124156882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735124157124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735124157163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735124157163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735124157184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(19) " "Verilog HDL assignment warning at clock.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735124157185 "|clock"}
{ "Warning" "WSGN_SEARCH_FILE" "count.v 1 1 " "Using design file count.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "F:/Project/Verilog/Clock/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735124157208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735124157208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:sec_count " "Elaborating entity \"count\" for hierarchy \"count:sec_count\"" {  } { { "clock.v" "sec_count" { Text "F:/Project/Verilog/Clock/clock.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735124157209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count60.v(9) " "Verilog HDL information at count60.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1735124157227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count60.v 1 1 " "Using design file count60.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count60 " "Found entity 1: count60" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735124157228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735124157228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 count60:sec2min " "Elaborating entity \"count60\" for hierarchy \"count60:sec2min\"" {  } { { "clock.v" "sec2min" { Text "F:/Project/Verilog/Clock/clock.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735124157228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count60.v(21) " "Verilog HDL assignment warning at count60.v(21): truncated value with size 32 to match size of target (4)" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735124157229 "|clock|count60:sec2min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count60.v(24) " "Verilog HDL assignment warning at count60.v(24): truncated value with size 32 to match size of target (4)" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735124157229 "|clock|count60:sec2min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 count60.v(26) " "Verilog HDL assignment warning at count60.v(26): truncated value with size 32 to match size of target (1)" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735124157229 "|clock|count60:sec2min"}
{ "Warning" "WSGN_SEARCH_FILE" "show.v 1 1 " "Using design file show.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735124157243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735124157243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:show_sec_l " "Elaborating entity \"show\" for hierarchy \"show:show_sec_l\"" {  } { { "clock.v" "show_sec_l" { Text "F:/Project/Verilog/Clock/clock.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735124157244 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "show.v(9) " "Verilog HDL Case Statement warning at show.v(9): incomplete case statement has no default case item" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1735124157244 "|clock|show:show_sec_l"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decodeout show.v(7) " "Verilog HDL Always Construct warning at show.v(7): inferring latch(es) for variable \"decodeout\", which holds its previous value in one or more paths through the always construct" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1735124157244 "|clock|show:show_sec_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decodeout\[0\] show.v(7) " "Inferred latch for \"decodeout\[0\]\" at show.v(7)" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735124157244 "|clock|show:show_sec_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decodeout\[1\] show.v(7) " "Inferred latch for \"decodeout\[1\]\" at show.v(7)" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735124157245 "|clock|show:show_sec_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decodeout\[2\] show.v(7) " "Inferred latch for \"decodeout\[2\]\" at show.v(7)" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735124157245 "|clock|show:show_sec_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decodeout\[3\] show.v(7) " "Inferred latch for \"decodeout\[3\]\" at show.v(7)" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735124157245 "|clock|show:show_sec_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decodeout\[4\] show.v(7) " "Inferred latch for \"decodeout\[4\]\" at show.v(7)" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735124157245 "|clock|show:show_sec_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decodeout\[5\] show.v(7) " "Inferred latch for \"decodeout\[5\]\" at show.v(7)" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735124157245 "|clock|show:show_sec_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decodeout\[6\] show.v(7) " "Inferred latch for \"decodeout\[6\]\" at show.v(7)" {  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735124157245 "|clock|show:show_sec_l"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_l\|decodeout\[0\] " "Latch show:show_sec_l\|decodeout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_l\|decodeout\[1\] " "Latch show:show_sec_l\|decodeout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[2\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_l\|decodeout\[2\] " "Latch show:show_sec_l\|decodeout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[2\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_l\|decodeout\[3\] " "Latch show:show_sec_l\|decodeout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_l\|decodeout\[4\] " "Latch show:show_sec_l\|decodeout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[2\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_l\|decodeout\[5\] " "Latch show:show_sec_l\|decodeout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_l\|decodeout\[6\] " "Latch show:show_sec_l\|decodeout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_h\|decodeout\[0\] " "Latch show:show_sec_h\|decodeout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_h\|decodeout\[1\] " "Latch show:show_sec_h\|decodeout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[6\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_h\|decodeout\[2\] " "Latch show:show_sec_h\|decodeout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[6\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_h\|decodeout\[3\] " "Latch show:show_sec_h\|decodeout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157622 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_h\|decodeout\[4\] " "Latch show:show_sec_h\|decodeout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[6\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_h\|decodeout\[5\] " "Latch show:show_sec_h\|decodeout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_sec_h\|decodeout\[6\] " "Latch show:show_sec_h\|decodeout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:sec2min\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:sec2min\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_l\|decodeout\[0\] " "Latch show:show_min_l\|decodeout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_l\|decodeout\[1\] " "Latch show:show_min_l\|decodeout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[2\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_l\|decodeout\[2\] " "Latch show:show_min_l\|decodeout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[2\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_l\|decodeout\[3\] " "Latch show:show_min_l\|decodeout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_l\|decodeout\[4\] " "Latch show:show_min_l\|decodeout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[2\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_l\|decodeout\[5\] " "Latch show:show_min_l\|decodeout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_l\|decodeout\[6\] " "Latch show:show_min_l\|decodeout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[1\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[1\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_h\|decodeout\[0\] " "Latch show:show_min_h\|decodeout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_h\|decodeout\[1\] " "Latch show:show_min_h\|decodeout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[6\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_h\|decodeout\[2\] " "Latch show:show_min_h\|decodeout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[6\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_h\|decodeout\[3\] " "Latch show:show_min_h\|decodeout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_h\|decodeout\[4\] " "Latch show:show_min_h\|decodeout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[6\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_h\|decodeout\[5\] " "Latch show:show_min_h\|decodeout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_min_h\|decodeout\[6\] " "Latch show:show_min_h\|decodeout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count60:min2hour\|qout\[5\] " "Ports D and ENA on the latch are fed by the same signal count60:min2hour\|qout\[5\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/Clock/count60.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157623 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_hour\|decodeout\[0\] " "Latch show:show_hour\|decodeout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour\[1\] " "Ports D and ENA on the latch are fed by the same signal hour\[1\]" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157624 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_hour\|decodeout\[1\] " "Latch show:show_hour\|decodeout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour\[2\] " "Ports D and ENA on the latch are fed by the same signal hour\[2\]" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157624 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_hour\|decodeout\[2\] " "Latch show:show_hour\|decodeout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour\[1\] " "Ports D and ENA on the latch are fed by the same signal hour\[1\]" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157624 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_hour\|decodeout\[3\] " "Latch show:show_hour\|decodeout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour\[1\] " "Ports D and ENA on the latch are fed by the same signal hour\[1\]" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157624 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_hour\|decodeout\[4\] " "Latch show:show_hour\|decodeout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour\[1\] " "Ports D and ENA on the latch are fed by the same signal hour\[1\]" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157624 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_hour\|decodeout\[5\] " "Latch show:show_hour\|decodeout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour\[1\] " "Ports D and ENA on the latch are fed by the same signal hour\[1\]" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157624 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show:show_hour\|decodeout\[6\] " "Latch show:show_hour\|decodeout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour\[1\] " "Ports D and ENA on the latch are fed by the same signal hour\[1\]" {  } { { "clock.v" "" { Text "F:/Project/Verilog/Clock/clock.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1735124157624 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/Clock/show.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1735124157624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735124157739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Project/Verilog/Clock/output_files/clock.map.smsg " "Generated suppressed messages file F:/Project/Verilog/Clock/output_files/clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1735124157899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735124157983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735124157983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735124158040 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735124158040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735124158040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735124158040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735124158060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 18:55:58 2024 " "Processing ended: Wed Dec 25 18:55:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735124158060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735124158060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735124158060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735124158060 ""}
