# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_8/project_8.srcs/sources_1/new/Half_Adder_bv.vhd" \
"../../../../project_9.srcs/sources_1/new/full_adder1.vhd" \
"../../../../../project_10/project_10.srcs/sources_1/new/testor.vhd" \
"../../../../project_9.srcs/sim_1/new/full_adder_tb.vhd" \

# Do not sort compile order
nosort
