{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 13:06:31 2020 " "Info: Processing started: Sun Mar 01 13:06:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[3\] " "Info: Assuming node \"LDDR\[3\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[1\] " "Info: Assuming node \"LDDR\[1\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[2\] " "Info: Assuming node \"LDDR\[2\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 168 232 448 "inst11" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "LDDR\[3\] register register 74374:inst3\|13 74374:inst3\|13 275.03 MHz Internal " "Info: Clock \"LDDR\[3\]\" Internal fmax is restricted to 275.03 MHz between source register \"74374:inst3\|13\" and destination register \"74374:inst3\|13\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.306 ns + Longest register register " "Info: + Longest register to register delay is 3.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst3\|13 1 REG LC_X25_Y5_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; REG Node = '74374:inst3\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.114 ns) 0.637 ns 74374:inst3\|40~1 2 COMB LC_X25_Y5_N3 1 " "Info: 2: + IC(0.523 ns) + CELL(0.114 ns) = 0.637 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; COMB Node = '74374:inst3\|40~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 74374:inst3|13 74374:inst3|40~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.114 ns) 1.899 ns 74374:inst3\|40~2 3 COMB LC_X26_Y5_N8 3 " "Info: 3: + IC(1.148 ns) + CELL(0.114 ns) = 1.899 ns; Loc. = LC_X26_Y5_N8; Fanout = 3; COMB Node = '74374:inst3\|40~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { 74374:inst3|40~1 74374:inst3|40~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.309 ns) 3.306 ns 74374:inst3\|13 4 REG LC_X25_Y5_N5 1 " "Info: 4: + IC(1.098 ns) + CELL(0.309 ns) = 3.306 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; REG Node = '74374:inst3\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { 74374:inst3|40~2 74374:inst3|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 16.24 % ) " "Info: Total cell delay = 0.537 ns ( 16.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.769 ns ( 83.76 % ) " "Info: Total interconnect delay = 2.769 ns ( 83.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { 74374:inst3|13 74374:inst3|40~1 74374:inst3|40~2 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { 74374:inst3|13 {} 74374:inst3|40~1 {} 74374:inst3|40~2 {} 74374:inst3|13 {} } { 0.000ns 0.523ns 1.148ns 1.098ns } { 0.000ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[3\] destination 8.276 ns + Shortest register " "Info: + Shortest clock path from clock \"LDDR\[3\]\" to destination register is 8.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[3\] 1 CLK PIN_62 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_62; Fanout = 1; CLK Node = 'LDDR\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[3] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.114 ns) 2.873 ns inst13 2 COMB LC_X20_Y4_N2 8 " "Info: 2: + IC(1.284 ns) + CELL(0.114 ns) = 2.873 ns; Loc. = LC_X20_Y4_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { LDDR[3] inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.692 ns) + CELL(0.711 ns) 8.276 ns 74374:inst3\|13 3 REG LC_X25_Y5_N5 1 " "Info: 3: + IC(4.692 ns) + CELL(0.711 ns) = 8.276 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; REG Node = '74374:inst3\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { inst13 74374:inst3|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 27.79 % ) " "Info: Total cell delay = 2.300 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.976 ns ( 72.21 % ) " "Info: Total interconnect delay = 5.976 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { LDDR[3] inst13 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.284ns 4.692ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[3\] source 8.276 ns - Longest register " "Info: - Longest clock path from clock \"LDDR\[3\]\" to source register is 8.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[3\] 1 CLK PIN_62 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_62; Fanout = 1; CLK Node = 'LDDR\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[3] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.114 ns) 2.873 ns inst13 2 COMB LC_X20_Y4_N2 8 " "Info: 2: + IC(1.284 ns) + CELL(0.114 ns) = 2.873 ns; Loc. = LC_X20_Y4_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { LDDR[3] inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.692 ns) + CELL(0.711 ns) 8.276 ns 74374:inst3\|13 3 REG LC_X25_Y5_N5 1 " "Info: 3: + IC(4.692 ns) + CELL(0.711 ns) = 8.276 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; REG Node = '74374:inst3\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { inst13 74374:inst3|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 27.79 % ) " "Info: Total cell delay = 2.300 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.976 ns ( 72.21 % ) " "Info: Total interconnect delay = 5.976 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { LDDR[3] inst13 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.284ns 4.692ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { LDDR[3] inst13 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.284ns 4.692ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.284ns 4.692ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { 74374:inst3|13 74374:inst3|40~1 74374:inst3|40~2 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { 74374:inst3|13 {} 74374:inst3|40~1 {} 74374:inst3|40~2 {} 74374:inst3|13 {} } { 0.000ns 0.523ns 1.148ns 1.098ns } { 0.000ns 0.114ns 0.114ns 0.309ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { LDDR[3] inst13 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.284ns 4.692ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.284ns 4.692ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "" { 74374:inst3|13 {} } {  } {  } "" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74374:inst3\|13 register 74374:inst1\|13 216.87 MHz 4.611 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 216.87 MHz between source register \"74374:inst3\|13\" and destination register \"74374:inst1\|13\" (period= 4.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.011 ns + Longest register register " "Info: + Longest register to register delay is 4.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst3\|13 1 REG LC_X25_Y5_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; REG Node = '74374:inst3\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.114 ns) 0.637 ns 74374:inst3\|40~1 2 COMB LC_X25_Y5_N3 1 " "Info: 2: + IC(0.523 ns) + CELL(0.114 ns) = 0.637 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; COMB Node = '74374:inst3\|40~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 74374:inst3|13 74374:inst3|40~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.114 ns) 1.899 ns 74374:inst3\|40~2 3 COMB LC_X26_Y5_N8 3 " "Info: 3: + IC(1.148 ns) + CELL(0.114 ns) = 1.899 ns; Loc. = LC_X26_Y5_N8; Fanout = 3; COMB Node = '74374:inst3\|40~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { 74374:inst3|40~1 74374:inst3|40~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.114 ns) 3.111 ns 74374:inst3\|40~4 4 COMB LC_X25_Y5_N5 2 " "Info: 4: + IC(1.098 ns) + CELL(0.114 ns) = 3.111 ns; Loc. = LC_X25_Y5_N5; Fanout = 2; COMB Node = '74374:inst3\|40~4'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { 74374:inst3|40~2 74374:inst3|40~4 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.115 ns) 4.011 ns 74374:inst1\|13 5 REG LC_X25_Y5_N3 1 " "Info: 5: + IC(0.785 ns) + CELL(0.115 ns) = 4.011 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; REG Node = '74374:inst1\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { 74374:inst3|40~4 74374:inst1|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.457 ns ( 11.39 % ) " "Info: Total cell delay = 0.457 ns ( 11.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.554 ns ( 88.61 % ) " "Info: Total interconnect delay = 3.554 ns ( 88.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { 74374:inst3|13 74374:inst3|40~1 74374:inst3|40~2 74374:inst3|40~4 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.011 ns" { 74374:inst3|13 {} 74374:inst3|40~1 {} 74374:inst3|40~2 {} 74374:inst3|40~4 {} 74374:inst1|13 {} } { 0.000ns 0.523ns 1.148ns 1.098ns 0.785ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.339 ns - Smallest " "Info: - Smallest clock skew is -0.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.639 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.114 ns) 3.259 ns inst11 2 COMB LC_X20_Y4_N4 8 " "Info: 2: + IC(1.676 ns) + CELL(0.114 ns) = 3.259 ns; Loc. = LC_X20_Y4_N4; Fanout = 8; COMB Node = 'inst11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { CLK inst11 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 168 232 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.669 ns) + CELL(0.711 ns) 8.639 ns 74374:inst1\|13 3 REG LC_X25_Y5_N3 1 " "Info: 3: + IC(4.669 ns) + CELL(0.711 ns) = 8.639 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; REG Node = '74374:inst1\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { inst11 74374:inst1|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 26.55 % ) " "Info: Total cell delay = 2.294 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.345 ns ( 73.45 % ) " "Info: Total interconnect delay = 6.345 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { CLK inst11 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { CLK {} CLK~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.676ns 4.669ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.978 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.442 ns) 3.575 ns inst13 2 COMB LC_X20_Y4_N2 8 " "Info: 2: + IC(1.664 ns) + CELL(0.442 ns) = 3.575 ns; Loc. = LC_X20_Y4_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { CLK inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.692 ns) + CELL(0.711 ns) 8.978 ns 74374:inst3\|13 3 REG LC_X25_Y5_N5 1 " "Info: 3: + IC(4.692 ns) + CELL(0.711 ns) = 8.978 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; REG Node = '74374:inst3\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { inst13 74374:inst3|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 29.20 % ) " "Info: Total cell delay = 2.622 ns ( 29.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.356 ns ( 70.80 % ) " "Info: Total interconnect delay = 6.356 ns ( 70.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { CLK inst13 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.664ns 4.692ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { CLK inst11 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { CLK {} CLK~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.676ns 4.669ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { CLK inst13 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.664ns 4.692ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { 74374:inst3|13 74374:inst3|40~1 74374:inst3|40~2 74374:inst3|40~4 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.011 ns" { 74374:inst3|13 {} 74374:inst3|40~1 {} 74374:inst3|40~2 {} 74374:inst3|40~4 {} 74374:inst1|13 {} } { 0.000ns 0.523ns 1.148ns 1.098ns 0.785ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { CLK inst11 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { CLK {} CLK~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.676ns 4.669ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { CLK inst13 74374:inst3|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|13 {} } { 0.000ns 0.000ns 1.664ns 4.692ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LDDR\[1\] register 74374:inst1\|13 register 74374:inst1\|13 249.19 MHz 4.013 ns Internal " "Info: Clock \"LDDR\[1\]\" has Internal fmax of 249.19 MHz between source register \"74374:inst1\|13\" and destination register \"74374:inst1\|13\" (period= 4.013 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.752 ns + Longest register register " "Info: + Longest register to register delay is 3.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst1\|13 1 REG LC_X25_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; REG Node = '74374:inst1\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst1|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns 74374:inst3\|40~1 2 COMB LC_X25_Y5_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; COMB Node = '74374:inst3\|40~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 74374:inst1|13 74374:inst3|40~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.114 ns) 1.640 ns 74374:inst3\|40~2 3 COMB LC_X26_Y5_N8 3 " "Info: 3: + IC(1.148 ns) + CELL(0.114 ns) = 1.640 ns; Loc. = LC_X26_Y5_N8; Fanout = 3; COMB Node = '74374:inst3\|40~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { 74374:inst3|40~1 74374:inst3|40~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.114 ns) 2.852 ns 74374:inst3\|40~4 4 COMB LC_X25_Y5_N5 2 " "Info: 4: + IC(1.098 ns) + CELL(0.114 ns) = 2.852 ns; Loc. = LC_X25_Y5_N5; Fanout = 2; COMB Node = '74374:inst3\|40~4'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { 74374:inst3|40~2 74374:inst3|40~4 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.115 ns) 3.752 ns 74374:inst1\|13 5 REG LC_X25_Y5_N3 1 " "Info: 5: + IC(0.785 ns) + CELL(0.115 ns) = 3.752 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; REG Node = '74374:inst1\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { 74374:inst3|40~4 74374:inst1|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.721 ns ( 19.22 % ) " "Info: Total cell delay = 0.721 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.031 ns ( 80.78 % ) " "Info: Total interconnect delay = 3.031 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { 74374:inst1|13 74374:inst3|40~1 74374:inst3|40~2 74374:inst3|40~4 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.752 ns" { 74374:inst1|13 {} 74374:inst3|40~1 {} 74374:inst3|40~2 {} 74374:inst3|40~4 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.148ns 1.098ns 0.785ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[1\] destination 8.671 ns + Shortest register " "Info: + Shortest clock path from clock \"LDDR\[1\]\" to destination register is 8.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LDDR\[1\] 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'LDDR\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[1] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.292 ns) 3.291 ns inst11 2 COMB LC_X20_Y4_N4 8 " "Info: 2: + IC(1.530 ns) + CELL(0.292 ns) = 3.291 ns; Loc. = LC_X20_Y4_N4; Fanout = 8; COMB Node = 'inst11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { LDDR[1] inst11 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 168 232 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.669 ns) + CELL(0.711 ns) 8.671 ns 74374:inst1\|13 3 REG LC_X25_Y5_N3 1 " "Info: 3: + IC(4.669 ns) + CELL(0.711 ns) = 8.671 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; REG Node = '74374:inst1\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { inst11 74374:inst1|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 28.51 % ) " "Info: Total cell delay = 2.472 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.199 ns ( 71.49 % ) " "Info: Total interconnect delay = 6.199 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { LDDR[1] inst11 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.530ns 4.669ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[1\] source 8.671 ns - Longest register " "Info: - Longest clock path from clock \"LDDR\[1\]\" to source register is 8.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LDDR\[1\] 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'LDDR\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[1] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.292 ns) 3.291 ns inst11 2 COMB LC_X20_Y4_N4 8 " "Info: 2: + IC(1.530 ns) + CELL(0.292 ns) = 3.291 ns; Loc. = LC_X20_Y4_N4; Fanout = 8; COMB Node = 'inst11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { LDDR[1] inst11 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 168 232 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.669 ns) + CELL(0.711 ns) 8.671 ns 74374:inst1\|13 3 REG LC_X25_Y5_N3 1 " "Info: 3: + IC(4.669 ns) + CELL(0.711 ns) = 8.671 ns; Loc. = LC_X25_Y5_N3; Fanout = 1; REG Node = '74374:inst1\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { inst11 74374:inst1|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 28.51 % ) " "Info: Total cell delay = 2.472 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.199 ns ( 71.49 % ) " "Info: Total interconnect delay = 6.199 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { LDDR[1] inst11 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.530ns 4.669ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { LDDR[1] inst11 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.530ns 4.669ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.530ns 4.669ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { 74374:inst1|13 74374:inst3|40~1 74374:inst3|40~2 74374:inst3|40~4 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.752 ns" { 74374:inst1|13 {} 74374:inst3|40~1 {} 74374:inst3|40~2 {} 74374:inst3|40~4 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.148ns 1.098ns 0.785ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { LDDR[1] inst11 74374:inst1|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.530ns 4.669ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|13 {} } { 0.000ns 0.000ns 1.530ns 4.669ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "LDDR\[2\] register register 74374:inst2\|13 74374:inst2\|13 275.03 MHz Internal " "Info: Clock \"LDDR\[2\]\" Internal fmax is restricted to 275.03 MHz between source register \"74374:inst2\|13\" and destination register \"74374:inst2\|13\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.420 ns + Longest register register " "Info: + Longest register to register delay is 2.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst2\|13 1 REG LC_X26_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y5_N8; Fanout = 1; REG Node = '74374:inst2\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst2|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns 74374:inst3\|40~2 2 COMB LC_X26_Y5_N8 3 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X26_Y5_N8; Fanout = 3; COMB Node = '74374:inst3\|40~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 74374:inst2|13 74374:inst3|40~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.114 ns) 1.590 ns 74374:inst3\|40~4 3 COMB LC_X25_Y5_N5 2 " "Info: 3: + IC(1.098 ns) + CELL(0.114 ns) = 1.590 ns; Loc. = LC_X25_Y5_N5; Fanout = 2; COMB Node = '74374:inst3\|40~4'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { 74374:inst3|40~2 74374:inst3|40~4 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.115 ns) 2.420 ns 74374:inst2\|13 4 REG LC_X26_Y5_N8 1 " "Info: 4: + IC(0.715 ns) + CELL(0.115 ns) = 2.420 ns; Loc. = LC_X26_Y5_N8; Fanout = 1; REG Node = '74374:inst2\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { 74374:inst3|40~4 74374:inst2|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 25.08 % ) " "Info: Total cell delay = 0.607 ns ( 25.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.813 ns ( 74.92 % ) " "Info: Total interconnect delay = 1.813 ns ( 74.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { 74374:inst2|13 74374:inst3|40~2 74374:inst3|40~4 74374:inst2|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.420 ns" { 74374:inst2|13 {} 74374:inst3|40~2 {} 74374:inst3|40~4 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.098ns 0.715ns } { 0.000ns 0.378ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[2\] destination 8.242 ns + Shortest register " "Info: + Shortest clock path from clock \"LDDR\[2\]\" to destination register is 8.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[2\] 1 CLK PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_60; Fanout = 1; CLK Node = 'LDDR\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.114 ns) 2.875 ns inst12 2 COMB LC_X20_Y4_N5 8 " "Info: 2: + IC(1.286 ns) + CELL(0.114 ns) = 2.875 ns; Loc. = LC_X20_Y4_N5; Fanout = 8; COMB Node = 'inst12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { LDDR[2] inst12 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.656 ns) + CELL(0.711 ns) 8.242 ns 74374:inst2\|13 3 REG LC_X26_Y5_N8 1 " "Info: 3: + IC(4.656 ns) + CELL(0.711 ns) = 8.242 ns; Loc. = LC_X26_Y5_N8; Fanout = 1; REG Node = '74374:inst2\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { inst12 74374:inst2|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 27.91 % ) " "Info: Total cell delay = 2.300 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.942 ns ( 72.09 % ) " "Info: Total interconnect delay = 5.942 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { LDDR[2] inst12 74374:inst2|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[2\] source 8.242 ns - Longest register " "Info: - Longest clock path from clock \"LDDR\[2\]\" to source register is 8.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[2\] 1 CLK PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_60; Fanout = 1; CLK Node = 'LDDR\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.114 ns) 2.875 ns inst12 2 COMB LC_X20_Y4_N5 8 " "Info: 2: + IC(1.286 ns) + CELL(0.114 ns) = 2.875 ns; Loc. = LC_X20_Y4_N5; Fanout = 8; COMB Node = 'inst12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { LDDR[2] inst12 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.656 ns) + CELL(0.711 ns) 8.242 ns 74374:inst2\|13 3 REG LC_X26_Y5_N8 1 " "Info: 3: + IC(4.656 ns) + CELL(0.711 ns) = 8.242 ns; Loc. = LC_X26_Y5_N8; Fanout = 1; REG Node = '74374:inst2\|13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { inst12 74374:inst2|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 27.91 % ) " "Info: Total cell delay = 2.300 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.942 ns ( 72.09 % ) " "Info: Total interconnect delay = 5.942 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { LDDR[2] inst12 74374:inst2|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { LDDR[2] inst12 74374:inst2|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { 74374:inst2|13 74374:inst3|40~2 74374:inst3|40~4 74374:inst2|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.420 ns" { 74374:inst2|13 {} 74374:inst3|40~2 {} 74374:inst3|40~4 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.098ns 0.715ns } { 0.000ns 0.378ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { LDDR[2] inst12 74374:inst2|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst2|13 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "" { 74374:inst2|13 {} } {  } {  } "" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst2\|17 k\[3\] LDDR\[2\] 4.604 ns register " "Info: tsu for register \"74374:inst2\|17\" (data pin = \"k\[3\]\", clock pin = \"LDDR\[2\]\") is 4.604 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.809 ns + Longest pin register " "Info: + Longest pin to register delay is 12.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns k\[3\] 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'k\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[3] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 0 80 248 16 "k\[7..0\]" "" } { -8 248 336 8 "k\[7..0\]" "" } { 184 -24 32 200 "k\[7\]" "" } { 200 -24 32 216 "k\[6\]" "" } { 216 -16 32 232 "k\[5\]" "" } { 232 -24 32 248 "k\[4\]" "" } { 264 -24 32 280 "k\[3\]" "" } { 280 -16 32 296 "k\[2\]" "" } { 296 -16 32 312 "k\[1\]" "" } { 312 -16 32 328 "k\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.390 ns) + CELL(0.292 ns) 9.151 ns 74244:inst\|36~0 2 COMB LC_X26_Y13_N4 1 " "Info: 2: + IC(7.390 ns) + CELL(0.292 ns) = 9.151 ns; Loc. = LC_X26_Y13_N4; Fanout = 1; COMB Node = '74244:inst\|36~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { k[3] 74244:inst|36~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.590 ns) 11.502 ns 74374:inst3\|44~2 3 COMB LC_X26_Y5_N4 3 " "Info: 3: + IC(1.761 ns) + CELL(0.590 ns) = 11.502 ns; Loc. = LC_X26_Y5_N4; Fanout = 3; COMB Node = '74374:inst3\|44~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { 74244:inst|36~0 74374:inst3|44~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 12.251 ns 74374:inst3\|44~3 4 COMB LC_X26_Y5_N2 2 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 12.251 ns; Loc. = LC_X26_Y5_N2; Fanout = 2; COMB Node = '74374:inst3\|44~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 74374:inst3|44~2 74374:inst3|44~3 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.115 ns) 12.809 ns 74374:inst2\|17 5 REG LC_X26_Y5_N4 1 " "Info: 5: + IC(0.443 ns) + CELL(0.115 ns) = 12.809 ns; Loc. = LC_X26_Y5_N4; Fanout = 1; REG Node = '74374:inst2\|17'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { 74374:inst3|44~3 74374:inst2|17 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 512 256 320 592 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 21.53 % ) " "Info: Total cell delay = 2.758 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.051 ns ( 78.47 % ) " "Info: Total interconnect delay = 10.051 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.809 ns" { k[3] 74244:inst|36~0 74374:inst3|44~2 74374:inst3|44~3 74374:inst2|17 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.809 ns" { k[3] {} k[3]~out0 {} 74244:inst|36~0 {} 74374:inst3|44~2 {} 74374:inst3|44~3 {} 74374:inst2|17 {} } { 0.000ns 0.000ns 7.390ns 1.761ns 0.457ns 0.443ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.292ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 512 256 320 592 "17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[2\] destination 8.242 ns - Shortest register " "Info: - Shortest clock path from clock \"LDDR\[2\]\" to destination register is 8.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[2\] 1 CLK PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_60; Fanout = 1; CLK Node = 'LDDR\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.114 ns) 2.875 ns inst12 2 COMB LC_X20_Y4_N5 8 " "Info: 2: + IC(1.286 ns) + CELL(0.114 ns) = 2.875 ns; Loc. = LC_X20_Y4_N5; Fanout = 8; COMB Node = 'inst12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { LDDR[2] inst12 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.656 ns) + CELL(0.711 ns) 8.242 ns 74374:inst2\|17 3 REG LC_X26_Y5_N4 1 " "Info: 3: + IC(4.656 ns) + CELL(0.711 ns) = 8.242 ns; Loc. = LC_X26_Y5_N4; Fanout = 1; REG Node = '74374:inst2\|17'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { inst12 74374:inst2|17 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 512 256 320 592 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 27.91 % ) " "Info: Total cell delay = 2.300 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.942 ns ( 72.09 % ) " "Info: Total interconnect delay = 5.942 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { LDDR[2] inst12 74374:inst2|17 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|17 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.809 ns" { k[3] 74244:inst|36~0 74374:inst3|44~2 74374:inst3|44~3 74374:inst2|17 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.809 ns" { k[3] {} k[3]~out0 {} 74244:inst|36~0 {} 74374:inst3|44~2 {} 74374:inst3|44~3 {} 74374:inst2|17 {} } { 0.000ns 0.000ns 7.390ns 1.761ns 0.457ns 0.443ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.292ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { LDDR[2] inst12 74374:inst2|17 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|17 {} } { 0.000ns 0.000ns 1.286ns 4.656ns } { 0.000ns 1.475ns 0.114ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK L\[1\] 74374:inst3\|19 18.197 ns register " "Info: tco from clock \"CLK\" to destination pin \"L\[1\]\" through register \"74374:inst3\|19\" is 18.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.016 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.442 ns) 3.575 ns inst13 2 COMB LC_X20_Y4_N2 8 " "Info: 2: + IC(1.664 ns) + CELL(0.442 ns) = 3.575 ns; Loc. = LC_X20_Y4_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { CLK inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.730 ns) + CELL(0.711 ns) 9.016 ns 74374:inst3\|19 3 REG LC_X25_Y13_N4 1 " "Info: 3: + IC(4.730 ns) + CELL(0.711 ns) = 9.016 ns; Loc. = LC_X25_Y13_N4; Fanout = 1; REG Node = '74374:inst3\|19'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.441 ns" { inst13 74374:inst3|19 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 720 256 320 800 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 29.08 % ) " "Info: Total cell delay = 2.622 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.394 ns ( 70.92 % ) " "Info: Total interconnect delay = 6.394 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.016 ns" { CLK inst13 74374:inst3|19 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.016 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|19 {} } { 0.000ns 0.000ns 1.664ns 4.730ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 720 256 320 800 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.957 ns + Longest register pin " "Info: + Longest register to pin delay is 8.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst3\|19 1 REG LC_X25_Y13_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y13_N4; Fanout = 1; REG Node = '74374:inst3\|19'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|19 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 720 256 320 800 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.442 ns) 0.940 ns 74374:inst3\|46~1 2 COMB LC_X25_Y13_N2 1 " "Info: 2: + IC(0.498 ns) + CELL(0.442 ns) = 0.940 ns; Loc. = LC_X25_Y13_N2; Fanout = 1; COMB Node = '74374:inst3\|46~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { 74374:inst3|19 74374:inst3|46~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.114 ns) 1.776 ns 74374:inst3\|46~2 3 COMB LC_X26_Y13_N6 3 " "Info: 3: + IC(0.722 ns) + CELL(0.114 ns) = 1.776 ns; Loc. = LC_X26_Y13_N6; Fanout = 3; COMB Node = '74374:inst3\|46~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { 74374:inst3|46~1 74374:inst3|46~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.057 ns) + CELL(2.124 ns) 8.957 ns L\[1\] 4 PIN PIN_36 0 " "Info: 4: + IC(5.057 ns) + CELL(2.124 ns) = 8.957 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'L\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { 74374:inst3|46~2 L[1] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 8 584 760 24 "L\[7..0\]" "" } { 0 512 584 16 "L\[7..0\]" "" } { 176 256 288 192 "L\[7\]" "" } { 192 256 289 208 "L\[6\]" "" } { 208 256 288 224 "L\[5\]" "" } { 224 256 289 240 "L\[4\]" "" } { 240 256 293 256 "L\[3\]" "" } { 256 256 298 272 "L\[2\]" "" } { 272 256 288 288 "L\[1\]" "" } { 288 256 288 304 "L\[0\]" "" } { 176 408 440 192 "L\[7\]" "" } { 192 408 441 208 "L\[6\]" "" } { 208 408 440 224 "L\[5\]" "" } { 224 408 441 240 "L\[4\]" "" } { 240 408 445 256 "L\[3\]" "" } { 256 408 450 272 "L\[2\]" "" } { 272 408 440 288 "L\[1\]" "" } { 288 408 440 304 "L\[0\]" "" } { 176 632 664 192 "L\[7\]" "" } { 192 632 665 208 "L\[6\]" "" } { 208 632 664 224 "L\[5\]" "" } { 224 632 665 240 "L\[4\]" "" } { 240 632 669 256 "L\[3\]" "" } { 256 632 674 272 "L\[2\]" "" } { 272 632 664 288 "L\[1\]" "" } { 288 632 664 304 "L\[0\]" "" } { 176 720 752 192 "L\[7\]" "" } { 192 720 753 208 "L\[6\]" "" } { 208 720 752 224 "L\[5\]" "" } { 224 720 753 240 "L\[4\]" "" } { 240 720 757 256 "L\[3\]" "" } { 272 720 752 288 "L\[1\]" "" } { 288 720 752 304 "L\[0\]" "" } { 256 720 754 272 "L\[2\]" "" } { 176 480 512 192 "L\[7\]" "" } { 192 480 513 208 "L\[6\]" "" } { 208 480 512 224 "L\[5\]" "" } { 224 480 513 240 "L\[4\]" "" } { 240 480 517 256 "L\[3\]" "" } { 272 480 512 288 "L\[1\]" "" } { 288 480 512 304 "L\[0\]" "" } { 256 480 514 272 "L\[2\]" "" } { 176 872 904 192 "L\[7\]" "" } { 192 872 905 208 "L\[6\]" "" } { 208 872 904 224 "L\[5\]" "" } { 224 872 905 240 "L\[4\]" "" } { 240 872 909 256 "L\[3\]" "" } { 256 872 914 272 "L\[2\]" "" } { 272 872 904 288 "L\[1\]" "" } { 288 872 904 304 "L\[0\]" "" } { 200 136 169 216 "L\[6\]" "" } { 232 136 169 248 "L\[4\]" "" } { 264 136 173 280 "L\[3\]" "" } { 184 136 168 200 "L\[7\]" "" } { 296 136 168 312 "L\[1\]" "" } { 312 136 168 328 "L\[0\]" "" } { 216 136 168 232 "L\[5\]" "" } { 280 136 178 296 "L\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.680 ns ( 29.92 % ) " "Info: Total cell delay = 2.680 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.277 ns ( 70.08 % ) " "Info: Total interconnect delay = 6.277 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.957 ns" { 74374:inst3|19 74374:inst3|46~1 74374:inst3|46~2 L[1] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.957 ns" { 74374:inst3|19 {} 74374:inst3|46~1 {} 74374:inst3|46~2 {} L[1] {} } { 0.000ns 0.498ns 0.722ns 5.057ns } { 0.000ns 0.442ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.016 ns" { CLK inst13 74374:inst3|19 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.016 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|19 {} } { 0.000ns 0.000ns 1.664ns 4.730ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.957 ns" { 74374:inst3|19 74374:inst3|46~1 74374:inst3|46~2 L[1] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.957 ns" { 74374:inst3|19 {} 74374:inst3|46~1 {} 74374:inst3|46~2 {} L[1] {} } { 0.000ns 0.498ns 0.722ns 5.057ns } { 0.000ns 0.442ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "k\[1\] L\[1\] 17.254 ns Longest " "Info: Longest tpd from source pin \"k\[1\]\" to destination pin \"L\[1\]\" is 17.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns k\[1\] 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'k\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 0 80 248 16 "k\[7..0\]" "" } { -8 248 336 8 "k\[7..0\]" "" } { 184 -24 32 200 "k\[7\]" "" } { 200 -24 32 216 "k\[6\]" "" } { 216 -16 32 232 "k\[5\]" "" } { 232 -24 32 248 "k\[4\]" "" } { 264 -24 32 280 "k\[3\]" "" } { 280 -16 32 296 "k\[2\]" "" } { 296 -16 32 312 "k\[1\]" "" } { 312 -16 32 328 "k\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.996 ns) + CELL(0.590 ns) 9.055 ns 74244:inst\|27~0 2 COMB LC_X26_Y13_N7 1 " "Info: 2: + IC(6.996 ns) + CELL(0.590 ns) = 9.055 ns; Loc. = LC_X26_Y13_N7; Fanout = 1; COMB Node = '74244:inst\|27~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.586 ns" { k[1] 74244:inst|27~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 10.073 ns 74374:inst3\|46~2 3 COMB LC_X26_Y13_N6 3 " "Info: 3: + IC(0.428 ns) + CELL(0.590 ns) = 10.073 ns; Loc. = LC_X26_Y13_N6; Fanout = 3; COMB Node = '74374:inst3\|46~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { 74244:inst|27~0 74374:inst3|46~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.057 ns) + CELL(2.124 ns) 17.254 ns L\[1\] 4 PIN PIN_36 0 " "Info: 4: + IC(5.057 ns) + CELL(2.124 ns) = 17.254 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'L\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { 74374:inst3|46~2 L[1] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 8 584 760 24 "L\[7..0\]" "" } { 0 512 584 16 "L\[7..0\]" "" } { 176 256 288 192 "L\[7\]" "" } { 192 256 289 208 "L\[6\]" "" } { 208 256 288 224 "L\[5\]" "" } { 224 256 289 240 "L\[4\]" "" } { 240 256 293 256 "L\[3\]" "" } { 256 256 298 272 "L\[2\]" "" } { 272 256 288 288 "L\[1\]" "" } { 288 256 288 304 "L\[0\]" "" } { 176 408 440 192 "L\[7\]" "" } { 192 408 441 208 "L\[6\]" "" } { 208 408 440 224 "L\[5\]" "" } { 224 408 441 240 "L\[4\]" "" } { 240 408 445 256 "L\[3\]" "" } { 256 408 450 272 "L\[2\]" "" } { 272 408 440 288 "L\[1\]" "" } { 288 408 440 304 "L\[0\]" "" } { 176 632 664 192 "L\[7\]" "" } { 192 632 665 208 "L\[6\]" "" } { 208 632 664 224 "L\[5\]" "" } { 224 632 665 240 "L\[4\]" "" } { 240 632 669 256 "L\[3\]" "" } { 256 632 674 272 "L\[2\]" "" } { 272 632 664 288 "L\[1\]" "" } { 288 632 664 304 "L\[0\]" "" } { 176 720 752 192 "L\[7\]" "" } { 192 720 753 208 "L\[6\]" "" } { 208 720 752 224 "L\[5\]" "" } { 224 720 753 240 "L\[4\]" "" } { 240 720 757 256 "L\[3\]" "" } { 272 720 752 288 "L\[1\]" "" } { 288 720 752 304 "L\[0\]" "" } { 256 720 754 272 "L\[2\]" "" } { 176 480 512 192 "L\[7\]" "" } { 192 480 513 208 "L\[6\]" "" } { 208 480 512 224 "L\[5\]" "" } { 224 480 513 240 "L\[4\]" "" } { 240 480 517 256 "L\[3\]" "" } { 272 480 512 288 "L\[1\]" "" } { 288 480 512 304 "L\[0\]" "" } { 256 480 514 272 "L\[2\]" "" } { 176 872 904 192 "L\[7\]" "" } { 192 872 905 208 "L\[6\]" "" } { 208 872 904 224 "L\[5\]" "" } { 224 872 905 240 "L\[4\]" "" } { 240 872 909 256 "L\[3\]" "" } { 256 872 914 272 "L\[2\]" "" } { 272 872 904 288 "L\[1\]" "" } { 288 872 904 304 "L\[0\]" "" } { 200 136 169 216 "L\[6\]" "" } { 232 136 169 248 "L\[4\]" "" } { 264 136 173 280 "L\[3\]" "" } { 184 136 168 200 "L\[7\]" "" } { 296 136 168 312 "L\[1\]" "" } { 312 136 168 328 "L\[0\]" "" } { 216 136 168 232 "L\[5\]" "" } { 280 136 178 296 "L\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.773 ns ( 27.66 % ) " "Info: Total cell delay = 4.773 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.481 ns ( 72.34 % ) " "Info: Total interconnect delay = 12.481 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "17.254 ns" { k[1] 74244:inst|27~0 74374:inst3|46~2 L[1] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "17.254 ns" { k[1] {} k[1]~out0 {} 74244:inst|27~0 {} 74374:inst3|46~2 {} L[1] {} } { 0.000ns 0.000ns 6.996ns 0.428ns 5.057ns } { 0.000ns 1.469ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74374:inst3\|20 k\[0\] CLK 3.514 ns register " "Info: th for register \"74374:inst3\|20\" (data pin = \"k\[0\]\", clock pin = \"CLK\") is 3.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.016 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.442 ns) 3.575 ns inst13 2 COMB LC_X20_Y4_N2 8 " "Info: 2: + IC(1.664 ns) + CELL(0.442 ns) = 3.575 ns; Loc. = LC_X20_Y4_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { CLK inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.730 ns) + CELL(0.711 ns) 9.016 ns 74374:inst3\|20 3 REG LC_X25_Y13_N5 1 " "Info: 3: + IC(4.730 ns) + CELL(0.711 ns) = 9.016 ns; Loc. = LC_X25_Y13_N5; Fanout = 1; REG Node = '74374:inst3\|20'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.441 ns" { inst13 74374:inst3|20 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 29.08 % ) " "Info: Total cell delay = 2.622 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.394 ns ( 70.92 % ) " "Info: Total interconnect delay = 6.394 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.016 ns" { CLK inst13 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.016 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.664ns 4.730ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.517 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns k\[0\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'k\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 0 80 248 16 "k\[7..0\]" "" } { -8 248 336 8 "k\[7..0\]" "" } { 184 -24 32 200 "k\[7\]" "" } { 200 -24 32 216 "k\[6\]" "" } { 216 -16 32 232 "k\[5\]" "" } { 232 -24 32 248 "k\[4\]" "" } { 264 -24 32 280 "k\[3\]" "" } { 280 -16 32 296 "k\[2\]" "" } { 296 -16 32 312 "k\[1\]" "" } { 312 -16 32 328 "k\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.590 ns) 3.502 ns 74244:inst\|26~0 2 COMB LC_X26_Y13_N2 1 " "Info: 2: + IC(1.443 ns) + CELL(0.590 ns) = 3.502 ns; Loc. = LC_X26_Y13_N2; Fanout = 1; COMB Node = '74244:inst\|26~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { k[0] 74244:inst|26~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.590 ns) 4.523 ns 74374:inst3\|47~2 3 COMB LC_X26_Y13_N8 3 " "Info: 3: + IC(0.431 ns) + CELL(0.590 ns) = 4.523 ns; Loc. = LC_X26_Y13_N8; Fanout = 3; COMB Node = '74374:inst3\|47~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { 74244:inst|26~0 74374:inst3|47~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.309 ns) 5.517 ns 74374:inst3\|20 4 REG LC_X25_Y13_N5 1 " "Info: 4: + IC(0.685 ns) + CELL(0.309 ns) = 5.517 ns; Loc. = LC_X25_Y13_N5; Fanout = 1; REG Node = '74374:inst3\|20'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { 74374:inst3|47~2 74374:inst3|20 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 53.62 % ) " "Info: Total cell delay = 2.958 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.559 ns ( 46.38 % ) " "Info: Total interconnect delay = 2.559 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.517 ns" { k[0] 74244:inst|26~0 74374:inst3|47~2 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.517 ns" { k[0] {} k[0]~out0 {} 74244:inst|26~0 {} 74374:inst3|47~2 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.443ns 0.431ns 0.685ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.016 ns" { CLK inst13 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.016 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.664ns 4.730ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.517 ns" { k[0] 74244:inst|26~0 74374:inst3|47~2 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.517 ns" { k[0] {} k[0]~out0 {} 74244:inst|26~0 {} 74374:inst3|47~2 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.443ns 0.431ns 0.685ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 01 13:06:33 2020 " "Info: Processing ended: Sun Mar 01 13:06:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
