/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 256 144)
	(text "LogicUnit" (rect 5 0 56 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 112 25 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "start_address[4..0]" (rect 0 0 108 14)(font "Arial" (font_size 8)))
		(text "start_address[4..0]" (rect 21 27 129 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
		(text "clk" (rect 21 43 36 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "read/write" (rect 0 0 59 14)(font "Arial" (font_size 8)))
		(text "read/write" (rect 21 59 80 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 240 32)
		(output)
		(text "address[4..0]" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "address[4..0]" (rect 144 27 219 41)(font "Arial" (font_size 8)))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(port
		(pt 240 48)
		(output)
		(text "address_clk" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "address_clk" (rect 150 43 219 57)(font "Arial" (font_size 8)))
		(line (pt 240 48)(pt 224 48)(line_width 1))
	)
	(port
		(pt 240 64)
		(output)
		(text "not_r/w" (rect 0 0 44 14)(font "Arial" (font_size 8)))
		(text "not_r/w" (rect 175 59 219 73)(font "Arial" (font_size 8)))
		(line (pt 240 64)(pt 224 64)(line_width 1))
	)
	(port
		(pt 240 80)
		(output)
		(text "reg_clk" (rect 0 0 41 14)(font "Arial" (font_size 8)))
		(text "reg_clk" (rect 178 75 219 89)(font "Arial" (font_size 8)))
		(line (pt 240 80)(pt 224 80)(line_width 1))
	)
	(port
		(pt 240 96)
		(output)
		(text "enable_write" (rect 0 0 74 14)(font "Arial" (font_size 8)))
		(text "enable_write" (rect 145 91 219 105)(font "Arial" (font_size 8)))
		(line (pt 240 96)(pt 224 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 224 112)(line_width 1))
	)
)
