{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713394702334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713394702350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 16:58:22 2024 " "Processing started: Wed Apr 17 16:58:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713394702350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713394702350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FF_T -c FF_T " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FF_T -c FF_T" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713394702350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713394702678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T_7_1200mv_85c_slow.vo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T_7_1200mv_85c_slow.vo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T_7_1200mv_0c_slow.vo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T_7_1200mv_0c_slow.vo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T_min_1200mv_0c_fast.vo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T_min_1200mv_0c_fast.vo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T.vo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T.vo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T_7_1200mv_85c_v_slow.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T_7_1200mv_0c_v_slow.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T_min_1200mv_0c_v_fast.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FF_T_v.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/ simulation " "Generated file FF_T_v.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713394702803 ""}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/FF_T_dump_all_vcd_nodes.tcl " "Writing VCD Dump Commands for all nodes to C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/FF_T/simulation/modelsim/FF_T_dump_all_vcd_nodes.tcl" {  } {  } 0 204020 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713394702803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713394702835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 16:58:22 2024 " "Processing ended: Wed Apr 17 16:58:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713394702835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713394702835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713394702835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713394702835 ""}
