5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm1.4.vcd -o fsm1.4.cdd -y lib -v fsm1.4.v -F fsm
3 0 $root $root NA 0 0 1
3 0 main main fsm1.4.v 1 55 1
2 1 50 8000c 1 3d 121002 0 0 1 2 102 $u1
1 clk 3 83000b 1 0 0 0 1 1 1102
1 reset 4 3000b 1 0 0 0 1 1 1002
1 head 5 3000b 1 0 0 0 1 1 1102
1 tail 6 3000b 1 0 0 0 1 1 1102
1 valid 7 3000b 1 0 0 0 1 1 1102
4 1 0 0
3 0 fsm main.fsm lib/fsm.v 1 35 1
2 2 23 110015 31 1 c 0 0 clock
2 3 23 9000f 0 2a 20000 0 0 1 2 2
2 4 23 90015 4a 27 2100a 2 3 1 2 2
2 5 23 36003f 9 1 c 0 0 next_state
2 6 23 290032 1 32 4 0 0 STATE_IDLE
2 7 23 210032 a 1a 200cc 5 6 2 2 330a
2 8 23 210025 2 1 c 0 0 reset
2 9 23 21003f a 19 201cc 7 8 2 2 330a
2 10 23 18001c 0 1 400 0 0 state
2 11 23 18003f 18 38 600e 9 10
2 12 25 230026 5 1 c 0 0 tail
2 13 25 230026 0 2a 20000 0 0 1 2 2
2 14 25 230026 5 29 20008 12 13 1 2 2
2 15 25 1a001e 3 1 c 0 0 valid
2 16 25 1a001e 0 2a 20000 0 0 1 2 2
2 17 25 1a001e 3 29 20008 15 16 1 2 2
2 18 25 120015 5 1 c 0 0 head
2 19 25 120015 0 2a 20000 0 0 1 2 2
2 20 25 120015 5 29 20008 18 19 1 2 2
2 21 25 9000d 8 1 c 0 0 state
2 22 25 9000d 0 2a 20000 0 0 1 2 2
2 23 25 9000d 8 29 20008 21 22 1 2 2
2 24 25 90015 9 2b 20008 20 23 1 2 2
2 25 25 9001e 9 2b 20008 17 24 1 2 2
2 26 25 90026 15 2b 2100a 14 25 1 2 2
2 27 26 20006 14 3d 12600a 0 0 1 2 1102 $u2
2 28 0 0 9 1 f00e 0 0 next_state
2 29 0 0 8 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 9 a 1 0 0 0 1 1 1102
1 reset 10 a 1 0 0 0 1 1 1002
1 head 11 a 1 0 0 0 1 1 1102
1 tail 12 a 1 0 0 0 1 1 1102
1 valid 13 a 1 0 0 0 1 1 1102
1 state 20 3000b 1 0 1 0 2 1 330a
1 next_state 21 83000b 1 0 1 0 2 1 330a
4 29 29 29
4 28 28 28
4 11 4 4
4 4 11 0
4 27 26 0
4 26 27 0
6 29 28 1 02,08,08,,01,81,010301058105810681030106
3 1 fsm.$u2 main.fsm.$u2 lib/fsm.v 0 33 1
2 30 28 5000e 1 32 4 0 0 STATE_IDLE
2 31 27 9000d 19 1 e 0 0 state
2 32 28 0 a 2d 3114e 30 31 1 2 1102
2 33 29 5000e 1 32 8 0 0 STATE_HEAD
2 34 29 0 7 2d 2020e 33 31 1 2 1102
2 35 30 5000e 1 32 8 0 0 STATE_DATA
2 36 30 0 5 2d 2020e 35 31 1 2 1102
2 37 31 5000e 1 32 8 0 0 STATE_TAIL
2 38 31 0 3 2d 2020e 37 31 1 2 1102
2 39 31 3d0046 1 32 4 0 0 STATE_IDLE
2 40 31 300039 1 32 8 0 0 STATE_HEAD
2 41 31 1f0039 2 1a 2010c 39 40 2 2 130a
2 42 31 28002b 2 1 c 0 0 head
2 43 31 200024 2 1 c 0 0 valid
2 44 31 20002b 2 8 2024c 42 43 1 2 11102
2 45 31 1f0046 2 19 2024c 41 44 2 2 130a
2 46 31 12001b 0 1 400 0 0 next_state
2 47 31 120046 2 37 e 45 46
2 48 30 3d0046 1 32 8 0 0 STATE_DATA
2 49 30 300039 1 32 8 0 0 STATE_TAIL
2 50 30 1f0039 2 1a 20208 48 49 2 2 310a
2 51 30 28002b 2 1 1c 0 0 tail
2 52 30 200024 1 1 18 0 0 valid
2 53 30 20002b 2 8 2033c 51 52 1 2 11002
2 54 30 1f0046 2 19 202b8 50 53 2 2 310a
2 55 30 12001b 0 1 400 0 0 next_state
2 56 30 120046 2 37 2a 54 55
2 57 29 3d0046 1 32 8 0 0 STATE_DATA
2 58 29 300039 1 32 8 0 0 STATE_TAIL
2 59 29 1f0039 2 1a 20208 57 58 2 2 310a
2 60 29 28002b 2 1 1c 0 0 tail
2 61 29 200024 1 1 18 0 0 valid
2 62 29 20002b 2 8 2033c 60 61 1 2 11002
2 63 29 1f0046 2 19 202b8 59 62 2 2 310a
2 64 29 12001b 0 1 400 0 0 next_state
2 65 29 120046 2 37 2a 63 64
2 66 28 3d0046 1 32 4 0 0 STATE_IDLE
2 67 28 300039 1 32 8 0 0 STATE_HEAD
2 68 28 1f0039 3 1a 2010c 66 67 2 2 130a
2 69 28 28002b 3 1 c 0 0 head
2 70 28 200024 3 1 c 0 0 valid
2 71 28 20002b 3 8 2024c 69 70 1 2 11102
2 72 28 1f0046 3 19 2024c 68 71 2 2 130a
2 73 28 12001b 0 1 400 0 0 next_state
2 74 28 120046 3 37 e 72 73
4 47 0 0
4 38 47 0
4 56 0 0
4 36 56 38
4 65 0 0
4 34 65 36
4 74 0 0
4 32 74 34
3 1 main.$u0 main.$u0 fsm1.4.v 0 48 1
3 1 main.$u1 main.$u1 fsm1.4.v 0 53 1
2 75 51 7000a 1 0 20004 0 0 1 4 0
2 76 51 10003 0 1 400 0 0 clk
2 77 51 1000a 1 37 11006 75 76
2 78 52 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 79 52 100013 63 2c 22000a 78 0 32 2 aa aa aa aa aa aa aa aa
2 80 52 1c001e 31 1 1c 0 0 clk
2 81 52 1b001b 31 1b 2002c 80 0 1 2 1102
2 82 52 150017 0 1 400 0 0 clk
2 83 52 15001e 31 37 602e 81 82
4 83 79 79
4 79 83 0
4 77 79 79
