git clone --depth 1 --no-tags https://github.com/burntchow/Intro-to-Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583977336
git clone --depth 1 --no-tags https://github.com/S-Mansi-NITK/tic-tac-toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586795498
git clone --depth 1 --no-tags https://github.com/GenDiMeo/gESSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587255440
git clone --depth 1 --no-tags https://github.com/DiseNisrc/Final_Project-Breakout_clone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587384865
git clone --depth 1 --no-tags https://github.com/Edward7820/Pipelined-CPU-with-Branch-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584112868
git clone --depth 1 --no-tags https://github.com/tyrionhuu/Calculator-by-Nexys-4A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585397617
git clone --depth 1 --no-tags https://github.com/sanjaysattva/Computer-organisation-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584501645
git clone --depth 1 --no-tags https://github.com/EnPassant123/MPW8_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583814498
git clone --depth 1 --no-tags https://github.com/skerr92/wrapped_oak8m14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583957218
git clone --depth 1 --no-tags https://github.com/Aydogan-Goktug/32bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586285214
git clone --depth 1 --no-tags https://github.com/astrakhov-design/aflp_kurs_gorbunova.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586403112
git clone --depth 1 --no-tags https://github.com/bdk/Divider_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586435289
git clone --depth 1 --no-tags https://github.com/AqdasJavaid/RISCV32-IC-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586451235
git clone --depth 1 --no-tags https://github.com/tangxuehuang/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587297581
git clone --depth 1 --no-tags https://github.com/FedericoPerenno/RISC-V-Lite-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587329157
git clone --depth 1 --no-tags https://github.com/Sharif2499/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588288896
git clone --depth 1 --no-tags https://github.com/YuriiSak/MATLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588281666
git clone --depth 1 --no-tags https://github.com/rishikeshkchapekar/dyumnin_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587994779
git clone --depth 1 --no-tags https://github.com/sharathat45/Vector-dot-product.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587911688
git clone --depth 1 --no-tags https://github.com/manoj153/EFX_SAPP_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587803249
git clone --depth 1 --no-tags https://github.com/ncrefe/Proccessor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587892053
git clone --depth 1 --no-tags https://github.com/surajgovin/Verilog-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586983846
git clone --depth 1 --no-tags https://github.com/Bun-chan/NIOSII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587505531
git clone --depth 1 --no-tags https://github.com/Benny021018/logic2022-final-project-16th.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587184367
git clone --depth 1 --no-tags https://github.com/lbthomsen/6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586116496
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/ALU-using-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586133940
git clone --depth 1 --no-tags https://github.com/chae0382/Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586265177
git clone --depth 1 --no-tags https://github.com/wenxuan-hu/ISP_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586273972
git clone --depth 1 --no-tags https://github.com/ShayanGhalehdar/Floating-point-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587043874
git clone --depth 1 --no-tags https://github.com/vikasbansal97/SynchronousAndAsynchronousFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586992007
git clone --depth 1 --no-tags https://github.com/NCKU-CAID/IC_Contest_Grad_Preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588474802
git clone --depth 1 --no-tags https://github.com/jbuchermn/ice40-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589587083
git clone --depth 1 --no-tags https://github.com/ESN2022/GRAFFIN_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589460604
git clone --depth 1 --no-tags https://github.com/TJine/SDRAM-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585030878
git clone --depth 1 --no-tags https://github.com/ESN2022/AFARI_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585159444
git clone --depth 1 --no-tags https://github.com/Megha2899/nbitmutiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585158652
git clone --depth 1 --no-tags https://github.com/AhmedAdel72000/32-bit-5-stage-pipelined-High-performance-MIPS-based-RISC-Core-based-on-Harvard-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584377442
git clone --depth 1 --no-tags https://github.com/ck9753/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584969440
git clone --depth 1 --no-tags https://github.com/aaarazm/FPGA_LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584740245
git clone --depth 1 --no-tags https://github.com/srivathsa662001/VLSI-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584803666
git clone --depth 1 --no-tags https://github.com/KrispyBandito/Pipelined-Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585353172
git clone --depth 1 --no-tags https://github.com/CalinPavel/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588502832
git clone --depth 1 --no-tags https://github.com/ESN2022/FAYARD_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588558037
git clone --depth 1 --no-tags https://github.com/dshriya/Y86-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585656127
git clone --depth 1 --no-tags https://github.com/ACVenkatesh/RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586159838
git clone --depth 1 --no-tags https://github.com/DJYounkin/Basys3-LFSR-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586055667
git clone --depth 1 --no-tags https://github.com/zpxsfhj/FPGA_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587233891
git clone --depth 1 --no-tags https://github.com/yololz/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588141025
git clone --depth 1 --no-tags https://github.com/gitzhen0/CSSE232-Accumulator-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588240988
git clone --depth 1 --no-tags https://github.com/o97520/32bit-RISC-cpu-unfinished-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589578095
git clone --depth 1 --no-tags https://github.com/FedericoPerenno/High-Level-Design-of-2D-Convolution-Accelerators-with-HLS-and-ESP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587341583
git clone --depth 1 --no-tags https://github.com/antoinevg/hello-rusthdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585661532
git clone --depth 1 --no-tags https://github.com/shakiba25/Verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587483010
git clone --depth 1 --no-tags https://github.com/ahmetenesturan/SSTU_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586242211
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586403081
git clone --depth 1 --no-tags https://github.com/ESN2022/MILLION_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586942980
git clone --depth 1 --no-tags https://github.com/ykc2428233/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586631386
git clone --depth 1 --no-tags https://github.com/TanveerKahlon/verilog_alu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586572798
git clone --depth 1 --no-tags https://github.com/siweinstock/archlab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589584734
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CAD-ColParity-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584665938
git clone --depth 1 --no-tags https://github.com/usseez/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583935520
git clone --depth 1 --no-tags https://github.com/Sree-vishnu-s/8-bit-binary-to-bcd-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583930632
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/Co-Processor-with-Floating-Point-Unit-and-Encrypt-Capabilities_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584176627
git clone --depth 1 --no-tags https://github.com/RabbitCabbage/RISCV-CPU-OJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584070895
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/Binary-Convolutional-Neural-Network..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584667350
git clone --depth 1 --no-tags https://github.com/Ushodaya56/USHODAYA-A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584963640
git clone --depth 1 --no-tags https://github.com/tsamouridis/Transmitter-Receiver-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587448687
git clone --depth 1 --no-tags https://github.com/IshaanReni/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587445204
git clone --depth 1 --no-tags https://github.com/Louisejchi/FPGA-Tetris-11th.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587381185
git clone --depth 1 --no-tags https://github.com/yl3524/802.11a-Frontend-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587555082
git clone --depth 1 --no-tags https://github.com/EngPeterAtef/Five-stages-pipeline-processsor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585291132
git clone --depth 1 --no-tags https://github.com/AmirHosseinYari2002/Multi_Cycle_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585533305
git clone --depth 1 --no-tags https://github.com/subru-37/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585300496
git clone --depth 1 --no-tags https://github.com/MariamRaouf30/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585301274
git clone --depth 1 --no-tags https://github.com/asazeez/verilog-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585371525
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_RFSoC_Gen1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585371195
git clone --depth 1 --no-tags https://github.com/swmike01/FPGA-project_Da-Vinci-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588593622
git clone --depth 1 --no-tags https://github.com/evolvecmos/intra_oral_sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588913948
git clone --depth 1 --no-tags https://github.com/MarkLin0222/final_reversi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589501980
git clone --depth 1 --no-tags https://github.com/ouzbe/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589241120
git clone --depth 1 --no-tags https://github.com/2022-m07-ecg/VHDL_Filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589550020
git clone --depth 1 --no-tags https://github.com/krishbin/apicore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584162568
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/SPI_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584103801
git clone --depth 1 --no-tags https://github.com/AqdasJavaid/RTL-of-4-way-set-associative-cache-with-parameterize-size.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586459242
git clone --depth 1 --no-tags https://github.com/linhengpei/IC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587217913
git clone --depth 1 --no-tags https://github.com/xan-dros/emma_symbiflow_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586939851
git clone --depth 1 --no-tags https://github.com/hvd007-harsh/Verilog_RTLCoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587746769
git clone --depth 1 --no-tags https://github.com/Udonhef2bmad/fpga-2D-radar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587641111
git clone --depth 1 --no-tags https://github.com/zayaanali/touhou-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588047913
git clone --depth 1 --no-tags https://github.com/943861lkfH/VGA_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587284673
git clone --depth 1 --no-tags https://github.com/thkim2031/mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588391675
git clone --depth 1 --no-tags https://github.com/juhiyon/uart_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586690859
git clone --depth 1 --no-tags https://github.com/xerxes1920/Final_Vetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584882542
git clone --depth 1 --no-tags https://github.com/Ramu100/Ramu100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584362155
git clone --depth 1 --no-tags https://github.com/oreomustdoit/Linear-Convolution-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586223437
git clone --depth 1 --no-tags https://github.com/Minhkhoa444/Simple-FIR-LPF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583870511
