$date
	Wed Jun 18 21:47:10 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_controller $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 # REack $end
$var wire 1 $ Rreq $end
$var wire 1 % clk $end
$var wire 1 & sample $end
$var reg 1 ' Err0 $end
$var reg 1 ( Err1 $end
$var reg 1 ) LEack $end
$var reg 1 * Lreq $end
$var reg 1 + REreq $end
$var reg 1 , Rack $end
$var reg 2 - counter_error [1:0] $end
$var reg 2 . counter_rack [1:0] $end
$var integer 32 / done [31:0] $end
$var integer 32 0 i [31:0] $end
$var reg 1 1 rst $end
$var reg 1 2 state $end
$scope module uut $end
$var wire 1 3 Err0 $end
$var wire 1 4 Err1 $end
$var wire 1 5 LEack $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 6 Lreq $end
$var wire 1 # REack $end
$var wire 1 7 REreq $end
$var wire 1 8 Rack $end
$var wire 1 $ Rreq $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 % clk $end
$var wire 1 ; goEM $end
$var wire 1 < goLM $end
$var wire 1 = goLR $end
$var wire 1 > goME $end
$var wire 1 ? goML $end
$var wire 1 @ rst $end
$var wire 1 & sample $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@
x?
x>
x=
x<
x;
x:
x9
08
07
06
05
04
03
12
01
b1 0
b0 /
b0 .
b0 -
0,
0+
0*
0)
0(
0'
x&
x%
x$
x#
x"
x!
$end
#1
09
0;
0=
0<
0!
#2
0%
0$
#3
0>
#4
0?
0&
0#
#5
0"
#10
11
1@
#12
1*
16
#13
1!
#15
0:
#33
1)
15
#34
1=
1<
#35
1%
1$
#55
1+
17
#56
1;
#57
1&
#59
1'
13
#60
0%
1?
19
#61
0&
1>
1"
#62
0*
06
1#
#63
0!
b1 -
0'
03
#64
09
#82
b1 .
1,
18
#83
0)
05
#84
0=
0<
#85
1%
0$
#105
0+
07
#106
0;
#107
1&
#109
1'
13
#110
0%
0?
19
#111
0>
0&
0"
#112
1*
16
0#
#113
1!
02
b0 -
0'
03
#114
09
#132
b10 .
0,
08
#133
1)
15
#134
1=
1<
#135
1%
1$
#155
1+
17
#156
1;
#157
1&
#159
1(
14
#160
0%
1?
#161
1"
#162
0*
06
#163
0!
#174
1:
#175
1>
0&
#176
1#
#177
b1 -
0(
04
#183
0)
05
#184
0=
0<
#192
0:
#196
b11 .
1,
18
#197
1%
0$
#217
0+
07
#218
0;
#219
1&
#221
1(
14
#222
0%
0?
#223
0"
#224
1*
16
#225
1!
#236
1:
#237
0>
0&
#238
0#
#239
12
b0 -
0(
04
#245
1)
15
#246
1=
1<
#254
0:
#512
