Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Mar 21 10:16:41 2022
| Host         : PC-095 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.727        0.000                      0                  248        0.184        0.000                      0                  248        9.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.727        0.000                      0                  248        0.184        0.000                      0                  248        9.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.389%)  route 3.934ns (82.611%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.173    10.131    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[0]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.389%)  route 3.934ns (82.611%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.173    10.131    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[1]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.389%)  route 3.934ns (82.611%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.173    10.131    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[2]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.389%)  route 3.934ns (82.611%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.173    10.131    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[3]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.868ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.032     9.990    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[4]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 14.868    

Slack (MET) :             14.868ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.032     9.990    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[5]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 14.868    

Slack (MET) :             14.868ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.032     9.990    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[6]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 14.868    

Slack (MET) :             14.868ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.032     9.990    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    24.920    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[7]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X40Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    UART_Tx_block_i/bit_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 14.868    

Slack (MET) :             14.895ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.828ns (17.944%)  route 3.786ns (82.056%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.025     9.984    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.558    24.916    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[28]/C
                         clock pessimism              0.454    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X40Y64         FDRE (Setup_fdre_C_R)       -0.429    24.879    UART_Tx_block_i/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                 14.895    

Slack (MET) :             14.895ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.828ns (17.944%)  route 3.786ns (82.056%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.735     5.369    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           1.149     6.975    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           0.957     8.056    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.654     8.834    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.958 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.025     9.984    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.558    24.916    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[29]/C
                         clock pessimism              0.454    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X40Y64         FDRE (Setup_fdre_C_R)       -0.429    24.879    UART_Tx_block_i/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                 14.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/debouncer_i/btn_deb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/edge_detector_i/prev_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.165%)  route 0.135ns (48.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.465    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/btn_deb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  gen_btn_in[0].btn_in_inst/debouncer_i/btn_deb_reg/Q
                         net (fo=3, routed)           0.135     1.741    gen_btn_in[0].btn_in_inst/edge_detector_i/prev_btn_reg_0
    SLICE_X43Y58         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/prev_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     1.982    gen_btn_in[0].btn_in_inst/edge_detector_i/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/prev_btn_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.076     1.557    gen_btn_in[0].btn_in_inst/edge_detector_i/prev_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.466    gen_btn_in[0].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/Q
                         net (fo=1, routed)           0.054     1.648    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg
    SLICE_X43Y53         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.983    gen_btn_in[0].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)        -0.008     1.458    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UART_Tx_block_i/UART_Tx_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/UART_Tx_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.194%)  route 0.134ns (41.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.584     1.462    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  UART_Tx_block_i/UART_Tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  UART_Tx_block_i/UART_Tx_busy_reg/Q
                         net (fo=5, routed)           0.134     1.737    UART_Tx_block_i/led_o_OBUF[0]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  UART_Tx_block_i/UART_Tx_busy_i_1/O
                         net (fo=1, routed)           0.000     1.782    UART_Tx_block_i/UART_Tx_busy_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  UART_Tx_block_i/UART_Tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.979    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  UART_Tx_block_i/UART_Tx_busy_reg/C
                         clock pessimism             -0.517     1.462    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.092     1.554    UART_Tx_block_i/UART_Tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UART_Tx_block_i/UART_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/UART_Tx_Data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.117%)  route 0.193ns (50.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.465    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  UART_Tx_block_i/UART_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  UART_Tx_block_i/UART_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.193     1.799    UART_Tx_block_i/UART_data_reg[7]
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  UART_Tx_block_i/UART_Tx_Data_out_i_2/O
                         net (fo=1, routed)           0.000     1.844    UART_Tx_block_i/UART_Tx_Data_out_i_2_n_0
    SLICE_X39Y59         FDRE                                         r  UART_Tx_block_i/UART_Tx_Data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.980    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  UART_Tx_block_i/UART_Tx_Data_out_reg/C
                         clock pessimism             -0.481     1.499    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.091     1.590    UART_Tx_block_i/UART_Tx_Data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ce_gen_1/divided_output.cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_1/divided_output.cnt_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.298%)  route 0.177ns (48.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.465    ce_gen_1/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  ce_gen_1/divided_output.cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ce_gen_1/divided_output.cnt_d_reg[2]/Q
                         net (fo=7, routed)           0.177     1.783    ce_gen_1/cnt_d[2]
    SLICE_X41Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  ce_gen_1/divided_output.cnt_d[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    ce_gen_1/cnt_d_0[4]
    SLICE_X41Y58         FDRE                                         r  ce_gen_1/divided_output.cnt_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     1.982    ce_gen_1/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  ce_gen_1/divided_output.cnt_d_reg[4]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.091     1.572    ce_gen_1/divided_output.cnt_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ce_gen_2/divided_output.cnt_d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/divided_output.cnt_d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.464    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ce_gen_2/divided_output.cnt_d_reg[12]/Q
                         net (fo=2, routed)           0.119     1.724    ce_gen_2/divided_output.cnt_d_reg_n_0_[12]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  ce_gen_2/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.832    ce_gen_2/plusOp_carry__1_n_4
    SLICE_X39Y56         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.981    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[12]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.105     1.569    ce_gen_2/divided_output.cnt_d_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ce_gen_2/divided_output.cnt_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/divided_output.cnt_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.464    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ce_gen_2/divided_output.cnt_d_reg[4]/Q
                         net (fo=2, routed)           0.119     1.724    ce_gen_2/divided_output.cnt_d_reg_n_0_[4]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  ce_gen_2/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.832    ce_gen_2/plusOp_carry_n_4
    SLICE_X39Y54         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.981    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[4]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.105     1.569    ce_gen_2/divided_output.cnt_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ce_gen_2/divided_output.cnt_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/divided_output.cnt_d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.464    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ce_gen_2/divided_output.cnt_d_reg[8]/Q
                         net (fo=2, routed)           0.119     1.724    ce_gen_2/divided_output.cnt_d_reg_n_0_[8]
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  ce_gen_2/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.832    ce_gen_2/plusOp_carry__0_n_4
    SLICE_X39Y55         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.981    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[8]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.105     1.569    ce_gen_2/divided_output.cnt_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ce_gen_2/divided_output.cnt_d_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/divided_output.cnt_d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.585     1.463    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  ce_gen_2/divided_output.cnt_d_reg[16]/Q
                         net (fo=2, routed)           0.119     1.723    ce_gen_2/divided_output.cnt_d_reg_n_0_[16]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  ce_gen_2/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.831    ce_gen_2/plusOp_carry__2_n_4
    SLICE_X39Y57         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.980    ce_gen_2/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  ce_gen_2/divided_output.cnt_d_reg[16]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.105     1.568    ce_gen_2/divided_output.cnt_d_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_Tx_block_i/UART_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/UART_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.465    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  UART_Tx_block_i/UART_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  UART_Tx_block_i/UART_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.168     1.774    UART_Tx_block_i/UART_data_reg[7]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  UART_Tx_block_i/UART_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.819    UART_Tx_block_i/UART_data_reg[7]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  UART_Tx_block_i/UART_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     1.982    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  UART_Tx_block_i/UART_data_reg_reg[7]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.091     1.556    UART_Tx_block_i/UART_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y61    UART_Tx_block_i/Tx_enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y59    UART_Tx_block_i/UART_Tx_Data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y61    UART_Tx_block_i/UART_Tx_busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    UART_Tx_block_i/UART_data_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    UART_Tx_block_i/UART_data_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    UART_Tx_block_i/UART_data_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    UART_Tx_block_i/UART_data_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y59    UART_Tx_block_i/UART_data_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y59    UART_Tx_block_i/bit_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    UART_Tx_block_i/UART_data_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    UART_Tx_block_i/UART_data_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    UART_Tx_block_i/UART_data_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    UART_Tx_block_i/UART_data_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y59    UART_Tx_block_i/bit_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y59    UART_Tx_block_i/bit_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    UART_Tx_block_i/bit_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    UART_Tx_block_i/bit_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    UART_Tx_block_i/bit_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    UART_Tx_block_i/bit_cnt_reg[7]/C



