$date
	Fri Sep 25 18:50:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testclk $end
$var wire 1 ! clk $end
$var reg 1 " hlt $end
$scope module tst $end
$var wire 1 ! clk $end
$var wire 1 " hlt $end
$var reg 1 # clock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1!
1#
#40
0!
0#
#60
1!
1#
#80
0!
0#
#100
1"
1!
1#
#200
