// Seed: 2847704244
module module_0 (
    input uwire id_0
);
  tri id_2;
  assign id_2 = 1;
  specify
    (id_3 => id_4) = (1  : 1  : !id_4);
    (id_5 => id_6) = 0;
  endspecify
endmodule
module module_1 (
    input wand id_0,
    input wor id_1
    , id_24,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5
    , id_25,
    output uwire id_6,
    output wand id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    output wor id_14,
    input tri1 id_15,
    input wand id_16,
    input supply0 id_17,
    output tri id_18,
    input wand id_19,
    input tri1 id_20,
    input tri1 id_21,
    output tri id_22
);
  wire id_26;
  module_0(
      id_2
  );
endmodule
