Running: D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS_TB_isim_beh.exe -prj C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS_TB_beh.prj work.MIPS_TB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/reg_bank.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/ipcore_dir/P_M.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/ipcore_dir/D_M.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/d_flipflop.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/Write_Block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/Stall_Block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/RB_Block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/PM_Block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/JC_Block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/DM_Block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/DC_Block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/ALU.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS.v" Line 38: Redeclaration of ansi port ins is not allowed
WARNING:HDLCompiler:751 - "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS.v" Line 39: Redeclaration of ansi port A is not allowed
WARNING:HDLCompiler:751 - "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS.v" Line 40: Redeclaration of ansi port B is not allowed
WARNING:HDLCompiler:751 - "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS.v" Line 41: Redeclaration of ansi port imm_sel is not allowed
WARNING:HDLCompiler:751 - "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS.v" Line 43: Redeclaration of ansi port interrupt is not allowed
Analyzing Verilog file "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS_TB.v" into library work
Analyzing Verilog file "D:/Software/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS.v" Line 58: Size mismatch in connection of port <op_dec>. Formal port size is 6-bit while actual signal size is 16-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module D_M
Compiling module PM_Block
Compiling module d_flipflop
Compiling module Stall_Block
Compiling module JC_Block
Compiling module reg_bank
Compiling module RB_Block
Compiling module DC_Block
Compiling module RSA
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module P_M
Compiling module DM_Block
Compiling module Write_Block
Compiling module MIPS
Compiling module MIPS_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 25 Verilog Units
Built simulation executable C:/Users/patel/Desktop/CLG/Sem - 3/CO/LAB/MIPS_2/MIPS_TB_isim_beh.exe
Fuse Memory Usage: 34696 KB
Fuse CPU Usage: 687 ms
