// Seed: 2294450945
module module_0 (
    output tri  id_0,
    input  wire id_1,
    input  wand id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
  parameter id_5 = 1 && id_2;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1
);
  if (-1) begin : LABEL_0
    logic [7:0][-1 'h0] id_3;
    begin : LABEL_0
      assign id_0 = -1;
    end
    wire id_4, id_5 = id_5, id_6, id_7;
  end
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input tri1 id_2
);
  wire id_4;
  wire id_5;
endmodule
