{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618156650459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618156650459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 11 21:27:30 2021 " "Processing started: Sun Apr 11 21:27:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618156650459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1618156650459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc processor_8085_pipeline -c processor_8085_pipeline " "Command: quartus_drc processor_8085_pipeline -c processor_8085_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1618156650459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1618156650749 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor_8085_pipeline.sdc " "Synopsys Design Constraints File file not found: 'processor_8085_pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1618156650972 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1618156650973 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1618156651024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1618156651024 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 22 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 22 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ID_EX_pcwrite " "Node  \"ID_EX_pcwrite\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a12 " "Node  \"IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1091.tdf" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/db/altsyncram_1091.tdf" 287 2 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 6296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[2\]~11 " "Node  \"DM_a\[2\]~11\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[4\]~1 " "Node  \"DM_a\[4\]~1\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " hazard_control_8085:h1\|Acc_select\[0\]~14 " "Node  \"hazard_control_8085:h1\|Acc_select\[0\]~14\"" {  } { { "hazard_control_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/hazard_control_8085.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[7\]~13 " "Node  \"DM_a\[7\]~13\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " EX_MEM_write " "Node  \"EX_MEM_write\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[3\]~9 " "Node  \"DM_a\[3\]~9\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[0\]~7 " "Node  \"DM_a\[0\]~7\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[1\]~5 " "Node  \"DM_a\[1\]~5\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[5\]~3 " "Node  \"DM_a\[5\]~3\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[6\]~15 " "Node  \"DM_a\[6\]~15\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[3\]~9 " "Node  \"DM_dw\[3\]~9\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " hazard_control_8085:h1\|Acc_select\[1\]~9 " "Node  \"hazard_control_8085:h1\|Acc_select\[1\]~9\"" {  } { { "hazard_control_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/hazard_control_8085.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[5\]~5 " "Node  \"DM_dw\[5\]~5\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[6\]~3 " "Node  \"DM_dw\[6\]~3\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[4\]~7 " "Node  \"DM_dw\[4\]~7\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[7\]~1 " "Node  \"DM_dw\[7\]~1\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[2\]~11 " "Node  \"DM_dw\[2\]~11\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[1\]~13 " "Node  \"DM_dw\[1\]~13\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[0\]~15 " "Node  \"DM_dw\[0\]~15\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651449 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1618156651449 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 6296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[3\]~9 " "Node  \"DM_a\[3\]~9\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[6\]~15 " "Node  \"DM_a\[6\]~15\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[7\]~13 " "Node  \"DM_a\[7\]~13\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[2\]~11 " "Node  \"DM_a\[2\]~11\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[4\]~1 " "Node  \"DM_a\[4\]~1\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[1\]~5 " "Node  \"DM_a\[1\]~5\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[0\]~7 " "Node  \"DM_a\[0\]~7\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_a\[5\]~3 " "Node  \"DM_a\[5\]~3\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[3\]~9 " "Node  \"DM_dw\[3\]~9\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[6\]~3 " "Node  \"DM_dw\[6\]~3\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[5\]~5 " "Node  \"DM_dw\[5\]~5\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[0\]~15 " "Node  \"DM_dw\[0\]~15\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[4\]~7 " "Node  \"DM_dw\[4\]~7\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[7\]~1 " "Node  \"DM_dw\[7\]~1\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " EX_MEM_write " "Node  \"EX_MEM_write\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[2\]~11 " "Node  \"DM_dw\[2\]~11\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " DM_dw\[1\]~13 " "Node  \"DM_dw\[1\]~13\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " ID_EX_pcwrite " "Node  \"ID_EX_pcwrite\"" {  } { { "../processor_8085/processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a12 " "Node  \"IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1091.tdf" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/db/altsyncram_1091.tdf" 287 2 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " hazard_control_8085:h1\|Acc_select\[0\]~14 " "Node  \"hazard_control_8085:h1\|Acc_select\[0\]~14\"" {  } { { "hazard_control_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/hazard_control_8085.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " hazard_control_8085:h1\|Acc_select\[1\]~9 " "Node  \"hazard_control_8085:h1\|Acc_select\[1\]~9\"" {  } { { "hazard_control_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/hazard_control_8085.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a9 " "Node  \"IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1091.tdf" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/db/altsyncram_1091.tdf" 224 2 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a8 " "Node  \"IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1091.tdf" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/db/altsyncram_1091.tdf" 203 2 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a11 " "Node  \"IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1091.tdf" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/db/altsyncram_1091.tdf" 266 2 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " hazard_control_8085:h1\|RF_d1_select\[1\]~20 " "Node  \"hazard_control_8085:h1\|RF_d1_select\[1\]~20\"" {  } { { "hazard_control_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/hazard_control_8085.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a13 " "Node  \"IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1091.tdf" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/db/altsyncram_1091.tdf" 308 2 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a14 " "Node  \"IM_8085:IM1\|altsyncram:IM_rtl_0\|altsyncram_1091:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1091.tdf" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/db/altsyncram_1091.tdf" 329 2 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 2620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " alucontrol_8085_single:alucontr\|op\[1\]~3 " "Node  \"alucontrol_8085_single:alucontr\|op\[1\]~3\"" {  } { { "../processor_8085/alucontrol_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085/alucontrol_8085_single.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_NODES_INFO" " hazard_control_8085:h1\|RF_d1_select\[0\]~24 " "Node  \"hazard_control_8085:h1\|RF_d1_select\[0\]~24\"" {  } { { "hazard_control_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/hazard_control_8085.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alex/verilog_codes/processor_8085_pipeline/" { { 0 { 0 ""} 0 4585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1618156651451 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1618156651451 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1618156651451 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "72 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 72 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1618156651453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618156651491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 11 21:27:31 2021 " "Processing ended: Sun Apr 11 21:27:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618156651491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618156651491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618156651491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1618156651491 ""}
