
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c2  00800200  00001ab4  00001b48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ab4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  008002c2  008002c2  00001c0a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001c0a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000328  00000000  00000000  00001c66  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000026bb  00000000  00000000  00001f8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012a2  00000000  00000000  00004649  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001cf2  00000000  00000000  000058eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000670  00000000  00000000  000075e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007e5  00000000  00000000  00007c50  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f5c  00000000  00000000  00008435  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000248  00000000  00000000  00009391  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	38 c2       	rjmp	.+1136   	; 0x502 <__vector_36>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	11 c5       	rjmp	.+2594   	; 0xac0 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c4       	rjmp	.+2314   	; 0x9b4 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	7b 05       	cpc	r23, r11
      e6:	cd 05       	cpc	r28, r13
      e8:	cd 05       	cpc	r28, r13
      ea:	cd 05       	cpc	r28, r13
      ec:	cd 05       	cpc	r28, r13
      ee:	cd 05       	cpc	r28, r13
      f0:	cd 05       	cpc	r28, r13
      f2:	cd 05       	cpc	r28, r13
      f4:	7b 05       	cpc	r23, r11
      f6:	cd 05       	cpc	r28, r13
      f8:	cd 05       	cpc	r28, r13
      fa:	cd 05       	cpc	r28, r13
      fc:	cd 05       	cpc	r28, r13
      fe:	cd 05       	cpc	r28, r13
     100:	cd 05       	cpc	r28, r13
     102:	cd 05       	cpc	r28, r13
     104:	7d 05       	cpc	r23, r13
     106:	cd 05       	cpc	r28, r13
     108:	cd 05       	cpc	r28, r13
     10a:	cd 05       	cpc	r28, r13
     10c:	cd 05       	cpc	r28, r13
     10e:	cd 05       	cpc	r28, r13
     110:	cd 05       	cpc	r28, r13
     112:	cd 05       	cpc	r28, r13
     114:	cd 05       	cpc	r28, r13
     116:	cd 05       	cpc	r28, r13
     118:	cd 05       	cpc	r28, r13
     11a:	cd 05       	cpc	r28, r13
     11c:	cd 05       	cpc	r28, r13
     11e:	cd 05       	cpc	r28, r13
     120:	cd 05       	cpc	r28, r13
     122:	cd 05       	cpc	r28, r13
     124:	7d 05       	cpc	r23, r13
     126:	cd 05       	cpc	r28, r13
     128:	cd 05       	cpc	r28, r13
     12a:	cd 05       	cpc	r28, r13
     12c:	cd 05       	cpc	r28, r13
     12e:	cd 05       	cpc	r28, r13
     130:	cd 05       	cpc	r28, r13
     132:	cd 05       	cpc	r28, r13
     134:	cd 05       	cpc	r28, r13
     136:	cd 05       	cpc	r28, r13
     138:	cd 05       	cpc	r28, r13
     13a:	cd 05       	cpc	r28, r13
     13c:	cd 05       	cpc	r28, r13
     13e:	cd 05       	cpc	r28, r13
     140:	cd 05       	cpc	r28, r13
     142:	cd 05       	cpc	r28, r13
     144:	c9 05       	cpc	r28, r9
     146:	cd 05       	cpc	r28, r13
     148:	cd 05       	cpc	r28, r13
     14a:	cd 05       	cpc	r28, r13
     14c:	cd 05       	cpc	r28, r13
     14e:	cd 05       	cpc	r28, r13
     150:	cd 05       	cpc	r28, r13
     152:	cd 05       	cpc	r28, r13
     154:	a6 05       	cpc	r26, r6
     156:	cd 05       	cpc	r28, r13
     158:	cd 05       	cpc	r28, r13
     15a:	cd 05       	cpc	r28, r13
     15c:	cd 05       	cpc	r28, r13
     15e:	cd 05       	cpc	r28, r13
     160:	cd 05       	cpc	r28, r13
     162:	cd 05       	cpc	r28, r13
     164:	cd 05       	cpc	r28, r13
     166:	cd 05       	cpc	r28, r13
     168:	cd 05       	cpc	r28, r13
     16a:	cd 05       	cpc	r28, r13
     16c:	cd 05       	cpc	r28, r13
     16e:	cd 05       	cpc	r28, r13
     170:	cd 05       	cpc	r28, r13
     172:	cd 05       	cpc	r28, r13
     174:	9a 05       	cpc	r25, r10
     176:	cd 05       	cpc	r28, r13
     178:	cd 05       	cpc	r28, r13
     17a:	cd 05       	cpc	r28, r13
     17c:	cd 05       	cpc	r28, r13
     17e:	cd 05       	cpc	r28, r13
     180:	cd 05       	cpc	r28, r13
     182:	cd 05       	cpc	r28, r13
     184:	b8 05       	cpc	r27, r8

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 eb       	ldi	r30, 0xB4	; 180
     19e:	fa e1       	ldi	r31, 0x1A	; 26
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 3c       	cpi	r26, 0xC2	; 194
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 ec       	ldi	r26, 0xC2	; 194
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ab 3d       	cpi	r26, 0xDB	; 219
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	27 d5       	rcall	.+2638   	; 0xc10 <main>
     1c2:	0c 94 58 0d 	jmp	0x1ab0	; 0x1ab0 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#define ADC_START_ADDRESS 0x1400

void ADC_init(void){
	
	//ADC enable
	ADCSRA	|=	(1 << ADEN);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	
	//Selecting prescaler: f_clk/128
	ADCSRA |= (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
     1d2:	80 81       	ld	r24, Z
     1d4:	87 60       	ori	r24, 0x07	; 7
     1d6:	80 83       	st	Z, r24
	
	//Setting PF0 to input pin
	DDRF &= ~(1 << PF0);
     1d8:	80 98       	cbi	0x10, 0	; 16
	
	//Selecting voltage reference to AVCC with external capacitor at AREF pin
	ADMUX &= ~(1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	8f 77       	andi	r24, 0x7F	; 127
     1e2:	80 83       	st	Z, r24
	ADMUX |= (1 << REFS0);
     1e4:	80 81       	ld	r24, Z
     1e6:	80 64       	ori	r24, 0x40	; 64
     1e8:	80 83       	st	Z, r24
	
	//Selecting ADC0 as input channel
	ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
     1ea:	80 81       	ld	r24, Z
     1ec:	80 7e       	andi	r24, 0xE0	; 224
     1ee:	80 83       	st	Z, r24
	ADCSRB &= ~(1 << MUX5);
     1f0:	ab e7       	ldi	r26, 0x7B	; 123
     1f2:	b0 e0       	ldi	r27, 0x00	; 0
     1f4:	8c 91       	ld	r24, X
     1f6:	87 7f       	andi	r24, 0xF7	; 247
     1f8:	8c 93       	st	X, r24
	
	//Left adjusted result
	ADMUX |= (1 << ADLAR);
     1fa:	80 81       	ld	r24, Z
     1fc:	80 62       	ori	r24, 0x20	; 32
     1fe:	80 83       	st	Z, r24
     200:	08 95       	ret

00000202 <CAN_init>:

	

void CAN_init(void){
	
	MCP2515_init();
     202:	f8 d1       	rcall	.+1008   	; 0x5f4 <MCP2515_init>
	
	//Receive buffer operating mode: receive any message
	MCP2515_bit_modify(MCP_RXB0CTRL,RXM_MODE_MASK, MODE_LISTENONLY);
     204:	40 e6       	ldi	r20, 0x60	; 96
     206:	64 e6       	ldi	r22, 0x64	; 100
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	db d1       	rcall	.+950    	; 0x5c2 <MCP2515_bit_modify>
	
	//Setting normal mode
	MCP2515_bit_modify(MCP_CANCTRL,MODE_MASK, MODE_NORMAL);
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	d7 c1       	rjmp	.+942    	; 0x5c2 <MCP2515_bit_modify>
     214:	08 95       	ret

00000216 <CAN_send_message>:
	
}


void CAN_send_message(can_message_t *message){
     216:	1f 93       	push	r17
     218:	cf 93       	push	r28
     21a:	df 93       	push	r29
     21c:	ec 01       	movw	r28, r24
	
	if (!(MCP2515_read(MCP_TXB0CTRL) & TX0_REQ)) {
     21e:	80 e3       	ldi	r24, 0x30	; 48
     220:	9c d1       	rcall	.+824    	; 0x55a <MCP2515_read>
     222:	83 fd       	sbrc	r24, 3
     224:	22 c0       	rjmp	.+68     	; 0x26a <CAN_send_message+0x54>
		
		//Writing id to Standard Identifier Buffer
		MCP2515_write(message->id>>3, MCP_TXB0SIDH); //SID 3:7
     226:	88 81       	ld	r24, Y
     228:	99 81       	ldd	r25, Y+1	; 0x01
     22a:	96 95       	lsr	r25
     22c:	87 95       	ror	r24
     22e:	96 95       	lsr	r25
     230:	87 95       	ror	r24
     232:	96 95       	lsr	r25
     234:	87 95       	ror	r24
     236:	61 e3       	ldi	r22, 0x31	; 49
     238:	9d d1       	rcall	.+826    	; 0x574 <MCP2515_write>
		MCP2515_write(message->id<<5, MCP_TXB0SIDL); //SID 0:2
     23a:	88 81       	ld	r24, Y
     23c:	62 e3       	ldi	r22, 0x32	; 50
     23e:	82 95       	swap	r24
     240:	88 0f       	add	r24, r24
     242:	80 7e       	andi	r24, 0xE0	; 224
     244:	97 d1       	rcall	.+814    	; 0x574 <MCP2515_write>
		
		//Writing data length code
		MCP2515_write((message->length), MCP_TXB0DLC);
     246:	65 e3       	ldi	r22, 0x35	; 53
     248:	8a 81       	ldd	r24, Y+2	; 0x02
     24a:	94 d1       	rcall	.+808    	; 0x574 <MCP2515_write>
		
		//Writing data
		for (uint8_t i = 0; i < message->length; i++) {
     24c:	8a 81       	ldd	r24, Y+2	; 0x02
     24e:	88 23       	and	r24, r24
     250:	61 f0       	breq	.+24     	; 0x26a <CAN_send_message+0x54>
     252:	10 e0       	ldi	r17, 0x00	; 0
     254:	66 e3       	ldi	r22, 0x36	; 54
     256:	61 0f       	add	r22, r17
			MCP2515_write(message->data[i], MCP_TXB0D0+i);
     258:	fe 01       	movw	r30, r28
     25a:	e1 0f       	add	r30, r17
     25c:	f1 1d       	adc	r31, r1
     25e:	83 81       	ldd	r24, Z+3	; 0x03
     260:	89 d1       	rcall	.+786    	; 0x574 <MCP2515_write>
		
		//Writing data length code
		MCP2515_write((message->length), MCP_TXB0DLC);
		
		//Writing data
		for (uint8_t i = 0; i < message->length; i++) {
     262:	1f 5f       	subi	r17, 0xFF	; 255
     264:	8a 81       	ldd	r24, Y+2	; 0x02
     266:	18 17       	cp	r17, r24
     268:	a8 f3       	brcs	.-22     	; 0x254 <CAN_send_message+0x3e>
			MCP2515_write(message->data[i], MCP_TXB0D0+i);
		}
	}
	
	MCP2515_request_to_send(MCP_RTS_TX0);
     26a:	81 e8       	ldi	r24, 0x81	; 129
     26c:	93 d1       	rcall	.+806    	; 0x594 <MCP2515_request_to_send>
	
}
     26e:	df 91       	pop	r29
     270:	cf 91       	pop	r28
     272:	1f 91       	pop	r17
     274:	08 95       	ret

00000276 <CAN_recieve_data>:



void CAN_recieve_data(can_message_t *message){
     276:	1f 93       	push	r17
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	ec 01       	movw	r28, r24
	
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     27e:	8c e2       	ldi	r24, 0x2C	; 44
     280:	6c d1       	rcall	.+728    	; 0x55a <MCP2515_read>
     282:	80 ff       	sbrs	r24, 0
     284:	34 c0       	rjmp	.+104    	; 0x2ee <CAN_recieve_data+0x78>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     286:	2f ef       	ldi	r18, 0xFF	; 255
     288:	80 e7       	ldi	r24, 0x70	; 112
     28a:	92 e0       	ldi	r25, 0x02	; 2
     28c:	21 50       	subi	r18, 0x01	; 1
     28e:	80 40       	sbci	r24, 0x00	; 0
     290:	90 40       	sbci	r25, 0x00	; 0
     292:	e1 f7       	brne	.-8      	; 0x28c <CAN_recieve_data+0x16>
     294:	00 c0       	rjmp	.+0      	; 0x296 <CAN_recieve_data+0x20>
     296:	00 00       	nop
		
		_delay_ms(50);
		
		//Retrieving id from Standard Identifier Buffer
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     298:	81 e6       	ldi	r24, 0x61	; 97
     29a:	5f d1       	rcall	.+702    	; 0x55a <MCP2515_read>
     29c:	18 2f       	mov	r17, r24
     29e:	82 e6       	ldi	r24, 0x62	; 98
     2a0:	5c d1       	rcall	.+696    	; 0x55a <MCP2515_read>
     2a2:	48 2f       	mov	r20, r24
     2a4:	42 95       	swap	r20
     2a6:	46 95       	lsr	r20
     2a8:	47 70       	andi	r20, 0x07	; 7
     2aa:	21 2f       	mov	r18, r17
     2ac:	30 e0       	ldi	r19, 0x00	; 0
     2ae:	c9 01       	movw	r24, r18
     2b0:	88 0f       	add	r24, r24
     2b2:	99 1f       	adc	r25, r25
     2b4:	88 0f       	add	r24, r24
     2b6:	99 1f       	adc	r25, r25
     2b8:	88 0f       	add	r24, r24
     2ba:	99 1f       	adc	r25, r25
     2bc:	84 2b       	or	r24, r20
     2be:	99 83       	std	Y+1, r25	; 0x01
     2c0:	88 83       	st	Y, r24
		
		//Retrieving length
		message->length = MCP2515_read(MCP_RXB0DLC) & DLC_MASK;					
     2c2:	85 e6       	ldi	r24, 0x65	; 101
     2c4:	4a d1       	rcall	.+660    	; 0x55a <MCP2515_read>
     2c6:	87 70       	andi	r24, 0x07	; 7
     2c8:	8a 83       	std	Y+2, r24	; 0x02
		
		//Retrieving data
		for (uint8_t i = 0; i < message->length; i++) {
     2ca:	88 23       	and	r24, r24
     2cc:	61 f0       	breq	.+24     	; 0x2e6 <CAN_recieve_data+0x70>
     2ce:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     2d0:	86 e6       	ldi	r24, 0x66	; 102
     2d2:	81 0f       	add	r24, r17
     2d4:	42 d1       	rcall	.+644    	; 0x55a <MCP2515_read>
     2d6:	fe 01       	movw	r30, r28
     2d8:	e1 0f       	add	r30, r17
     2da:	f1 1d       	adc	r31, r1
     2dc:	83 83       	std	Z+3, r24	; 0x03
		
		//Retrieving length
		message->length = MCP2515_read(MCP_RXB0DLC) & DLC_MASK;					
		
		//Retrieving data
		for (uint8_t i = 0; i < message->length; i++) {
     2de:	1f 5f       	subi	r17, 0xFF	; 255
     2e0:	8a 81       	ldd	r24, Y+2	; 0x02
     2e2:	18 17       	cp	r17, r24
     2e4:	a8 f3       	brcs	.-22     	; 0x2d0 <CAN_recieve_data+0x5a>
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
		}
		
		MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     2e6:	40 e0       	ldi	r20, 0x00	; 0
     2e8:	61 e0       	ldi	r22, 0x01	; 1
     2ea:	8c e2       	ldi	r24, 0x2C	; 44
     2ec:	6a d1       	rcall	.+724    	; 0x5c2 <MCP2515_bit_modify>
	}
	
}
     2ee:	df 91       	pop	r29
     2f0:	cf 91       	pop	r28
     2f2:	1f 91       	pop	r17
     2f4:	08 95       	ret

000002f6 <CAN_print_message>:




void CAN_print_message(can_message_t message) {
     2f6:	cf 92       	push	r12
     2f8:	df 92       	push	r13
     2fa:	ef 92       	push	r14
     2fc:	ff 92       	push	r15
     2fe:	0f 93       	push	r16
     300:	1f 93       	push	r17
     302:	cf 93       	push	r28
     304:	df 93       	push	r29
     306:	cd b7       	in	r28, 0x3d	; 61
     308:	de b7       	in	r29, 0x3e	; 62
     30a:	2b 97       	sbiw	r28, 0x0b	; 11
     30c:	0f b6       	in	r0, 0x3f	; 63
     30e:	f8 94       	cli
     310:	de bf       	out	0x3e, r29	; 62
     312:	0f be       	out	0x3f, r0	; 63
     314:	cd bf       	out	0x3d, r28	; 61
     316:	e9 82       	std	Y+1, r14	; 0x01
     318:	fa 82       	std	Y+2, r15	; 0x02
     31a:	c0 2e       	mov	r12, r16
     31c:	0b 83       	std	Y+3, r16	; 0x03
     31e:	1c 83       	std	Y+4, r17	; 0x04
     320:	2d 83       	std	Y+5, r18	; 0x05
     322:	3e 83       	std	Y+6, r19	; 0x06
     324:	4f 83       	std	Y+7, r20	; 0x07
     326:	58 87       	std	Y+8, r21	; 0x08
     328:	69 87       	std	Y+9, r22	; 0x09
     32a:	7a 87       	std	Y+10, r23	; 0x0a
     32c:	8b 87       	std	Y+11, r24	; 0x0b
	
	//Printing ID and length
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     32e:	1f 92       	push	r1
     330:	0f 93       	push	r16
     332:	8a 81       	ldd	r24, Y+2	; 0x02
     334:	8f 93       	push	r24
     336:	89 81       	ldd	r24, Y+1	; 0x01
     338:	8f 93       	push	r24
     33a:	87 e0       	ldi	r24, 0x07	; 7
     33c:	92 e0       	ldi	r25, 0x02	; 2
     33e:	9f 93       	push	r25
     340:	8f 93       	push	r24
     342:	9c d7       	rcall	.+3896   	; 0x127c <printf>
	
	//Printing data
	for (uint8_t i = 0; i < message.length; i++) {
     344:	0f 90       	pop	r0
     346:	0f 90       	pop	r0
     348:	0f 90       	pop	r0
     34a:	0f 90       	pop	r0
     34c:	0f 90       	pop	r0
     34e:	0f 90       	pop	r0
     350:	00 23       	and	r16, r16
     352:	b1 f0       	breq	.+44     	; 0x380 <CAN_print_message+0x8a>
     354:	7e 01       	movw	r14, r28
     356:	84 e0       	ldi	r24, 0x04	; 4
     358:	e8 0e       	add	r14, r24
     35a:	f1 1c       	adc	r15, r1
     35c:	d1 2c       	mov	r13, r1
		printf("%d ", message.data[i]);
     35e:	0a e2       	ldi	r16, 0x2A	; 42
     360:	12 e0       	ldi	r17, 0x02	; 2
     362:	f7 01       	movw	r30, r14
     364:	81 91       	ld	r24, Z+
     366:	7f 01       	movw	r14, r30
     368:	1f 92       	push	r1
     36a:	8f 93       	push	r24
     36c:	1f 93       	push	r17
     36e:	0f 93       	push	r16
     370:	85 d7       	rcall	.+3850   	; 0x127c <printf>
	
	//Printing ID and length
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	//Printing data
	for (uint8_t i = 0; i < message.length; i++) {
     372:	d3 94       	inc	r13
     374:	0f 90       	pop	r0
     376:	0f 90       	pop	r0
     378:	0f 90       	pop	r0
     37a:	0f 90       	pop	r0
     37c:	dc 10       	cpse	r13, r12
     37e:	f1 cf       	rjmp	.-30     	; 0x362 <CAN_print_message+0x6c>
		printf("%d ", message.data[i]);
	}
	printf("\n\n");
     380:	8f e4       	ldi	r24, 0x4F	; 79
     382:	92 e0       	ldi	r25, 0x02	; 2
     384:	8c d7       	rcall	.+3864   	; 0x129e <puts>
	
}
     386:	2b 96       	adiw	r28, 0x0b	; 11
     388:	0f b6       	in	r0, 0x3f	; 63
     38a:	f8 94       	cli
     38c:	de bf       	out	0x3e, r29	; 62
     38e:	0f be       	out	0x3f, r0	; 63
     390:	cd bf       	out	0x3d, r28	; 61
     392:	df 91       	pop	r29
     394:	cf 91       	pop	r28
     396:	1f 91       	pop	r17
     398:	0f 91       	pop	r16
     39a:	ff 90       	pop	r15
     39c:	ef 90       	pop	r14
     39e:	df 90       	pop	r13
     3a0:	cf 90       	pop	r12
     3a2:	08 95       	ret

000003a4 <CAN_create_message>:


void CAN_create_message(can_message_t* message, uint16_t id, uint8_t length, uint8_t data[]) {
     3a4:	dc 01       	movw	r26, r24
	
	message->id = id;
     3a6:	11 96       	adiw	r26, 0x01	; 1
     3a8:	7c 93       	st	X, r23
     3aa:	6e 93       	st	-X, r22
	message->length = length;
     3ac:	12 96       	adiw	r26, 0x02	; 2
     3ae:	4c 93       	st	X, r20
     3b0:	12 97       	sbiw	r26, 0x02	; 2
	
	for (uint8_t i = 0; i < message->length; i = i+1) {
     3b2:	44 23       	and	r20, r20
     3b4:	51 f0       	breq	.+20     	; 0x3ca <CAN_create_message+0x26>
     3b6:	92 2f       	mov	r25, r18
     3b8:	13 96       	adiw	r26, 0x03	; 3
     3ba:	e2 2f       	mov	r30, r18
     3bc:	f3 2f       	mov	r31, r19
		message->data[i] = data[i];
     3be:	81 91       	ld	r24, Z+
     3c0:	8d 93       	st	X+, r24
     3c2:	8e 2f       	mov	r24, r30
     3c4:	89 1b       	sub	r24, r25
void CAN_create_message(can_message_t* message, uint16_t id, uint8_t length, uint8_t data[]) {
	
	message->id = id;
	message->length = length;
	
	for (uint8_t i = 0; i < message->length; i = i+1) {
     3c6:	84 17       	cp	r24, r20
     3c8:	d0 f3       	brcs	.-12     	; 0x3be <CAN_create_message+0x1a>
     3ca:	08 95       	ret

000003cc <DAC_init>:


void DAC_init(void){
	
	//Enable Global Interrupts
	sei();
     3cc:	78 94       	sei
	
	TWI_Master_Initialise();
     3ce:	4c c3       	rjmp	.+1688   	; 0xa68 <TWI_Master_Initialise>
     3d0:	08 95       	ret

000003d2 <DAC_write>:
	
}

void DAC_write(uint8_t data){
     3d2:	cf 93       	push	r28
     3d4:	df 93       	push	r29
     3d6:	00 d0       	rcall	.+0      	; 0x3d8 <DAC_write+0x6>
     3d8:	cd b7       	in	r28, 0x3d	; 61
     3da:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t msg[TWI_msg_size] = {MAX520_ADDR,0,data};
     3dc:	9e e5       	ldi	r25, 0x5E	; 94
     3de:	99 83       	std	Y+1, r25	; 0x01
     3e0:	1a 82       	std	Y+2, r1	; 0x02
     3e2:	8b 83       	std	Y+3, r24	; 0x03
		
	TWI_Start_Transceiver_With_Data(msg,TWI_msg_size);
     3e4:	63 e0       	ldi	r22, 0x03	; 3
     3e6:	ce 01       	movw	r24, r28
     3e8:	01 96       	adiw	r24, 0x01	; 1
     3ea:	48 d3       	rcall	.+1680   	; 0xa7c <TWI_Start_Transceiver_With_Data>
	
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	0f 90       	pop	r0
     3f2:	df 91       	pop	r29
     3f4:	cf 91       	pop	r28
     3f6:	08 95       	ret

000003f8 <HC05_init>:
}

double HC05_convert_to_servo_dc(uint8_t data) {
	printf("SERVO INPUT: %d\n\n",(((data*10)-5)/250)*(31-16) + 15);
	return (double)(((data*10)-5)/250)*(31-16) + 15;
}
     3f8:	cf 93       	push	r28
     3fa:	df 93       	push	r29
     3fc:	cc ec       	ldi	r28, 0xCC	; 204
     3fe:	d0 e0       	ldi	r29, 0x00	; 0
     400:	19 82       	std	Y+1, r1	; 0x01
     402:	18 82       	st	Y, r1
     404:	53 9a       	sbi	0x0a, 3	; 10
     406:	5b 98       	cbi	0x0b, 3	; 11
     408:	aa ec       	ldi	r26, 0xCA	; 202
     40a:	b0 e0       	ldi	r27, 0x00	; 0
     40c:	20 ec       	ldi	r18, 0xC0	; 192
     40e:	2c 93       	st	X, r18
     410:	e9 ec       	ldi	r30, 0xC9	; 201
     412:	f0 e0       	ldi	r31, 0x00	; 0
     414:	28 e1       	ldi	r18, 0x18	; 24
     416:	20 83       	st	Z, r18
     418:	90 93 cd 00 	sts	0x00CD, r25
     41c:	88 83       	st	Y, r24
     41e:	8e e0       	ldi	r24, 0x0E	; 14
     420:	8c 93       	st	X, r24
     422:	80 81       	ld	r24, Z
     424:	80 68       	ori	r24, 0x80	; 128
     426:	80 83       	st	Z, r24
     428:	78 94       	sei
     42a:	df 91       	pop	r29
     42c:	cf 91       	pop	r28
     42e:	08 95       	ret

00000430 <HC05_receive>:
     430:	e8 ec       	ldi	r30, 0xC8	; 200
     432:	f0 e0       	ldi	r31, 0x00	; 0
     434:	80 81       	ld	r24, Z
     436:	88 23       	and	r24, r24
     438:	ec f7       	brge	.-6      	; 0x434 <HC05_receive+0x4>
     43a:	81 e0       	ldi	r24, 0x01	; 1
     43c:	80 93 c3 02 	sts	0x02C3, r24
     440:	80 91 ce 00 	lds	r24, 0x00CE
     444:	08 95       	ret

00000446 <HC05_convert_to_motor_speed>:
     446:	28 2f       	mov	r18, r24
     448:	30 e0       	ldi	r19, 0x00	; 0
     44a:	2e 57       	subi	r18, 0x7E	; 126
     44c:	31 09       	sbc	r19, r1
     44e:	2d 31       	cpi	r18, 0x1D	; 29
     450:	31 05       	cpc	r19, r1
     452:	b0 f0       	brcs	.+44     	; 0x480 <HC05_convert_to_motor_speed+0x3a>
     454:	90 e0       	ldi	r25, 0x00	; 0
     456:	8c 58       	subi	r24, 0x8C	; 140
     458:	91 09       	sbc	r25, r1
     45a:	bc 01       	movw	r22, r24
     45c:	99 23       	and	r25, r25
     45e:	24 f4       	brge	.+8      	; 0x468 <HC05_convert_to_motor_speed+0x22>
     460:	66 27       	eor	r22, r22
     462:	77 27       	eor	r23, r23
     464:	68 1b       	sub	r22, r24
     466:	79 0b       	sbc	r23, r25
     468:	88 27       	eor	r24, r24
     46a:	77 fd       	sbrc	r23, 7
     46c:	80 95       	com	r24
     46e:	98 2f       	mov	r25, r24
     470:	9e d5       	rcall	.+2876   	; 0xfae <__floatsisf>
     472:	2f e8       	ldi	r18, 0x8F	; 143
     474:	32 ec       	ldi	r19, 0xC2	; 194
     476:	45 e3       	ldi	r20, 0x35	; 53
     478:	5f e3       	ldi	r21, 0x3F	; 63
     47a:	03 d5       	rcall	.+2566   	; 0xe82 <__divsf3>
     47c:	6a d5       	rcall	.+2772   	; 0xf52 <__fixunssfsi>
     47e:	01 c0       	rjmp	.+2      	; 0x482 <HC05_convert_to_motor_speed+0x3c>
     480:	60 e0       	ldi	r22, 0x00	; 0
     482:	70 e0       	ldi	r23, 0x00	; 0
     484:	80 e0       	ldi	r24, 0x00	; 0
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	92 d5       	rcall	.+2852   	; 0xfae <__floatsisf>
     48a:	26 e6       	ldi	r18, 0x66	; 102
     48c:	36 e6       	ldi	r19, 0x66	; 102
     48e:	46 ee       	ldi	r20, 0xE6	; 230
     490:	5f e3       	ldi	r21, 0x3F	; 63
     492:	41 d6       	rcall	.+3202   	; 0x1116 <__mulsf3>
     494:	5e d5       	rcall	.+2748   	; 0xf52 <__fixunssfsi>
     496:	86 2f       	mov	r24, r22
     498:	08 95       	ret

0000049a <HC05_set_control_input>:
     49a:	cf 93       	push	r28
     49c:	c9 df       	rcall	.-110    	; 0x430 <HC05_receive>
     49e:	80 93 c2 02 	sts	0x02C2, r24
     4a2:	81 50       	subi	r24, 0x01	; 1
     4a4:	82 30       	cpi	r24, 0x02	; 2
     4a6:	10 f4       	brcc	.+4      	; 0x4ac <HC05_set_control_input+0x12>
     4a8:	84 e0       	ldi	r24, 0x04	; 4
     4aa:	bb d2       	rcall	.+1398   	; 0xa22 <TIMER_start>
     4ac:	c0 91 c2 02 	lds	r28, 0x02C2
     4b0:	ca 3f       	cpi	r28, 0xFA	; 250
     4b2:	79 f4       	brne	.+30     	; 0x4d2 <HC05_set_control_input+0x38>
     4b4:	67 d2       	rcall	.+1230   	; 0x984 <SOLENOID_enable>
     4b6:	8e e2       	ldi	r24, 0x2E	; 46
     4b8:	92 e0       	ldi	r25, 0x02	; 2
     4ba:	f1 d6       	rcall	.+3554   	; 0x129e <puts>
     4bc:	2f ef       	ldi	r18, 0xFF	; 255
     4be:	80 e7       	ldi	r24, 0x70	; 112
     4c0:	92 e0       	ldi	r25, 0x02	; 2
     4c2:	21 50       	subi	r18, 0x01	; 1
     4c4:	80 40       	sbci	r24, 0x00	; 0
     4c6:	90 40       	sbci	r25, 0x00	; 0
     4c8:	e1 f7       	brne	.-8      	; 0x4c2 <HC05_set_control_input+0x28>
     4ca:	00 c0       	rjmp	.+0      	; 0x4cc <HC05_set_control_input+0x32>
     4cc:	00 00       	nop
     4ce:	58 d2       	rcall	.+1200   	; 0x980 <SOLENOID_disable>
     4d0:	16 c0       	rjmp	.+44     	; 0x4fe <HC05_set_control_input+0x64>
     4d2:	8a ef       	ldi	r24, 0xFA	; 250
     4d4:	8c 0f       	add	r24, r28
     4d6:	88 31       	cpi	r24, 0x18	; 24
     4d8:	38 f4       	brcc	.+14     	; 0x4e8 <HC05_set_control_input+0x4e>
     4da:	6c 2f       	mov	r22, r28
     4dc:	70 e0       	ldi	r23, 0x00	; 0
     4de:	80 e0       	ldi	r24, 0x00	; 0
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	63 d5       	rcall	.+2758   	; 0xfaa <__floatunsisf>
     4e4:	1a d2       	rcall	.+1076   	; 0x91a <PWM_set_duty_cycle>
     4e6:	0b c0       	rjmp	.+22     	; 0x4fe <HC05_set_control_input+0x64>
     4e8:	8d ec       	ldi	r24, 0xCD	; 205
     4ea:	8c 0f       	add	r24, r28
     4ec:	83 3b       	cpi	r24, 0xB3	; 179
     4ee:	38 f4       	brcc	.+14     	; 0x4fe <HC05_set_control_input+0x64>
     4f0:	8c 2f       	mov	r24, r28
     4f2:	a9 df       	rcall	.-174    	; 0x446 <HC05_convert_to_motor_speed>
     4f4:	61 e0       	ldi	r22, 0x01	; 1
     4f6:	c3 38       	cpi	r28, 0x83	; 131
     4f8:	08 f4       	brcc	.+2      	; 0x4fc <HC05_set_control_input+0x62>
     4fa:	60 e0       	ldi	r22, 0x00	; 0
     4fc:	a9 d0       	rcall	.+338    	; 0x650 <MOTOR_write>
     4fe:	cf 91       	pop	r28
     500:	08 95       	ret

00000502 <__vector_36>:



ISR(USART1_RX_vect) {
     502:	1f 92       	push	r1
     504:	0f 92       	push	r0
     506:	0f b6       	in	r0, 0x3f	; 63
     508:	0f 92       	push	r0
     50a:	11 24       	eor	r1, r1
     50c:	0b b6       	in	r0, 0x3b	; 59
     50e:	0f 92       	push	r0
     510:	8f 93       	push	r24
     512:	ef 93       	push	r30
     514:	ff 93       	push	r31
	
	//Set interrupt flag
	HC05_flag = 0;
     516:	10 92 c3 02 	sts	0x02C3, r1
	
	//Get data from app controller
	app_data = UDR1;
     51a:	80 91 ce 00 	lds	r24, 0x00CE
     51e:	80 93 c2 02 	sts	0x02C2, r24
	
	//Clear interrupt
	UCSR1A &= ~(1 << RXCIE1);
     522:	e8 ec       	ldi	r30, 0xC8	; 200
     524:	f0 e0       	ldi	r31, 0x00	; 0
     526:	80 81       	ld	r24, Z
     528:	8f 77       	andi	r24, 0x7F	; 127
     52a:	80 83       	st	Z, r24
	
}
     52c:	ff 91       	pop	r31
     52e:	ef 91       	pop	r30
     530:	8f 91       	pop	r24
     532:	0f 90       	pop	r0
     534:	0b be       	out	0x3b, r0	; 59
     536:	0f 90       	pop	r0
     538:	0f be       	out	0x3f, r0	; 63
     53a:	0f 90       	pop	r0
     53c:	1f 90       	pop	r1
     53e:	18 95       	reti

00000540 <IR_init>:



void IR_init(void){
	
	ADC_init();
     540:	43 ce       	rjmp	.-890    	; 0x1c8 <ADC_init>
     542:	08 95       	ret

00000544 <IR_read>:
}

uint8_t IR_read(void){
	
	//Start conversion
	ADCSRA |= (1<<ADSC);	
     544:	ea e7       	ldi	r30, 0x7A	; 122
     546:	f0 e0       	ldi	r31, 0x00	; 0
     548:	80 81       	ld	r24, Z
     54a:	80 64       	ori	r24, 0x40	; 64
     54c:	80 83       	st	Z, r24
	
	while (ADCSRA & (1<<ADSC)) {};
     54e:	80 81       	ld	r24, Z
     550:	86 fd       	sbrc	r24, 6
     552:	fd cf       	rjmp	.-6      	; 0x54e <IR_read+0xa>
	
	return ADCH;
     554:	80 91 79 00 	lds	r24, 0x0079
	
}
     558:	08 95       	ret

0000055a <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     55a:	cf 93       	push	r28
     55c:	c8 2f       	mov	r28, r24
     55e:	26 d2       	rcall	.+1100   	; 0x9ac <SPI_enable_chipselect>
     560:	83 e0       	ldi	r24, 0x03	; 3
     562:	1b d2       	rcall	.+1078   	; 0x99a <SPI_send>
     564:	8c 2f       	mov	r24, r28
     566:	19 d2       	rcall	.+1074   	; 0x99a <SPI_send>
     568:	1d d2       	rcall	.+1082   	; 0x9a4 <SPI_read>
     56a:	c8 2f       	mov	r28, r24
     56c:	21 d2       	rcall	.+1090   	; 0x9b0 <SPI_disable_chipselect>
     56e:	8c 2f       	mov	r24, r28
     570:	cf 91       	pop	r28
     572:	08 95       	ret

00000574 <MCP2515_write>:
     574:	cf 93       	push	r28
     576:	df 93       	push	r29
     578:	c8 2f       	mov	r28, r24
     57a:	d6 2f       	mov	r29, r22
     57c:	17 d2       	rcall	.+1070   	; 0x9ac <SPI_enable_chipselect>
     57e:	82 e0       	ldi	r24, 0x02	; 2
     580:	0c d2       	rcall	.+1048   	; 0x99a <SPI_send>
     582:	8d 2f       	mov	r24, r29
     584:	0a d2       	rcall	.+1044   	; 0x99a <SPI_send>
     586:	8c 2f       	mov	r24, r28
     588:	08 d2       	rcall	.+1040   	; 0x99a <SPI_send>
     58a:	12 d2       	rcall	.+1060   	; 0x9b0 <SPI_disable_chipselect>
     58c:	80 e0       	ldi	r24, 0x00	; 0
     58e:	df 91       	pop	r29
     590:	cf 91       	pop	r28
     592:	08 95       	ret

00000594 <MCP2515_request_to_send>:
     594:	cf 93       	push	r28
     596:	c8 2f       	mov	r28, r24
     598:	09 d2       	rcall	.+1042   	; 0x9ac <SPI_enable_chipselect>
     59a:	c1 30       	cpi	r28, 0x01	; 1
     59c:	39 f0       	breq	.+14     	; 0x5ac <MCP2515_request_to_send+0x18>
     59e:	18 f0       	brcs	.+6      	; 0x5a6 <MCP2515_request_to_send+0x12>
     5a0:	c2 30       	cpi	r28, 0x02	; 2
     5a2:	39 f0       	breq	.+14     	; 0x5b2 <MCP2515_request_to_send+0x1e>
     5a4:	09 c0       	rjmp	.+18     	; 0x5b8 <MCP2515_request_to_send+0x24>
     5a6:	81 e8       	ldi	r24, 0x81	; 129
     5a8:	f8 d1       	rcall	.+1008   	; 0x99a <SPI_send>
     5aa:	08 c0       	rjmp	.+16     	; 0x5bc <MCP2515_request_to_send+0x28>
     5ac:	82 e8       	ldi	r24, 0x82	; 130
     5ae:	f5 d1       	rcall	.+1002   	; 0x99a <SPI_send>
     5b0:	05 c0       	rjmp	.+10     	; 0x5bc <MCP2515_request_to_send+0x28>
     5b2:	84 e8       	ldi	r24, 0x84	; 132
     5b4:	f2 d1       	rcall	.+996    	; 0x99a <SPI_send>
     5b6:	02 c0       	rjmp	.+4      	; 0x5bc <MCP2515_request_to_send+0x28>
     5b8:	87 e8       	ldi	r24, 0x87	; 135
     5ba:	ef d1       	rcall	.+990    	; 0x99a <SPI_send>
     5bc:	f9 d1       	rcall	.+1010   	; 0x9b0 <SPI_disable_chipselect>
     5be:	cf 91       	pop	r28
     5c0:	08 95       	ret

000005c2 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     5c2:	1f 93       	push	r17
     5c4:	cf 93       	push	r28
     5c6:	df 93       	push	r29
     5c8:	18 2f       	mov	r17, r24
     5ca:	d6 2f       	mov	r29, r22
     5cc:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     5ce:	ee d1       	rcall	.+988    	; 0x9ac <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     5d0:	85 e0       	ldi	r24, 0x05	; 5
     5d2:	e3 d1       	rcall	.+966    	; 0x99a <SPI_send>
	SPI_send(addr);
     5d4:	81 2f       	mov	r24, r17
     5d6:	e1 d1       	rcall	.+962    	; 0x99a <SPI_send>
	SPI_send(maskbyte);
     5d8:	8d 2f       	mov	r24, r29
     5da:	df d1       	rcall	.+958    	; 0x99a <SPI_send>
	SPI_send(databyte);
     5dc:	8c 2f       	mov	r24, r28
     5de:	dd d1       	rcall	.+954    	; 0x99a <SPI_send>
	
	SPI_disable_chipselect();
     5e0:	e7 d1       	rcall	.+974    	; 0x9b0 <SPI_disable_chipselect>
	
}
     5e2:	df 91       	pop	r29
     5e4:	cf 91       	pop	r28
     5e6:	1f 91       	pop	r17
     5e8:	08 95       	ret

000005ea <MCP2515_reset>:


void MCP2515_reset(){
	
	//Pulling CS to low
	SPI_enable_chipselect();
     5ea:	e0 d1       	rcall	.+960    	; 0x9ac <SPI_enable_chipselect>
			
	SPI_send(MCP_RESET);
     5ec:	80 ec       	ldi	r24, 0xC0	; 192
     5ee:	d5 d1       	rcall	.+938    	; 0x99a <SPI_send>
	
	//Pulling CS to high
	SPI_disable_chipselect();		
     5f0:	df c1       	rjmp	.+958    	; 0x9b0 <SPI_disable_chipselect>
     5f2:	08 95       	ret

000005f4 <MCP2515_init>:
#include <stdint.h>
#include <util/delay.h>

void MCP2515_init() {
	
	SPI_init();
     5f4:	c9 d1       	rcall	.+914    	; 0x988 <SPI_init>
	
	MCP2515_reset();
     5f6:	f9 df       	rcall	.-14     	; 0x5ea <MCP2515_reset>
     5f8:	8f e9       	ldi	r24, 0x9F	; 159
     5fa:	9f e0       	ldi	r25, 0x0F	; 15
     5fc:	01 97       	sbiw	r24, 0x01	; 1
     5fe:	f1 f7       	brne	.-4      	; 0x5fc <MCP2515_init+0x8>
     600:	00 c0       	rjmp	.+0      	; 0x602 <MCP2515_init+0xe>
     602:	00 00       	nop
	_delay_ms(1);
	
	//Test configuration mode after reset
	uint8_t val;
	val = MCP2515_read(MCP_CANSTAT);
     604:	8e e0       	ldi	r24, 0x0E	; 14
     606:	a9 df       	rcall	.-174    	; 0x55a <MCP2515_read>
	if((val & MODE_MASK) != MODE_CONFIG) {
     608:	80 7e       	andi	r24, 0xE0	; 224
     60a:	80 38       	cpi	r24, 0x80	; 128
     60c:	19 f0       	breq	.+6      	; 0x614 <MCP2515_init+0x20>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     60e:	81 e5       	ldi	r24, 0x51	; 81
     610:	92 e0       	ldi	r25, 0x02	; 2
     612:	45 c6       	rjmp	.+3210   	; 0x129e <puts>
     614:	08 95       	ret

00000616 <MOTOR_read>:
 


uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1 << _OE);	
     616:	e2 e0       	ldi	r30, 0x02	; 2
     618:	f1 e0       	ldi	r31, 0x01	; 1
     61a:	80 81       	ld	r24, Z
     61c:	8f 7d       	andi	r24, 0xDF	; 223
     61e:	80 83       	st	Z, r24
	
	//Selecting high byte (MSB)	
	PORTH &= ~(1 << SEL);		
     620:	80 81       	ld	r24, Z
     622:	87 7f       	andi	r24, 0xF7	; 247
     624:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     626:	85 e8       	ldi	r24, 0x85	; 133
     628:	8a 95       	dec	r24
     62a:	f1 f7       	brne	.-4      	; 0x628 <MOTOR_read+0x12>
     62c:	00 00       	nop
	_delay_us(25);
	
	uint8_t msb = PINK;
     62e:	20 91 06 01 	lds	r18, 0x0106
	
	//Selecting low byte (LSB)
	PORTH |= (1 << SEL);		
     632:	80 81       	ld	r24, Z
     634:	88 60       	ori	r24, 0x08	; 8
     636:	80 83       	st	Z, r24
     638:	85 e8       	ldi	r24, 0x85	; 133
     63a:	8a 95       	dec	r24
     63c:	f1 f7       	brne	.-4      	; 0x63a <MOTOR_read+0x24>
     63e:	00 00       	nop
	_delay_us(25);
	
	uint8_t lsb = PINK;
     640:	80 91 06 01 	lds	r24, 0x0106

	PORTH |= (1 << _OE);
     644:	90 81       	ld	r25, Z
     646:	90 62       	ori	r25, 0x20	; 32
     648:	90 83       	st	Z, r25
	
	//Returning 16 bit
	return (msb << 8) | lsb;
     64a:	90 e0       	ldi	r25, 0x00	; 0
	
}
     64c:	92 2b       	or	r25, r18
     64e:	08 95       	ret

00000650 <MOTOR_write>:


void MOTOR_write(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     650:	61 30       	cpi	r22, 0x01	; 1
     652:	31 f4       	brne	.+12     	; 0x660 <MOTOR_write+0x10>
		PORTH |= (1<<PH1);
     654:	e2 e0       	ldi	r30, 0x02	; 2
     656:	f1 e0       	ldi	r31, 0x01	; 1
     658:	90 81       	ld	r25, Z
     65a:	92 60       	ori	r25, 0x02	; 2
     65c:	90 83       	st	Z, r25
     65e:	05 c0       	rjmp	.+10     	; 0x66a <MOTOR_write+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     660:	e2 e0       	ldi	r30, 0x02	; 2
     662:	f1 e0       	ldi	r31, 0x01	; 1
     664:	90 81       	ld	r25, Z
     666:	9d 7f       	andi	r25, 0xFD	; 253
     668:	90 83       	st	Z, r25
	}
	
	DAC_write(speed);
     66a:	b3 ce       	rjmp	.-666    	; 0x3d2 <DAC_write>
     66c:	08 95       	ret

0000066e <MOTOR_init>:

volatile int16_t rot_max = 0;
volatile int16_t rot_min = 0;


void MOTOR_init(void) {
     66e:	cf 93       	push	r28
     670:	df 93       	push	r29
	
	//Setting output-pins:
	DDRH |= (1 << DDH1) | (1 << DDH3) | (1 << DDH4) | (1 << DDH5) | (1 << DDH6); 
     672:	e1 e0       	ldi	r30, 0x01	; 1
     674:	f1 e0       	ldi	r31, 0x01	; 1
     676:	80 81       	ld	r24, Z
     678:	8a 67       	ori	r24, 0x7A	; 122
     67a:	80 83       	st	Z, r24
	
	TWI_Master_Initialise();
     67c:	f5 d1       	rcall	.+1002   	; 0xa68 <TWI_Master_Initialise>
	
	//Enable motor
	PORTH |= (1 << EN);
     67e:	e2 e0       	ldi	r30, 0x02	; 2
     680:	f1 e0       	ldi	r31, 0x01	; 1
     682:	80 81       	ld	r24, Z
     684:	80 61       	ori	r24, 0x10	; 16
     686:	80 83       	st	Z, r24
	
	//Motor direction
	PORTH |= (1 << DIR);		
     688:	80 81       	ld	r24, Z
     68a:	82 60       	ori	r24, 0x02	; 2
     68c:	80 83       	st	Z, r24
	
	//Counter reset		
	PORTH &=  ~(1 << _RST);		
     68e:	80 81       	ld	r24, Z
     690:	8f 7b       	andi	r24, 0xBF	; 191
     692:	80 83       	st	Z, r24
	PORTH |=  (1 << _RST);
     694:	80 81       	ld	r24, Z
     696:	80 64       	ori	r24, 0x40	; 64
     698:	80 83       	st	Z, r24
	
	//Allowing the counter to appear on MJ2
	PORTH &= ~(1 << _OE);	
     69a:	80 81       	ld	r24, Z
     69c:	8f 7d       	andi	r24, 0xDF	; 223
     69e:	80 83       	st	Z, r24
	
	//Selecting high byte (MSB)	
	PORTH &= ~(1 << SEL);
     6a0:	80 81       	ld	r24, Z
     6a2:	87 7f       	andi	r24, 0xF7	; 247
     6a4:	80 83       	st	Z, r24
	
	//Setting rot_min
	MOTOR_write(127,LEFT);
     6a6:	60 e0       	ldi	r22, 0x00	; 0
     6a8:	8f e7       	ldi	r24, 0x7F	; 127
     6aa:	d2 df       	rcall	.-92     	; 0x650 <MOTOR_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6ac:	2f ef       	ldi	r18, 0xFF	; 255
     6ae:	8b e4       	ldi	r24, 0x4B	; 75
     6b0:	9d e1       	ldi	r25, 0x1D	; 29
     6b2:	21 50       	subi	r18, 0x01	; 1
     6b4:	80 40       	sbci	r24, 0x00	; 0
     6b6:	90 40       	sbci	r25, 0x00	; 0
     6b8:	e1 f7       	brne	.-8      	; 0x6b2 <MOTOR_init+0x44>
     6ba:	00 c0       	rjmp	.+0      	; 0x6bc <MOTOR_init+0x4e>
     6bc:	00 00       	nop
	_delay_ms(600);
	MOTOR_write(0,LEFT);
     6be:	60 e0       	ldi	r22, 0x00	; 0
     6c0:	80 e0       	ldi	r24, 0x00	; 0
     6c2:	c6 df       	rcall	.-116    	; 0x650 <MOTOR_write>
	
	//Resetting the encoder so that encoder value = 0
	while (MOTOR_read()!= 0){ 
		
		_delay_ms(20);
		PORTH &= ~(1<<_RST);
     6c4:	c2 e0       	ldi	r28, 0x02	; 2
     6c6:	d1 e0       	ldi	r29, 0x01	; 1
	MOTOR_write(127,LEFT);
	_delay_ms(600);
	MOTOR_write(0,LEFT);
	
	//Resetting the encoder so that encoder value = 0
	while (MOTOR_read()!= 0){ 
     6c8:	18 c0       	rjmp	.+48     	; 0x6fa <MOTOR_init+0x8c>
     6ca:	2f ef       	ldi	r18, 0xFF	; 255
     6cc:	89 ef       	ldi	r24, 0xF9	; 249
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	21 50       	subi	r18, 0x01	; 1
     6d2:	80 40       	sbci	r24, 0x00	; 0
     6d4:	90 40       	sbci	r25, 0x00	; 0
     6d6:	e1 f7       	brne	.-8      	; 0x6d0 <MOTOR_init+0x62>
     6d8:	00 c0       	rjmp	.+0      	; 0x6da <MOTOR_init+0x6c>
     6da:	00 00       	nop
		
		_delay_ms(20);
		PORTH &= ~(1<<_RST);
     6dc:	88 81       	ld	r24, Y
     6de:	8f 7b       	andi	r24, 0xBF	; 191
     6e0:	88 83       	st	Y, r24
     6e2:	2f ef       	ldi	r18, 0xFF	; 255
     6e4:	89 ef       	ldi	r24, 0xF9	; 249
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	21 50       	subi	r18, 0x01	; 1
     6ea:	80 40       	sbci	r24, 0x00	; 0
     6ec:	90 40       	sbci	r25, 0x00	; 0
     6ee:	e1 f7       	brne	.-8      	; 0x6e8 <MOTOR_init+0x7a>
     6f0:	00 c0       	rjmp	.+0      	; 0x6f2 <MOTOR_init+0x84>
     6f2:	00 00       	nop
		_delay_ms(20);
		PORTH |=  (1<<_RST);
     6f4:	88 81       	ld	r24, Y
     6f6:	80 64       	ori	r24, 0x40	; 64
     6f8:	88 83       	st	Y, r24
	MOTOR_write(127,LEFT);
	_delay_ms(600);
	MOTOR_write(0,LEFT);
	
	//Resetting the encoder so that encoder value = 0
	while (MOTOR_read()!= 0){ 
     6fa:	8d df       	rcall	.-230    	; 0x616 <MOTOR_read>
     6fc:	89 2b       	or	r24, r25
     6fe:	29 f7       	brne	.-54     	; 0x6ca <MOTOR_init+0x5c>
		_delay_ms(20);
		PORTH |=  (1<<_RST);
		
	}
	
	rot_min = MOTOR_read();
     700:	8a df       	rcall	.-236    	; 0x616 <MOTOR_read>
     702:	90 93 c5 02 	sts	0x02C5, r25
     706:	80 93 c4 02 	sts	0x02C4, r24
     70a:	2f ef       	ldi	r18, 0xFF	; 255
     70c:	83 ed       	ldi	r24, 0xD3	; 211
     70e:	90 e3       	ldi	r25, 0x30	; 48
     710:	21 50       	subi	r18, 0x01	; 1
     712:	80 40       	sbci	r24, 0x00	; 0
     714:	90 40       	sbci	r25, 0x00	; 0
     716:	e1 f7       	brne	.-8      	; 0x710 <MOTOR_init+0xa2>
     718:	00 c0       	rjmp	.+0      	; 0x71a <MOTOR_init+0xac>
     71a:	00 00       	nop
	_delay_ms(1000);
	
	
	//Setting rot_max
	MOTOR_write(127,RIGHT);
     71c:	61 e0       	ldi	r22, 0x01	; 1
     71e:	8f e7       	ldi	r24, 0x7F	; 127
     720:	97 df       	rcall	.-210    	; 0x650 <MOTOR_write>
     722:	2f ef       	ldi	r18, 0xFF	; 255
     724:	8b e4       	ldi	r24, 0x4B	; 75
     726:	9d e1       	ldi	r25, 0x1D	; 29
     728:	21 50       	subi	r18, 0x01	; 1
     72a:	80 40       	sbci	r24, 0x00	; 0
     72c:	90 40       	sbci	r25, 0x00	; 0
     72e:	e1 f7       	brne	.-8      	; 0x728 <MOTOR_init+0xba>
     730:	00 c0       	rjmp	.+0      	; 0x732 <MOTOR_init+0xc4>
     732:	00 00       	nop
	_delay_ms(600);
	MOTOR_write(0,RIGHT);
     734:	61 e0       	ldi	r22, 0x01	; 1
     736:	80 e0       	ldi	r24, 0x00	; 0
     738:	8b df       	rcall	.-234    	; 0x650 <MOTOR_write>

	rot_max = MOTOR_read();
     73a:	6d df       	rcall	.-294    	; 0x616 <MOTOR_read>
     73c:	90 93 c7 02 	sts	0x02C7, r25
     740:	80 93 c6 02 	sts	0x02C6, r24
     744:	2f ef       	ldi	r18, 0xFF	; 255
     746:	83 ed       	ldi	r24, 0xD3	; 211
     748:	90 e3       	ldi	r25, 0x30	; 48
     74a:	21 50       	subi	r18, 0x01	; 1
     74c:	80 40       	sbci	r24, 0x00	; 0
     74e:	90 40       	sbci	r25, 0x00	; 0
     750:	e1 f7       	brne	.-8      	; 0x74a <MOTOR_init+0xdc>
     752:	00 c0       	rjmp	.+0      	; 0x754 <MOTOR_init+0xe6>
     754:	00 00       	nop
	_delay_ms(1000);
	
	
	//Initial position in center
	MOTOR_write(127,LEFT);
     756:	60 e0       	ldi	r22, 0x00	; 0
     758:	8f e7       	ldi	r24, 0x7F	; 127
     75a:	7a df       	rcall	.-268    	; 0x650 <MOTOR_write>
     75c:	2f ef       	ldi	r18, 0xFF	; 255
     75e:	85 ea       	ldi	r24, 0xA5	; 165
     760:	9e e0       	ldi	r25, 0x0E	; 14
     762:	21 50       	subi	r18, 0x01	; 1
     764:	80 40       	sbci	r24, 0x00	; 0
     766:	90 40       	sbci	r25, 0x00	; 0
     768:	e1 f7       	brne	.-8      	; 0x762 <MOTOR_init+0xf4>
     76a:	00 c0       	rjmp	.+0      	; 0x76c <MOTOR_init+0xfe>
     76c:	00 00       	nop
	_delay_ms(300);
	MOTOR_write(0,LEFT);		
     76e:	60 e0       	ldi	r22, 0x00	; 0
     770:	80 e0       	ldi	r24, 0x00	; 0
     772:	6e df       	rcall	.-292    	; 0x650 <MOTOR_write>

}
     774:	df 91       	pop	r29
     776:	cf 91       	pop	r28
     778:	08 95       	ret

0000077a <MOTOR_scale_to_8bit>:





uint8_t MOTOR_scale_to_8bit(int16_t encoder_val) {
     77a:	cf 92       	push	r12
     77c:	df 92       	push	r13
     77e:	ef 92       	push	r14
     780:	ff 92       	push	r15
     782:	cf 93       	push	r28
     784:	df 93       	push	r29
     786:	bc 01       	movw	r22, r24
	
	if (encoder_val < rot_max) {
     788:	80 91 c6 02 	lds	r24, 0x02C6
     78c:	90 91 c7 02 	lds	r25, 0x02C7
     790:	68 17       	cp	r22, r24
     792:	79 07       	cpc	r23, r25
     794:	2c f4       	brge	.+10     	; 0x7a0 <MOTOR_scale_to_8bit+0x26>
		encoder_val = rot_max;
     796:	60 91 c6 02 	lds	r22, 0x02C6
     79a:	70 91 c7 02 	lds	r23, 0x02C7
     79e:	0b c0       	rjmp	.+22     	; 0x7b6 <MOTOR_scale_to_8bit+0x3c>
	}
	else if (encoder_val > rot_min) {
     7a0:	80 91 c4 02 	lds	r24, 0x02C4
     7a4:	90 91 c5 02 	lds	r25, 0x02C5
     7a8:	86 17       	cp	r24, r22
     7aa:	97 07       	cpc	r25, r23
     7ac:	24 f4       	brge	.+8      	; 0x7b6 <MOTOR_scale_to_8bit+0x3c>
		encoder_val = rot_min;
     7ae:	60 91 c4 02 	lds	r22, 0x02C4
     7b2:	70 91 c5 02 	lds	r23, 0x02C5
	}
	
	uint8_t val = -(encoder_val *(255.0/rot_max));
     7b6:	c0 91 c6 02 	lds	r28, 0x02C6
     7ba:	d0 91 c7 02 	lds	r29, 0x02C7
     7be:	88 27       	eor	r24, r24
     7c0:	77 fd       	sbrc	r23, 7
     7c2:	80 95       	com	r24
     7c4:	98 2f       	mov	r25, r24
     7c6:	f3 d3       	rcall	.+2022   	; 0xfae <__floatsisf>
     7c8:	6b 01       	movw	r12, r22
     7ca:	7c 01       	movw	r14, r24
     7cc:	be 01       	movw	r22, r28
     7ce:	88 27       	eor	r24, r24
     7d0:	77 fd       	sbrc	r23, 7
     7d2:	80 95       	com	r24
     7d4:	98 2f       	mov	r25, r24
     7d6:	eb d3       	rcall	.+2006   	; 0xfae <__floatsisf>
     7d8:	9b 01       	movw	r18, r22
     7da:	ac 01       	movw	r20, r24
     7dc:	60 e0       	ldi	r22, 0x00	; 0
     7de:	70 e0       	ldi	r23, 0x00	; 0
     7e0:	8f e7       	ldi	r24, 0x7F	; 127
     7e2:	93 e4       	ldi	r25, 0x43	; 67
     7e4:	4e d3       	rcall	.+1692   	; 0xe82 <__divsf3>
     7e6:	9b 01       	movw	r18, r22
     7e8:	ac 01       	movw	r20, r24
     7ea:	c7 01       	movw	r24, r14
     7ec:	b6 01       	movw	r22, r12
     7ee:	93 d4       	rcall	.+2342   	; 0x1116 <__mulsf3>
     7f0:	90 58       	subi	r25, 0x80	; 128
     7f2:	af d3       	rcall	.+1886   	; 0xf52 <__fixunssfsi>
	
	return 255-val;
}
     7f4:	86 2f       	mov	r24, r22
     7f6:	80 95       	com	r24
     7f8:	df 91       	pop	r29
     7fa:	cf 91       	pop	r28
     7fc:	ff 90       	pop	r15
     7fe:	ef 90       	pop	r14
     800:	df 90       	pop	r13
     802:	cf 90       	pop	r12
     804:	08 95       	ret

00000806 <MOTOR_position_control>:
	
}


//P controlled 
void MOTOR_position_control(int16_t target_pos) {
     806:	cf 93       	push	r28
     808:	df 93       	push	r29
     80a:	ec 01       	movw	r28, r24

		
		uint8_t current_pos = MOTOR_scale_to_8bit(MOTOR_read()); 
     80c:	04 df       	rcall	.-504    	; 0x616 <MOTOR_read>
     80e:	b5 df       	rcall	.-150    	; 0x77a <MOTOR_scale_to_8bit>
		//Proportional regulation from feedback
		uint8_t speed = abs(target_pos-current_pos)*1;
     810:	28 2f       	mov	r18, r24
     812:	30 e0       	ldi	r19, 0x00	; 0
     814:	ce 01       	movw	r24, r28
     816:	82 1b       	sub	r24, r18
     818:	93 0b       	sbc	r25, r19
     81a:	ac 01       	movw	r20, r24
     81c:	22 f4       	brpl	.+8      	; 0x826 <MOTOR_position_control+0x20>
     81e:	44 27       	eor	r20, r20
     820:	55 27       	eor	r21, r21
     822:	48 1b       	sub	r20, r24
     824:	59 0b       	sbc	r21, r25
     826:	84 2f       	mov	r24, r20
		
		//Saturation
		if (speed > 120) {
     828:	49 37       	cpi	r20, 0x79	; 121
     82a:	20 f4       	brcc	.+8      	; 0x834 <MOTOR_position_control+0x2e>
			speed = 120;
		}
		else if (speed < 60 && speed > 30) {
     82c:	4f 51       	subi	r20, 0x1F	; 31
     82e:	4d 31       	cpi	r20, 0x1D	; 29
     830:	18 f0       	brcs	.+6      	; 0x838 <MOTOR_position_control+0x32>
     832:	03 c0       	rjmp	.+6      	; 0x83a <MOTOR_position_control+0x34>
		//Proportional regulation from feedback
		uint8_t speed = abs(target_pos-current_pos)*1;
		
		//Saturation
		if (speed > 120) {
			speed = 120;
     834:	88 e7       	ldi	r24, 0x78	; 120
     836:	01 c0       	rjmp	.+2      	; 0x83a <MOTOR_position_control+0x34>
		}
		else if (speed < 60 && speed > 30) {
			speed = 60;
     838:	8c e3       	ldi	r24, 0x3C	; 60
		}
		
		
		if (target_pos/*+10 */> current_pos) {
     83a:	2c 17       	cp	r18, r28
     83c:	3d 07       	cpc	r19, r29
     83e:	1c f4       	brge	.+6      	; 0x846 <MOTOR_position_control+0x40>
		
			MOTOR_write(speed,RIGHT);
     840:	61 e0       	ldi	r22, 0x01	; 1
     842:	06 df       	rcall	.-500    	; 0x650 <MOTOR_write>
     844:	09 c0       	rjmp	.+18     	; 0x858 <MOTOR_position_control+0x52>
		
		}
	
		else if (target_pos/*-10*/ < current_pos) {
     846:	c2 17       	cp	r28, r18
     848:	d3 07       	cpc	r29, r19
     84a:	1c f4       	brge	.+6      	; 0x852 <MOTOR_position_control+0x4c>
			
			MOTOR_write(speed,LEFT);
     84c:	60 e0       	ldi	r22, 0x00	; 0
     84e:	00 df       	rcall	.-512    	; 0x650 <MOTOR_write>
     850:	03 c0       	rjmp	.+6      	; 0x858 <MOTOR_position_control+0x52>
			
		}
		else {
			MOTOR_write(0,RIGHT);
     852:	61 e0       	ldi	r22, 0x01	; 1
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	fc de       	rcall	.-520    	; 0x650 <MOTOR_write>
			
		}
	
	
	 }
     858:	df 91       	pop	r29
     85a:	cf 91       	pop	r28
     85c:	08 95       	ret

0000085e <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     85e:	a0 e8       	ldi	r26, 0x80	; 128
     860:	b0 e0       	ldi	r27, 0x00	; 0
     862:	8c 91       	ld	r24, X
     864:	8e 7f       	andi	r24, 0xFE	; 254
     866:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     868:	8c 91       	ld	r24, X
     86a:	82 60       	ori	r24, 0x02	; 2
     86c:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     86e:	e1 e8       	ldi	r30, 0x81	; 129
     870:	f0 e0       	ldi	r31, 0x00	; 0
     872:	80 81       	ld	r24, Z
     874:	88 60       	ori	r24, 0x08	; 8
     876:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     878:	80 81       	ld	r24, Z
     87a:	80 61       	ori	r24, 0x10	; 16
     87c:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     87e:	8c 91       	ld	r24, X
     880:	80 68       	ori	r24, 0x80	; 128
     882:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     884:	80 81       	ld	r24, Z
     886:	84 60       	ori	r24, 0x04	; 4
     888:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     88a:	80 81       	ld	r24, Z
     88c:	8d 7f       	andi	r24, 0xFD	; 253
     88e:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     890:	80 81       	ld	r24, Z
     892:	81 60       	ori	r24, 0x01	; 1
     894:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     896:	88 e3       	ldi	r24, 0x38	; 56
     898:	91 e0       	ldi	r25, 0x01	; 1
     89a:	90 93 87 00 	sts	0x0087, r25
     89e:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     8a2:	86 e1       	ldi	r24, 0x16	; 22
     8a4:	90 e0       	ldi	r25, 0x00	; 0
     8a6:	90 93 89 00 	sts	0x0089, r25
     8aa:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     8ae:	25 9a       	sbi	0x04, 5	; 4
     8b0:	08 95       	ret

000008b2 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     8b2:	ef 92       	push	r14
     8b4:	ff 92       	push	r15
     8b6:	0f 93       	push	r16
     8b8:	1f 93       	push	r17
     8ba:	cf 93       	push	r28
     8bc:	df 93       	push	r29
     8be:	cd b7       	in	r28, 0x3d	; 61
     8c0:	de b7       	in	r29, 0x3e	; 62
     8c2:	2b 97       	sbiw	r28, 0x0b	; 11
     8c4:	0f b6       	in	r0, 0x3f	; 63
     8c6:	f8 94       	cli
     8c8:	de bf       	out	0x3e, r29	; 62
     8ca:	0f be       	out	0x3f, r0	; 63
     8cc:	cd bf       	out	0x3d, r28	; 61
     8ce:	1c 83       	std	Y+4, r17	; 0x04
	
	
	
	MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);
     8d0:	41 e0       	ldi	r20, 0x01	; 1
     8d2:	61 e0       	ldi	r22, 0x01	; 1
     8d4:	8c e2       	ldi	r24, 0x2C	; 44
     8d6:	75 de       	rcall	.-790    	; 0x5c2 <MCP2515_bit_modify>
	
	
	double x_pos = msg.data[0];
     8d8:	6c 81       	ldd	r22, Y+4	; 0x04
     8da:	70 e0       	ldi	r23, 0x00	; 0
     8dc:	80 e0       	ldi	r24, 0x00	; 0
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	64 d3       	rcall	.+1736   	; 0xfaa <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     8e2:	20 e0       	ldi	r18, 0x00	; 0
     8e4:	30 e0       	ldi	r19, 0x00	; 0
     8e6:	4f e7       	ldi	r20, 0x7F	; 127
     8e8:	53 e4       	ldi	r21, 0x43	; 67
     8ea:	cb d2       	rcall	.+1430   	; 0xe82 <__divsf3>
     8ec:	20 e0       	ldi	r18, 0x00	; 0
     8ee:	30 e0       	ldi	r19, 0x00	; 0
     8f0:	40 e8       	ldi	r20, 0x80	; 128
     8f2:	51 e4       	ldi	r21, 0x41	; 65
     8f4:	10 d4       	rcall	.+2080   	; 0x1116 <__mulsf3>
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	40 e6       	ldi	r20, 0x60	; 96
     8fc:	51 e4       	ldi	r21, 0x41	; 65
     8fe:	59 d2       	rcall	.+1202   	; 0xdb2 <__addsf3>
	
}
     900:	2b 96       	adiw	r28, 0x0b	; 11
     902:	0f b6       	in	r0, 0x3f	; 63
     904:	f8 94       	cli
     906:	de bf       	out	0x3e, r29	; 62
     908:	0f be       	out	0x3f, r0	; 63
     90a:	cd bf       	out	0x3d, r28	; 61
     90c:	df 91       	pop	r29
     90e:	cf 91       	pop	r28
     910:	1f 91       	pop	r17
     912:	0f 91       	pop	r16
     914:	ff 90       	pop	r15
     916:	ef 90       	pop	r14
     918:	08 95       	ret

0000091a <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     91a:	cf 92       	push	r12
     91c:	df 92       	push	r13
     91e:	ef 92       	push	r14
     920:	ff 92       	push	r15
     922:	6b 01       	movw	r12, r22
     924:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     926:	20 e0       	ldi	r18, 0x00	; 0
     928:	30 e0       	ldi	r19, 0x00	; 0
     92a:	40 ef       	ldi	r20, 0xF0	; 240
     92c:	51 e4       	ldi	r21, 0x41	; 65
     92e:	ef d3       	rcall	.+2014   	; 0x110e <__gesf2>
     930:	88 23       	and	r24, r24
     932:	3c f0       	brlt	.+14     	; 0x942 <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     934:	8e e1       	ldi	r24, 0x1E	; 30
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	90 93 89 00 	sts	0x0089, r25
     93c:	80 93 88 00 	sts	0x0088, r24
     940:	18 c0       	rjmp	.+48     	; 0x972 <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     942:	20 e0       	ldi	r18, 0x00	; 0
     944:	30 e0       	ldi	r19, 0x00	; 0
     946:	40 e6       	ldi	r20, 0x60	; 96
     948:	51 e4       	ldi	r21, 0x41	; 65
     94a:	c7 01       	movw	r24, r14
     94c:	b6 01       	movw	r22, r12
     94e:	95 d2       	rcall	.+1322   	; 0xe7a <__cmpsf2>
     950:	18 16       	cp	r1, r24
     952:	3c f0       	brlt	.+14     	; 0x962 <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     954:	8e e0       	ldi	r24, 0x0E	; 14
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	90 93 89 00 	sts	0x0089, r25
     95c:	80 93 88 00 	sts	0x0088, r24
     960:	08 c0       	rjmp	.+16     	; 0x972 <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     962:	c7 01       	movw	r24, r14
     964:	b6 01       	movw	r22, r12
     966:	f5 d2       	rcall	.+1514   	; 0xf52 <__fixunssfsi>
     968:	70 e0       	ldi	r23, 0x00	; 0
     96a:	70 93 89 00 	sts	0x0089, r23
     96e:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     972:	ff 90       	pop	r15
     974:	ef 90       	pop	r14
     976:	df 90       	pop	r13
     978:	cf 90       	pop	r12
     97a:	08 95       	ret

0000097c <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     97c:	24 9a       	sbi	0x04, 4	; 4
     97e:	08 95       	ret

00000980 <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB &= ~(1 << PB4);
     980:	2c 98       	cbi	0x05, 4	; 5
     982:	08 95       	ret

00000984 <SOLENOID_enable>:
}

void SOLENOID_enable(){
	
	
	PORTB |= (1 << PB4);
     984:	2c 9a       	sbi	0x05, 4	; 5
     986:	08 95       	ret

00000988 <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     988:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     98a:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     98c:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     98e:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     990:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     992:	8c b5       	in	r24, 0x2c	; 44
     994:	81 65       	ori	r24, 0x51	; 81
     996:	8c bd       	out	0x2c, r24	; 44
     998:	08 95       	ret

0000099a <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     99a:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     99c:	0d b4       	in	r0, 0x2d	; 45
     99e:	07 fe       	sbrs	r0, 7
     9a0:	fd cf       	rjmp	.-6      	; 0x99c <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     9a2:	08 95       	ret

000009a4 <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     9a4:	81 e0       	ldi	r24, 0x01	; 1
     9a6:	f9 df       	rcall	.-14     	; 0x99a <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     9a8:	8e b5       	in	r24, 0x2e	; 46
	
}
     9aa:	08 95       	ret

000009ac <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     9ac:	2f 98       	cbi	0x05, 7	; 5
     9ae:	08 95       	ret

000009b0 <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     9b0:	2f 9a       	sbi	0x05, 7	; 5
     9b2:	08 95       	ret

000009b4 <__vector_42>:

uint16_t volatile static stopwatch = 0;



ISR(TIMER4_COMPA_vect) {
     9b4:	1f 92       	push	r1
     9b6:	0f 92       	push	r0
     9b8:	0f b6       	in	r0, 0x3f	; 63
     9ba:	0f 92       	push	r0
     9bc:	11 24       	eor	r1, r1
     9be:	8f 93       	push	r24
     9c0:	9f 93       	push	r25
	stopwatch = stopwatch + 1;
     9c2:	80 91 c8 02 	lds	r24, 0x02C8
     9c6:	90 91 c9 02 	lds	r25, 0x02C9
     9ca:	01 96       	adiw	r24, 0x01	; 1
     9cc:	90 93 c9 02 	sts	0x02C9, r25
     9d0:	80 93 c8 02 	sts	0x02C8, r24
     9d4:	8f e9       	ldi	r24, 0x9F	; 159
     9d6:	9f e0       	ldi	r25, 0x0F	; 15
     9d8:	01 97       	sbiw	r24, 0x01	; 1
     9da:	f1 f7       	brne	.-4      	; 0x9d8 <__vector_42+0x24>
     9dc:	00 c0       	rjmp	.+0      	; 0x9de <__vector_42+0x2a>
     9de:	00 00       	nop
	_delay_ms(1);
	/*printf("Interrupt vector func\n\n");*/
} 
     9e0:	9f 91       	pop	r25
     9e2:	8f 91       	pop	r24
     9e4:	0f 90       	pop	r0
     9e6:	0f be       	out	0x3f, r0	; 63
     9e8:	0f 90       	pop	r0
     9ea:	1f 90       	pop	r1
     9ec:	18 95       	reti

000009ee <TIMER_init>:

void TIMER_init() {
	
	
	//CTC mode for highscore_timer
	TCCR4B |= (1 << WGM42); 
     9ee:	e1 ea       	ldi	r30, 0xA1	; 161
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	80 81       	ld	r24, Z
     9f4:	88 60       	ori	r24, 0x08	; 8
     9f6:	80 83       	st	Z, r24
	
	/*Want to count each second:
	Clock frequency = 16 000 000 and prescaler = 1024 ---> 16000000/1024 = 15625 ticks per sec*/
	
	//Defining top value of counter for highscore_timer --> reset each second
	OCR4A = 15625;
     9f8:	89 e0       	ldi	r24, 0x09	; 9
     9fa:	9d e3       	ldi	r25, 0x3D	; 61
     9fc:	90 93 a9 00 	sts	0x00A9, r25
     a00:	80 93 a8 00 	sts	0x00A8, r24
	//Defining top value of counter for pid_timer --> reset each 1/25 second
	OCR2A = 625;
     a04:	81 e7       	ldi	r24, 0x71	; 113
     a06:	80 93 b3 00 	sts	0x00B3, r24
	
	//Enable global interrupt
	sei();
     a0a:	78 94       	sei
	
	//Enable Timer Compare Match A Interrupt for highscore_timer
	TIMSK4 |= (1 << OCIE4A);
     a0c:	e2 e7       	ldi	r30, 0x72	; 114
     a0e:	f0 e0       	ldi	r31, 0x00	; 0
     a10:	80 81       	ld	r24, Z
     a12:	82 60       	ori	r24, 0x02	; 2
     a14:	80 83       	st	Z, r24
	
	//Enable Timer Overflow Interrupt for pid_timer 
	TIMSK2 |= (1 << TOIE2);
     a16:	e0 e7       	ldi	r30, 0x70	; 112
     a18:	f0 e0       	ldi	r31, 0x00	; 0
     a1a:	80 81       	ld	r24, Z
     a1c:	81 60       	ori	r24, 0x01	; 1
     a1e:	80 83       	st	Z, r24
     a20:	08 95       	ret

00000a22 <TIMER_start>:
	
}

void TIMER_start(timer_t timer){
	
	stopwatch = 0;
     a22:	10 92 c9 02 	sts	0x02C9, r1
     a26:	10 92 c8 02 	sts	0x02C8, r1
	
	if (timer == highscore_timer) {
     a2a:	84 30       	cpi	r24, 0x04	; 4
     a2c:	51 f4       	brne	.+20     	; 0xa42 <TIMER_start+0x20>
		TCNT4H = 0x00;
     a2e:	10 92 a5 00 	sts	0x00A5, r1
		TCNT4L = 0x00;
     a32:	10 92 a4 00 	sts	0x00A4, r1
		
		//Prescaler = 1024
		TCCR4B |= (1 << CS40) | (1 << CS42);
     a36:	e1 ea       	ldi	r30, 0xA1	; 161
     a38:	f0 e0       	ldi	r31, 0x00	; 0
     a3a:	80 81       	ld	r24, Z
     a3c:	85 60       	ori	r24, 0x05	; 5
     a3e:	80 83       	st	Z, r24
     a40:	08 95       	ret
	}
	else if (timer == pid_timer) {
     a42:	82 30       	cpi	r24, 0x02	; 2
     a44:	29 f4       	brne	.+10     	; 0xa50 <TIMER_start+0x2e>
	
		//Prescaler = 1024
		TCCR2B |= (1 << CS20) | (1 << CS22);
     a46:	e1 eb       	ldi	r30, 0xB1	; 177
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	80 81       	ld	r24, Z
     a4c:	85 60       	ori	r24, 0x05	; 5
     a4e:	80 83       	st	Z, r24
     a50:	08 95       	ret

00000a52 <TIMER_stop>:
}

void TIMER_stop() {
	
	//Turning off clock source
	TCCR4B &= ~(1<<CS40) & ~(1 << CS41) & ~(1 << CS42);
     a52:	e1 ea       	ldi	r30, 0xA1	; 161
     a54:	f0 e0       	ldi	r31, 0x00	; 0
     a56:	80 81       	ld	r24, Z
     a58:	88 7f       	andi	r24, 0xF8	; 248
     a5a:	80 83       	st	Z, r24
     a5c:	08 95       	ret

00000a5e <TIMER_get_time>:
}



uint16_t TIMER_get_time() {
	return stopwatch;
     a5e:	80 91 c8 02 	lds	r24, 0x02C8
     a62:	90 91 c9 02 	lds	r25, 0x02C9
}
     a66:	08 95       	ret

00000a68 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a68:	8c e0       	ldi	r24, 0x0C	; 12
     a6a:	80 93 b8 00 	sts	0x00B8, r24
     a6e:	8f ef       	ldi	r24, 0xFF	; 255
     a70:	80 93 bb 00 	sts	0x00BB, r24
     a74:	84 e0       	ldi	r24, 0x04	; 4
     a76:	80 93 bc 00 	sts	0x00BC, r24
     a7a:	08 95       	ret

00000a7c <TWI_Start_Transceiver_With_Data>:
     a7c:	ec eb       	ldi	r30, 0xBC	; 188
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	20 81       	ld	r18, Z
     a82:	20 fd       	sbrc	r18, 0
     a84:	fd cf       	rjmp	.-6      	; 0xa80 <TWI_Start_Transceiver_With_Data+0x4>
     a86:	60 93 cc 02 	sts	0x02CC, r22
     a8a:	fc 01       	movw	r30, r24
     a8c:	20 81       	ld	r18, Z
     a8e:	20 93 cd 02 	sts	0x02CD, r18
     a92:	20 fd       	sbrc	r18, 0
     a94:	0c c0       	rjmp	.+24     	; 0xaae <TWI_Start_Transceiver_With_Data+0x32>
     a96:	62 30       	cpi	r22, 0x02	; 2
     a98:	50 f0       	brcs	.+20     	; 0xaae <TWI_Start_Transceiver_With_Data+0x32>
     a9a:	dc 01       	movw	r26, r24
     a9c:	11 96       	adiw	r26, 0x01	; 1
     a9e:	ee ec       	ldi	r30, 0xCE	; 206
     aa0:	f2 e0       	ldi	r31, 0x02	; 2
     aa2:	81 e0       	ldi	r24, 0x01	; 1
     aa4:	9d 91       	ld	r25, X+
     aa6:	91 93       	st	Z+, r25
     aa8:	8f 5f       	subi	r24, 0xFF	; 255
     aaa:	86 13       	cpse	r24, r22
     aac:	fb cf       	rjmp	.-10     	; 0xaa4 <TWI_Start_Transceiver_With_Data+0x28>
     aae:	10 92 cb 02 	sts	0x02CB, r1
     ab2:	88 ef       	ldi	r24, 0xF8	; 248
     ab4:	80 93 06 02 	sts	0x0206, r24
     ab8:	85 ea       	ldi	r24, 0xA5	; 165
     aba:	80 93 bc 00 	sts	0x00BC, r24
     abe:	08 95       	ret

00000ac0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     ac0:	1f 92       	push	r1
     ac2:	0f 92       	push	r0
     ac4:	0f b6       	in	r0, 0x3f	; 63
     ac6:	0f 92       	push	r0
     ac8:	11 24       	eor	r1, r1
     aca:	0b b6       	in	r0, 0x3b	; 59
     acc:	0f 92       	push	r0
     ace:	2f 93       	push	r18
     ad0:	3f 93       	push	r19
     ad2:	8f 93       	push	r24
     ad4:	9f 93       	push	r25
     ad6:	af 93       	push	r26
     ad8:	bf 93       	push	r27
     ada:	ef 93       	push	r30
     adc:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     ade:	80 91 b9 00 	lds	r24, 0x00B9
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	fc 01       	movw	r30, r24
     ae6:	38 97       	sbiw	r30, 0x08	; 8
     ae8:	e1 35       	cpi	r30, 0x51	; 81
     aea:	f1 05       	cpc	r31, r1
     aec:	08 f0       	brcs	.+2      	; 0xaf0 <__vector_39+0x30>
     aee:	55 c0       	rjmp	.+170    	; 0xb9a <__vector_39+0xda>
     af0:	ee 58       	subi	r30, 0x8E	; 142
     af2:	ff 4f       	sbci	r31, 0xFF	; 255
     af4:	73 c3       	rjmp	.+1766   	; 0x11dc <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     af6:	10 92 ca 02 	sts	0x02CA, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     afa:	e0 91 ca 02 	lds	r30, 0x02CA
     afe:	80 91 cc 02 	lds	r24, 0x02CC
     b02:	e8 17       	cp	r30, r24
     b04:	70 f4       	brcc	.+28     	; 0xb22 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b06:	81 e0       	ldi	r24, 0x01	; 1
     b08:	8e 0f       	add	r24, r30
     b0a:	80 93 ca 02 	sts	0x02CA, r24
     b0e:	f0 e0       	ldi	r31, 0x00	; 0
     b10:	e3 53       	subi	r30, 0x33	; 51
     b12:	fd 4f       	sbci	r31, 0xFD	; 253
     b14:	80 81       	ld	r24, Z
     b16:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b1a:	85 e8       	ldi	r24, 0x85	; 133
     b1c:	80 93 bc 00 	sts	0x00BC, r24
     b20:	43 c0       	rjmp	.+134    	; 0xba8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b22:	80 91 cb 02 	lds	r24, 0x02CB
     b26:	81 60       	ori	r24, 0x01	; 1
     b28:	80 93 cb 02 	sts	0x02CB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b2c:	84 e9       	ldi	r24, 0x94	; 148
     b2e:	80 93 bc 00 	sts	0x00BC, r24
     b32:	3a c0       	rjmp	.+116    	; 0xba8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b34:	e0 91 ca 02 	lds	r30, 0x02CA
     b38:	81 e0       	ldi	r24, 0x01	; 1
     b3a:	8e 0f       	add	r24, r30
     b3c:	80 93 ca 02 	sts	0x02CA, r24
     b40:	80 91 bb 00 	lds	r24, 0x00BB
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	e3 53       	subi	r30, 0x33	; 51
     b48:	fd 4f       	sbci	r31, 0xFD	; 253
     b4a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b4c:	20 91 ca 02 	lds	r18, 0x02CA
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	80 91 cc 02 	lds	r24, 0x02CC
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	01 97       	sbiw	r24, 0x01	; 1
     b5a:	28 17       	cp	r18, r24
     b5c:	39 07       	cpc	r19, r25
     b5e:	24 f4       	brge	.+8      	; 0xb68 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b60:	85 ec       	ldi	r24, 0xC5	; 197
     b62:	80 93 bc 00 	sts	0x00BC, r24
     b66:	20 c0       	rjmp	.+64     	; 0xba8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b68:	85 e8       	ldi	r24, 0x85	; 133
     b6a:	80 93 bc 00 	sts	0x00BC, r24
     b6e:	1c c0       	rjmp	.+56     	; 0xba8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b70:	80 91 bb 00 	lds	r24, 0x00BB
     b74:	e0 91 ca 02 	lds	r30, 0x02CA
     b78:	f0 e0       	ldi	r31, 0x00	; 0
     b7a:	e3 53       	subi	r30, 0x33	; 51
     b7c:	fd 4f       	sbci	r31, 0xFD	; 253
     b7e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b80:	80 91 cb 02 	lds	r24, 0x02CB
     b84:	81 60       	ori	r24, 0x01	; 1
     b86:	80 93 cb 02 	sts	0x02CB, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b8a:	84 e9       	ldi	r24, 0x94	; 148
     b8c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     b90:	0b c0       	rjmp	.+22     	; 0xba8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b92:	85 ea       	ldi	r24, 0xA5	; 165
     b94:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     b98:	07 c0       	rjmp	.+14     	; 0xba8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b9a:	80 91 b9 00 	lds	r24, 0x00B9
     b9e:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ba2:	84 e0       	ldi	r24, 0x04	; 4
     ba4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ba8:	ff 91       	pop	r31
     baa:	ef 91       	pop	r30
     bac:	bf 91       	pop	r27
     bae:	af 91       	pop	r26
     bb0:	9f 91       	pop	r25
     bb2:	8f 91       	pop	r24
     bb4:	3f 91       	pop	r19
     bb6:	2f 91       	pop	r18
     bb8:	0f 90       	pop	r0
     bba:	0b be       	out	0x3b, r0	; 59
     bbc:	0f 90       	pop	r0
     bbe:	0f be       	out	0x3f, r0	; 63
     bc0:	0f 90       	pop	r0
     bc2:	1f 90       	pop	r1
     bc4:	18 95       	reti

00000bc6 <UART_init>:


void UART_init(unsigned int ubrr) {
	
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     bc6:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     bca:	80 93 c4 00 	sts	0x00C4, r24
	
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0); 
     bce:	e1 ec       	ldi	r30, 0xC1	; 193
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	88 e1       	ldi	r24, 0x18	; 24
     bd4:	80 83       	st	Z, r24
	
	// Set frame format: 8data, 2 stop bit
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     bd6:	8e e0       	ldi	r24, 0x0E	; 14
     bd8:	80 93 c2 00 	sts	0x00C2, r24

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     bdc:	80 81       	ld	r24, Z
     bde:	80 68       	ori	r24, 0x80	; 128
     be0:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     be2:	e0 ec       	ldi	r30, 0xC0	; 192
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	80 81       	ld	r24, Z
     be8:	80 68       	ori	r24, 0x80	; 128
     bea:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     bec:	78 94       	sei
     bee:	08 95       	ret

00000bf0 <UART_Transmit>:
}


void UART_Transmit(unsigned char data) {
	
	while (!(UCSR0A & (1<<UDRE0) )){}
     bf0:	e0 ec       	ldi	r30, 0xC0	; 192
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	90 81       	ld	r25, Z
     bf6:	95 ff       	sbrs	r25, 5
     bf8:	fd cf       	rjmp	.-6      	; 0xbf4 <UART_Transmit+0x4>
	
	UDR0 = data;
     bfa:	80 93 c6 00 	sts	0x00C6, r24
     bfe:	08 95       	ret

00000c00 <UART_Recieve>:



unsigned char UART_Recieve(void) {
	
	while ( !(UCSR0A & (1<<RXC0)));
     c00:	e0 ec       	ldi	r30, 0xC0	; 192
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	80 81       	ld	r24, Z
     c06:	88 23       	and	r24, r24
     c08:	ec f7       	brge	.-6      	; 0xc04 <UART_Recieve+0x4>
	
	return UDR0;
     c0a:	80 91 c6 00 	lds	r24, 0x00C6
	
     c0e:	08 95       	ret

00000c10 <main>:
	//unsigned char temp = UDR0;
	//UART_Transmit(temp); // for  teste at det funker
//}


int main(void) {
     c10:	cf 93       	push	r28
     c12:	df 93       	push	r29
     c14:	cd b7       	in	r28, 0x3d	; 61
     c16:	de b7       	in	r29, 0x3e	; 62
     c18:	a1 97       	sbiw	r28, 0x21	; 33
     c1a:	0f b6       	in	r0, 0x3f	; 63
     c1c:	f8 94       	cli
     c1e:	de bf       	out	0x3e, r29	; 62
     c20:	0f be       	out	0x3f, r0	; 63
     c22:	cd bf       	out	0x3d, r28	; 61
	
	//cli();	//disable alle interrupts
	
	DDRA = 0xFF;
     c24:	8f ef       	ldi	r24, 0xFF	; 255
     c26:	81 b9       	out	0x01, r24	; 1
	UART_init(UBRR);
     c28:	87 e6       	ldi	r24, 0x67	; 103
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	cc df       	rcall	.-104    	; 0xbc6 <UART_init>
	HC05_init(UBRR);
     c2e:	87 e6       	ldi	r24, 0x67	; 103
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	e2 db       	rcall	.-2108   	; 0x3f8 <HC05_init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     c34:	60 e0       	ldi	r22, 0x00	; 0
     c36:	76 e0       	ldi	r23, 0x06	; 6
     c38:	88 ef       	ldi	r24, 0xF8	; 248
     c3a:	95 e0       	ldi	r25, 0x05	; 5
     c3c:	d5 d2       	rcall	.+1450   	; 0x11e8 <fdevopen>
	CAN_init();
     c3e:	e1 da       	rcall	.-2622   	; 0x202 <CAN_init>
	PWM_init();
     c40:	0e de       	rcall	.-996    	; 0x85e <PWM_init>
	DAC_init();
     c42:	c4 db       	rcall	.-2168   	; 0x3cc <DAC_init>
	
	//Enable global interrupt
	//sei();
	
	
	MOTOR_init();
     c44:	14 dd       	rcall	.-1496   	; 0x66e <MOTOR_init>
	IR_init();
     c46:	7c dc       	rcall	.-1800   	; 0x540 <IR_init>
	SOLENOID_init();
     c48:	99 de       	rcall	.-718    	; 0x97c <SOLENOID_init>
	TIMER_init();
     c4a:	d1 de       	rcall	.-606    	; 0x9ee <TIMER_init>
	
	
		
	//Initializing receive message
	can_message_t receive_msg;
	CAN_create_message(&receive_msg,0,1,0);
     c4c:	20 e0       	ldi	r18, 0x00	; 0
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	41 e0       	ldi	r20, 0x01	; 1
     c52:	60 e0       	ldi	r22, 0x00	; 0
     c54:	70 e0       	ldi	r23, 0x00	; 0
     c56:	ce 01       	movw	r24, r28
     c58:	01 96       	adiw	r24, 0x01	; 1
     c5a:	a4 db       	rcall	.-2232   	; 0x3a4 <CAN_create_message>
	
	//Initializing gameover message
	can_message_t gameover_msg;
	CAN_create_message(&gameover_msg, GAMEOVER_DATA_ID,1, 0);
     c5c:	20 e0       	ldi	r18, 0x00	; 0
     c5e:	30 e0       	ldi	r19, 0x00	; 0
     c60:	41 e0       	ldi	r20, 0x01	; 1
     c62:	6a e5       	ldi	r22, 0x5A	; 90
     c64:	70 e0       	ldi	r23, 0x00	; 0
     c66:	ce 01       	movw	r24, r28
     c68:	0c 96       	adiw	r24, 0x0c	; 12
     c6a:	9c db       	rcall	.-2248   	; 0x3a4 <CAN_create_message>
	TIMER_init();
	
	//PID_init();

	//Initializing variables
	uint8_t game_enable = FALSE;
     c6c:	81 2c       	mov	r8, r1
	//Reading messages from Node 1	

	
	can_message_t receive_msg;
	receive_msg.id = 0;
	receive_msg.length = 1;
     c6e:	99 24       	eor	r9, r9
     c70:	93 94       	inc	r9
	receive_msg.data[0] = 0;
	CAN_recieve_data(&receive_msg);
	_delay_ms(10);
	//CAN_print_message(receive_msg);
	
	printf("right slider: %d\n", receive_msg.data[2]);
     c72:	0f 2e       	mov	r0, r31
     c74:	f3 e8       	ldi	r31, 0x83	; 131
     c76:	cf 2e       	mov	r12, r31
     c78:	f2 e0       	ldi	r31, 0x02	; 2
     c7a:	df 2e       	mov	r13, r31
     c7c:	f0 2d       	mov	r31, r0
			mot_ref = receive_msg.data[MOTOR_REF];
			
			MOTOR_position_control(mot_ref);
			
			if (IR_read() < 15) {
				printf("IR_read() = %d \n", IR_read()); 
     c7e:	0f 2e       	mov	r0, r31
     c80:	f5 e9       	ldi	r31, 0x95	; 149
     c82:	af 2e       	mov	r10, r31
     c84:	f2 e0       	ldi	r31, 0x02	; 2
     c86:	bf 2e       	mov	r11, r31
     c88:	f0 2d       	mov	r31, r0

	//Reading messages from Node 1	

	
	can_message_t receive_msg;
	receive_msg.id = 0;
     c8a:	18 8e       	std	Y+24, r1	; 0x18
     c8c:	1f 8a       	std	Y+23, r1	; 0x17
	receive_msg.length = 1;
     c8e:	99 8e       	std	Y+25, r9	; 0x19
	receive_msg.data[0] = 0;
     c90:	1a 8e       	std	Y+26, r1	; 0x1a
	CAN_recieve_data(&receive_msg);
     c92:	ce 01       	movw	r24, r28
     c94:	47 96       	adiw	r24, 0x17	; 23
     c96:	ef da       	rcall	.-2594   	; 0x276 <CAN_recieve_data>
     c98:	8f e3       	ldi	r24, 0x3F	; 63
     c9a:	9c e9       	ldi	r25, 0x9C	; 156
     c9c:	01 97       	sbiw	r24, 0x01	; 1
     c9e:	f1 f7       	brne	.-4      	; 0xc9c <main+0x8c>
     ca0:	00 c0       	rjmp	.+0      	; 0xca2 <main+0x92>
     ca2:	00 00       	nop
	_delay_ms(10);
	//CAN_print_message(receive_msg);
	
	printf("right slider: %d\n", receive_msg.data[2]);
     ca4:	8c 8d       	ldd	r24, Y+28	; 0x1c
     ca6:	1f 92       	push	r1
     ca8:	8f 93       	push	r24
     caa:	df 92       	push	r13
     cac:	cf 92       	push	r12
     cae:	e6 d2       	rcall	.+1484   	; 0x127c <printf>
	
	
	uint16_t ID = receive_msg.id;
	
	
	switch(ID) {
     cb0:	0f 90       	pop	r0
     cb2:	0f 90       	pop	r0
     cb4:	0f 90       	pop	r0
     cb6:	0f 90       	pop	r0
     cb8:	8f 89       	ldd	r24, Y+23	; 0x17
     cba:	98 8d       	ldd	r25, Y+24	; 0x18
     cbc:	80 35       	cpi	r24, 0x50	; 80
     cbe:	91 05       	cpc	r25, r1
     cc0:	09 f4       	brne	.+2      	; 0xcc4 <main+0xb4>
     cc2:	50 c0       	rjmp	.+160    	; 0xd64 <main+0x154>
     cc4:	84 36       	cpi	r24, 0x64	; 100
     cc6:	91 05       	cpc	r25, r1
     cc8:	01 f7       	brne	.-64     	; 0xc8a <main+0x7a>
		
		case GAME_ID:
		
			//Handling timer
			if(timer_enabled == FALSE) {
				TIMER_start(highscore_timer);
     cca:	84 e0       	ldi	r24, 0x04	; 4
     ccc:	aa de       	rcall	.-684    	; 0xa22 <TIMER_start>
			}
			
			
			//Enable servo, input from joystick ENDRE DETTE????????????????????????????????????????????????????????   ?????????????????????  ????????????????????
			dc = PWM_get_duty_cycle(receive_msg);
     cce:	ef 88       	ldd	r14, Y+23	; 0x17
     cd0:	f8 8c       	ldd	r15, Y+24	; 0x18
     cd2:	09 8d       	ldd	r16, Y+25	; 0x19
     cd4:	1a 8d       	ldd	r17, Y+26	; 0x1a
     cd6:	2b 8d       	ldd	r18, Y+27	; 0x1b
     cd8:	3c 8d       	ldd	r19, Y+28	; 0x1c
     cda:	4d 8d       	ldd	r20, Y+29	; 0x1d
     cdc:	5e 8d       	ldd	r21, Y+30	; 0x1e
     cde:	6f 8d       	ldd	r22, Y+31	; 0x1f
     ce0:	78 a1       	ldd	r23, Y+32	; 0x20
     ce2:	89 a1       	ldd	r24, Y+33	; 0x21
     ce4:	e6 dd       	rcall	.-1076   	; 0x8b2 <PWM_get_duty_cycle>
			PWM_set_duty_cycle(dc);
     ce6:	19 de       	rcall	.-974    	; 0x91a <PWM_set_duty_cycle>
			
			
			//Enable solenoid, input from right button
			if (receive_msg.data[SOLENOID_ENABLE]) {	
     ce8:	8d 8d       	ldd	r24, Y+29	; 0x1d
     cea:	88 23       	and	r24, r24
     cec:	71 f0       	breq	.+28     	; 0xd0a <main+0xfa>
				
				SOLENOID_enable();
     cee:	4a de       	rcall	.-876    	; 0x984 <SOLENOID_enable>
				printf("SOLENOID_enabled\n");
     cf0:	8e e2       	ldi	r24, 0x2E	; 46
     cf2:	92 e0       	ldi	r25, 0x02	; 2
     cf4:	d4 d2       	rcall	.+1448   	; 0x129e <puts>
     cf6:	9f ef       	ldi	r25, 0xFF	; 255
     cf8:	21 ee       	ldi	r18, 0xE1	; 225
     cfa:	84 e0       	ldi	r24, 0x04	; 4
     cfc:	91 50       	subi	r25, 0x01	; 1
     cfe:	20 40       	sbci	r18, 0x00	; 0
     d00:	80 40       	sbci	r24, 0x00	; 0
     d02:	e1 f7       	brne	.-8      	; 0xcfc <main+0xec>
     d04:	00 c0       	rjmp	.+0      	; 0xd06 <main+0xf6>
     d06:	00 00       	nop
				_delay_ms(100);
				SOLENOID_disable();
     d08:	3b de       	rcall	.-906    	; 0x980 <SOLENOID_disable>
				
			}
			
			mot_ref = receive_msg.data[MOTOR_REF];
			
			MOTOR_position_control(mot_ref);
     d0a:	8c 8d       	ldd	r24, Y+28	; 0x1c
     d0c:	90 e0       	ldi	r25, 0x00	; 0
     d0e:	7b dd       	rcall	.-1290   	; 0x806 <MOTOR_position_control>
			
			if (IR_read() < 15) {
     d10:	19 dc       	rcall	.-1998   	; 0x544 <IR_read>
     d12:	8f 30       	cpi	r24, 0x0F	; 15
     d14:	08 f0       	brcs	.+2      	; 0xd18 <main+0x108>
     d16:	b9 cf       	rjmp	.-142    	; 0xc8a <main+0x7a>
				printf("IR_read() = %d \n", IR_read()); 
     d18:	15 dc       	rcall	.-2006   	; 0x544 <IR_read>
     d1a:	1f 92       	push	r1
     d1c:	8f 93       	push	r24
     d1e:	bf 92       	push	r11
     d20:	af 92       	push	r10
     d22:	ac d2       	rcall	.+1368   	; 0x127c <printf>
				TIMER_stop();
     d24:	96 de       	rcall	.-724    	; 0xa52 <TIMER_stop>
				printf("Sending gameover message \n\n");
     d26:	86 ea       	ldi	r24, 0xA6	; 166
     d28:	92 e0       	ldi	r25, 0x02	; 2
     d2a:	b9 d2       	rcall	.+1394   	; 0x129e <puts>
				gameover_msg.data[TIMER_VAL] = TIMER_get_time();
     d2c:	98 de       	rcall	.-720    	; 0xa5e <TIMER_get_time>
     d2e:	8f 87       	std	Y+15, r24	; 0x0f
				
				
				CAN_send_message(&gameover_msg);
     d30:	ce 01       	movw	r24, r28
     d32:	0c 96       	adiw	r24, 0x0c	; 12
     d34:	70 da       	rcall	.-2848   	; 0x216 <CAN_send_message>
     d36:	8f e9       	ldi	r24, 0x9F	; 159
     d38:	9f e0       	ldi	r25, 0x0F	; 15
     d3a:	01 97       	sbiw	r24, 0x01	; 1
     d3c:	f1 f7       	brne	.-4      	; 0xd3a <main+0x12a>
     d3e:	00 c0       	rjmp	.+0      	; 0xd40 <main+0x130>
     d40:	00 00       	nop
				_delay_ms(1);
				CAN_print_message(gameover_msg);
     d42:	ec 84       	ldd	r14, Y+12	; 0x0c
     d44:	fd 84       	ldd	r15, Y+13	; 0x0d
     d46:	0e 85       	ldd	r16, Y+14	; 0x0e
     d48:	1f 85       	ldd	r17, Y+15	; 0x0f
     d4a:	28 89       	ldd	r18, Y+16	; 0x10
     d4c:	39 89       	ldd	r19, Y+17	; 0x11
     d4e:	4a 89       	ldd	r20, Y+18	; 0x12
     d50:	5b 89       	ldd	r21, Y+19	; 0x13
     d52:	6c 89       	ldd	r22, Y+20	; 0x14
     d54:	7d 89       	ldd	r23, Y+21	; 0x15
     d56:	8e 89       	ldd	r24, Y+22	; 0x16
     d58:	ce da       	rcall	.-2660   	; 0x2f6 <CAN_print_message>
     d5a:	0f 90       	pop	r0
     d5c:	0f 90       	pop	r0
     d5e:	0f 90       	pop	r0
     d60:	0f 90       	pop	r0
     d62:	93 cf       	rjmp	.-218    	; 0xc8a <main+0x7a>
		
		case WIRELESS_ID:
		
			//Handling timer
			if(timer_enabled == FALSE) {
				TIMER_start(highscore_timer);
     d64:	84 e0       	ldi	r24, 0x04	; 4
     d66:	5d de       	rcall	.-838    	; 0xa22 <TIMER_start>
			}
			
			
			//Must press play to enable game
			if (HC05_receive() == PLAY) {
     d68:	63 db       	rcall	.-2362   	; 0x430 <HC05_receive>
     d6a:	81 30       	cpi	r24, 0x01	; 1
     d6c:	19 f0       	breq	.+6      	; 0xd74 <main+0x164>
				
			}
			
			
			//Enabling wireless controller
			while(game_enable) { 
     d6e:	88 20       	and	r8, r8
     d70:	09 f4       	brne	.+2      	; 0xd74 <main+0x164>
     d72:	8b cf       	rjmp	.-234    	; 0xc8a <main+0x7a>
				HC05_set_control_input(); 
     d74:	92 db       	rcall	.-2268   	; 0x49a <HC05_set_control_input>
				
				if (IR_read() < 15) {
     d76:	e6 db       	rcall	.-2100   	; 0x544 <IR_read>
     d78:	8f 30       	cpi	r24, 0x0F	; 15
     d7a:	e0 f7       	brcc	.-8      	; 0xd74 <main+0x164>
					
					TIMER_stop();
     d7c:	6a de       	rcall	.-812    	; 0xa52 <TIMER_stop>
					game_enable = FALSE;
					
					gameover_msg.data[TIMER_VAL] = TIMER_get_time();
     d7e:	6f de       	rcall	.-802    	; 0xa5e <TIMER_get_time>
     d80:	8f 87       	std	Y+15, r24	; 0x0f
					
					CAN_send_message(&gameover_msg);
     d82:	ce 01       	movw	r24, r28
     d84:	0c 96       	adiw	r24, 0x0c	; 12
     d86:	47 da       	rcall	.-2930   	; 0x216 <CAN_send_message>
     d88:	8f e9       	ldi	r24, 0x9F	; 159
     d8a:	9f e0       	ldi	r25, 0x0F	; 15
     d8c:	01 97       	sbiw	r24, 0x01	; 1
     d8e:	f1 f7       	brne	.-4      	; 0xd8c <main+0x17c>
     d90:	00 c0       	rjmp	.+0      	; 0xd92 <main+0x182>
     d92:	00 00       	nop
					_delay_ms(1);
					CAN_print_message(gameover_msg);
     d94:	ec 84       	ldd	r14, Y+12	; 0x0c
     d96:	fd 84       	ldd	r15, Y+13	; 0x0d
     d98:	0e 85       	ldd	r16, Y+14	; 0x0e
     d9a:	1f 85       	ldd	r17, Y+15	; 0x0f
     d9c:	28 89       	ldd	r18, Y+16	; 0x10
     d9e:	39 89       	ldd	r19, Y+17	; 0x11
     da0:	4a 89       	ldd	r20, Y+18	; 0x12
     da2:	5b 89       	ldd	r21, Y+19	; 0x13
     da4:	6c 89       	ldd	r22, Y+20	; 0x14
     da6:	7d 89       	ldd	r23, Y+21	; 0x15
     da8:	8e 89       	ldd	r24, Y+22	; 0x16
     daa:	a5 da       	rcall	.-2742   	; 0x2f6 <CAN_print_message>
				HC05_set_control_input(); 
				
				if (IR_read() < 15) {
					
					TIMER_stop();
					game_enable = FALSE;
     dac:	81 2c       	mov	r8, r1
			}
		}* /
			
		
	}*/
	}
     dae:	6d cf       	rjmp	.-294    	; 0xc8a <main+0x7a>

00000db0 <__subsf3>:
     db0:	50 58       	subi	r21, 0x80	; 128

00000db2 <__addsf3>:
     db2:	bb 27       	eor	r27, r27
     db4:	aa 27       	eor	r26, r26
     db6:	0e d0       	rcall	.+28     	; 0xdd4 <__addsf3x>
     db8:	70 c1       	rjmp	.+736    	; 0x109a <__fp_round>
     dba:	61 d1       	rcall	.+706    	; 0x107e <__fp_pscA>
     dbc:	30 f0       	brcs	.+12     	; 0xdca <__addsf3+0x18>
     dbe:	66 d1       	rcall	.+716    	; 0x108c <__fp_pscB>
     dc0:	20 f0       	brcs	.+8      	; 0xdca <__addsf3+0x18>
     dc2:	31 f4       	brne	.+12     	; 0xdd0 <__addsf3+0x1e>
     dc4:	9f 3f       	cpi	r25, 0xFF	; 255
     dc6:	11 f4       	brne	.+4      	; 0xdcc <__addsf3+0x1a>
     dc8:	1e f4       	brtc	.+6      	; 0xdd0 <__addsf3+0x1e>
     dca:	56 c1       	rjmp	.+684    	; 0x1078 <__fp_nan>
     dcc:	0e f4       	brtc	.+2      	; 0xdd0 <__addsf3+0x1e>
     dce:	e0 95       	com	r30
     dd0:	e7 fb       	bst	r30, 7
     dd2:	4c c1       	rjmp	.+664    	; 0x106c <__fp_inf>

00000dd4 <__addsf3x>:
     dd4:	e9 2f       	mov	r30, r25
     dd6:	72 d1       	rcall	.+740    	; 0x10bc <__fp_split3>
     dd8:	80 f3       	brcs	.-32     	; 0xdba <__addsf3+0x8>
     dda:	ba 17       	cp	r27, r26
     ddc:	62 07       	cpc	r22, r18
     dde:	73 07       	cpc	r23, r19
     de0:	84 07       	cpc	r24, r20
     de2:	95 07       	cpc	r25, r21
     de4:	18 f0       	brcs	.+6      	; 0xdec <__addsf3x+0x18>
     de6:	71 f4       	brne	.+28     	; 0xe04 <__addsf3x+0x30>
     de8:	9e f5       	brtc	.+102    	; 0xe50 <__addsf3x+0x7c>
     dea:	8a c1       	rjmp	.+788    	; 0x1100 <__fp_zero>
     dec:	0e f4       	brtc	.+2      	; 0xdf0 <__addsf3x+0x1c>
     dee:	e0 95       	com	r30
     df0:	0b 2e       	mov	r0, r27
     df2:	ba 2f       	mov	r27, r26
     df4:	a0 2d       	mov	r26, r0
     df6:	0b 01       	movw	r0, r22
     df8:	b9 01       	movw	r22, r18
     dfa:	90 01       	movw	r18, r0
     dfc:	0c 01       	movw	r0, r24
     dfe:	ca 01       	movw	r24, r20
     e00:	a0 01       	movw	r20, r0
     e02:	11 24       	eor	r1, r1
     e04:	ff 27       	eor	r31, r31
     e06:	59 1b       	sub	r21, r25
     e08:	99 f0       	breq	.+38     	; 0xe30 <__addsf3x+0x5c>
     e0a:	59 3f       	cpi	r21, 0xF9	; 249
     e0c:	50 f4       	brcc	.+20     	; 0xe22 <__addsf3x+0x4e>
     e0e:	50 3e       	cpi	r21, 0xE0	; 224
     e10:	68 f1       	brcs	.+90     	; 0xe6c <__addsf3x+0x98>
     e12:	1a 16       	cp	r1, r26
     e14:	f0 40       	sbci	r31, 0x00	; 0
     e16:	a2 2f       	mov	r26, r18
     e18:	23 2f       	mov	r18, r19
     e1a:	34 2f       	mov	r19, r20
     e1c:	44 27       	eor	r20, r20
     e1e:	58 5f       	subi	r21, 0xF8	; 248
     e20:	f3 cf       	rjmp	.-26     	; 0xe08 <__addsf3x+0x34>
     e22:	46 95       	lsr	r20
     e24:	37 95       	ror	r19
     e26:	27 95       	ror	r18
     e28:	a7 95       	ror	r26
     e2a:	f0 40       	sbci	r31, 0x00	; 0
     e2c:	53 95       	inc	r21
     e2e:	c9 f7       	brne	.-14     	; 0xe22 <__addsf3x+0x4e>
     e30:	7e f4       	brtc	.+30     	; 0xe50 <__addsf3x+0x7c>
     e32:	1f 16       	cp	r1, r31
     e34:	ba 0b       	sbc	r27, r26
     e36:	62 0b       	sbc	r22, r18
     e38:	73 0b       	sbc	r23, r19
     e3a:	84 0b       	sbc	r24, r20
     e3c:	ba f0       	brmi	.+46     	; 0xe6c <__addsf3x+0x98>
     e3e:	91 50       	subi	r25, 0x01	; 1
     e40:	a1 f0       	breq	.+40     	; 0xe6a <__addsf3x+0x96>
     e42:	ff 0f       	add	r31, r31
     e44:	bb 1f       	adc	r27, r27
     e46:	66 1f       	adc	r22, r22
     e48:	77 1f       	adc	r23, r23
     e4a:	88 1f       	adc	r24, r24
     e4c:	c2 f7       	brpl	.-16     	; 0xe3e <__addsf3x+0x6a>
     e4e:	0e c0       	rjmp	.+28     	; 0xe6c <__addsf3x+0x98>
     e50:	ba 0f       	add	r27, r26
     e52:	62 1f       	adc	r22, r18
     e54:	73 1f       	adc	r23, r19
     e56:	84 1f       	adc	r24, r20
     e58:	48 f4       	brcc	.+18     	; 0xe6c <__addsf3x+0x98>
     e5a:	87 95       	ror	r24
     e5c:	77 95       	ror	r23
     e5e:	67 95       	ror	r22
     e60:	b7 95       	ror	r27
     e62:	f7 95       	ror	r31
     e64:	9e 3f       	cpi	r25, 0xFE	; 254
     e66:	08 f0       	brcs	.+2      	; 0xe6a <__addsf3x+0x96>
     e68:	b3 cf       	rjmp	.-154    	; 0xdd0 <__addsf3+0x1e>
     e6a:	93 95       	inc	r25
     e6c:	88 0f       	add	r24, r24
     e6e:	08 f0       	brcs	.+2      	; 0xe72 <__addsf3x+0x9e>
     e70:	99 27       	eor	r25, r25
     e72:	ee 0f       	add	r30, r30
     e74:	97 95       	ror	r25
     e76:	87 95       	ror	r24
     e78:	08 95       	ret

00000e7a <__cmpsf2>:
     e7a:	d4 d0       	rcall	.+424    	; 0x1024 <__fp_cmp>
     e7c:	08 f4       	brcc	.+2      	; 0xe80 <__cmpsf2+0x6>
     e7e:	81 e0       	ldi	r24, 0x01	; 1
     e80:	08 95       	ret

00000e82 <__divsf3>:
     e82:	0c d0       	rcall	.+24     	; 0xe9c <__divsf3x>
     e84:	0a c1       	rjmp	.+532    	; 0x109a <__fp_round>
     e86:	02 d1       	rcall	.+516    	; 0x108c <__fp_pscB>
     e88:	40 f0       	brcs	.+16     	; 0xe9a <__divsf3+0x18>
     e8a:	f9 d0       	rcall	.+498    	; 0x107e <__fp_pscA>
     e8c:	30 f0       	brcs	.+12     	; 0xe9a <__divsf3+0x18>
     e8e:	21 f4       	brne	.+8      	; 0xe98 <__divsf3+0x16>
     e90:	5f 3f       	cpi	r21, 0xFF	; 255
     e92:	19 f0       	breq	.+6      	; 0xe9a <__divsf3+0x18>
     e94:	eb c0       	rjmp	.+470    	; 0x106c <__fp_inf>
     e96:	51 11       	cpse	r21, r1
     e98:	34 c1       	rjmp	.+616    	; 0x1102 <__fp_szero>
     e9a:	ee c0       	rjmp	.+476    	; 0x1078 <__fp_nan>

00000e9c <__divsf3x>:
     e9c:	0f d1       	rcall	.+542    	; 0x10bc <__fp_split3>
     e9e:	98 f3       	brcs	.-26     	; 0xe86 <__divsf3+0x4>

00000ea0 <__divsf3_pse>:
     ea0:	99 23       	and	r25, r25
     ea2:	c9 f3       	breq	.-14     	; 0xe96 <__divsf3+0x14>
     ea4:	55 23       	and	r21, r21
     ea6:	b1 f3       	breq	.-20     	; 0xe94 <__divsf3+0x12>
     ea8:	95 1b       	sub	r25, r21
     eaa:	55 0b       	sbc	r21, r21
     eac:	bb 27       	eor	r27, r27
     eae:	aa 27       	eor	r26, r26
     eb0:	62 17       	cp	r22, r18
     eb2:	73 07       	cpc	r23, r19
     eb4:	84 07       	cpc	r24, r20
     eb6:	38 f0       	brcs	.+14     	; 0xec6 <__divsf3_pse+0x26>
     eb8:	9f 5f       	subi	r25, 0xFF	; 255
     eba:	5f 4f       	sbci	r21, 0xFF	; 255
     ebc:	22 0f       	add	r18, r18
     ebe:	33 1f       	adc	r19, r19
     ec0:	44 1f       	adc	r20, r20
     ec2:	aa 1f       	adc	r26, r26
     ec4:	a9 f3       	breq	.-22     	; 0xeb0 <__divsf3_pse+0x10>
     ec6:	33 d0       	rcall	.+102    	; 0xf2e <__divsf3_pse+0x8e>
     ec8:	0e 2e       	mov	r0, r30
     eca:	3a f0       	brmi	.+14     	; 0xeda <__divsf3_pse+0x3a>
     ecc:	e0 e8       	ldi	r30, 0x80	; 128
     ece:	30 d0       	rcall	.+96     	; 0xf30 <__divsf3_pse+0x90>
     ed0:	91 50       	subi	r25, 0x01	; 1
     ed2:	50 40       	sbci	r21, 0x00	; 0
     ed4:	e6 95       	lsr	r30
     ed6:	00 1c       	adc	r0, r0
     ed8:	ca f7       	brpl	.-14     	; 0xecc <__divsf3_pse+0x2c>
     eda:	29 d0       	rcall	.+82     	; 0xf2e <__divsf3_pse+0x8e>
     edc:	fe 2f       	mov	r31, r30
     ede:	27 d0       	rcall	.+78     	; 0xf2e <__divsf3_pse+0x8e>
     ee0:	66 0f       	add	r22, r22
     ee2:	77 1f       	adc	r23, r23
     ee4:	88 1f       	adc	r24, r24
     ee6:	bb 1f       	adc	r27, r27
     ee8:	26 17       	cp	r18, r22
     eea:	37 07       	cpc	r19, r23
     eec:	48 07       	cpc	r20, r24
     eee:	ab 07       	cpc	r26, r27
     ef0:	b0 e8       	ldi	r27, 0x80	; 128
     ef2:	09 f0       	breq	.+2      	; 0xef6 <__divsf3_pse+0x56>
     ef4:	bb 0b       	sbc	r27, r27
     ef6:	80 2d       	mov	r24, r0
     ef8:	bf 01       	movw	r22, r30
     efa:	ff 27       	eor	r31, r31
     efc:	93 58       	subi	r25, 0x83	; 131
     efe:	5f 4f       	sbci	r21, 0xFF	; 255
     f00:	2a f0       	brmi	.+10     	; 0xf0c <__divsf3_pse+0x6c>
     f02:	9e 3f       	cpi	r25, 0xFE	; 254
     f04:	51 05       	cpc	r21, r1
     f06:	68 f0       	brcs	.+26     	; 0xf22 <__divsf3_pse+0x82>
     f08:	b1 c0       	rjmp	.+354    	; 0x106c <__fp_inf>
     f0a:	fb c0       	rjmp	.+502    	; 0x1102 <__fp_szero>
     f0c:	5f 3f       	cpi	r21, 0xFF	; 255
     f0e:	ec f3       	brlt	.-6      	; 0xf0a <__divsf3_pse+0x6a>
     f10:	98 3e       	cpi	r25, 0xE8	; 232
     f12:	dc f3       	brlt	.-10     	; 0xf0a <__divsf3_pse+0x6a>
     f14:	86 95       	lsr	r24
     f16:	77 95       	ror	r23
     f18:	67 95       	ror	r22
     f1a:	b7 95       	ror	r27
     f1c:	f7 95       	ror	r31
     f1e:	9f 5f       	subi	r25, 0xFF	; 255
     f20:	c9 f7       	brne	.-14     	; 0xf14 <__divsf3_pse+0x74>
     f22:	88 0f       	add	r24, r24
     f24:	91 1d       	adc	r25, r1
     f26:	96 95       	lsr	r25
     f28:	87 95       	ror	r24
     f2a:	97 f9       	bld	r25, 7
     f2c:	08 95       	ret
     f2e:	e1 e0       	ldi	r30, 0x01	; 1
     f30:	66 0f       	add	r22, r22
     f32:	77 1f       	adc	r23, r23
     f34:	88 1f       	adc	r24, r24
     f36:	bb 1f       	adc	r27, r27
     f38:	62 17       	cp	r22, r18
     f3a:	73 07       	cpc	r23, r19
     f3c:	84 07       	cpc	r24, r20
     f3e:	ba 07       	cpc	r27, r26
     f40:	20 f0       	brcs	.+8      	; 0xf4a <__divsf3_pse+0xaa>
     f42:	62 1b       	sub	r22, r18
     f44:	73 0b       	sbc	r23, r19
     f46:	84 0b       	sbc	r24, r20
     f48:	ba 0b       	sbc	r27, r26
     f4a:	ee 1f       	adc	r30, r30
     f4c:	88 f7       	brcc	.-30     	; 0xf30 <__divsf3_pse+0x90>
     f4e:	e0 95       	com	r30
     f50:	08 95       	ret

00000f52 <__fixunssfsi>:
     f52:	bc d0       	rcall	.+376    	; 0x10cc <__fp_splitA>
     f54:	88 f0       	brcs	.+34     	; 0xf78 <__fixunssfsi+0x26>
     f56:	9f 57       	subi	r25, 0x7F	; 127
     f58:	90 f0       	brcs	.+36     	; 0xf7e <__fixunssfsi+0x2c>
     f5a:	b9 2f       	mov	r27, r25
     f5c:	99 27       	eor	r25, r25
     f5e:	b7 51       	subi	r27, 0x17	; 23
     f60:	a0 f0       	brcs	.+40     	; 0xf8a <__fixunssfsi+0x38>
     f62:	d1 f0       	breq	.+52     	; 0xf98 <__fixunssfsi+0x46>
     f64:	66 0f       	add	r22, r22
     f66:	77 1f       	adc	r23, r23
     f68:	88 1f       	adc	r24, r24
     f6a:	99 1f       	adc	r25, r25
     f6c:	1a f0       	brmi	.+6      	; 0xf74 <__fixunssfsi+0x22>
     f6e:	ba 95       	dec	r27
     f70:	c9 f7       	brne	.-14     	; 0xf64 <__fixunssfsi+0x12>
     f72:	12 c0       	rjmp	.+36     	; 0xf98 <__fixunssfsi+0x46>
     f74:	b1 30       	cpi	r27, 0x01	; 1
     f76:	81 f0       	breq	.+32     	; 0xf98 <__fixunssfsi+0x46>
     f78:	c3 d0       	rcall	.+390    	; 0x1100 <__fp_zero>
     f7a:	b1 e0       	ldi	r27, 0x01	; 1
     f7c:	08 95       	ret
     f7e:	c0 c0       	rjmp	.+384    	; 0x1100 <__fp_zero>
     f80:	67 2f       	mov	r22, r23
     f82:	78 2f       	mov	r23, r24
     f84:	88 27       	eor	r24, r24
     f86:	b8 5f       	subi	r27, 0xF8	; 248
     f88:	39 f0       	breq	.+14     	; 0xf98 <__fixunssfsi+0x46>
     f8a:	b9 3f       	cpi	r27, 0xF9	; 249
     f8c:	cc f3       	brlt	.-14     	; 0xf80 <__fixunssfsi+0x2e>
     f8e:	86 95       	lsr	r24
     f90:	77 95       	ror	r23
     f92:	67 95       	ror	r22
     f94:	b3 95       	inc	r27
     f96:	d9 f7       	brne	.-10     	; 0xf8e <__fixunssfsi+0x3c>
     f98:	3e f4       	brtc	.+14     	; 0xfa8 <__fixunssfsi+0x56>
     f9a:	90 95       	com	r25
     f9c:	80 95       	com	r24
     f9e:	70 95       	com	r23
     fa0:	61 95       	neg	r22
     fa2:	7f 4f       	sbci	r23, 0xFF	; 255
     fa4:	8f 4f       	sbci	r24, 0xFF	; 255
     fa6:	9f 4f       	sbci	r25, 0xFF	; 255
     fa8:	08 95       	ret

00000faa <__floatunsisf>:
     faa:	e8 94       	clt
     fac:	09 c0       	rjmp	.+18     	; 0xfc0 <__floatsisf+0x12>

00000fae <__floatsisf>:
     fae:	97 fb       	bst	r25, 7
     fb0:	3e f4       	brtc	.+14     	; 0xfc0 <__floatsisf+0x12>
     fb2:	90 95       	com	r25
     fb4:	80 95       	com	r24
     fb6:	70 95       	com	r23
     fb8:	61 95       	neg	r22
     fba:	7f 4f       	sbci	r23, 0xFF	; 255
     fbc:	8f 4f       	sbci	r24, 0xFF	; 255
     fbe:	9f 4f       	sbci	r25, 0xFF	; 255
     fc0:	99 23       	and	r25, r25
     fc2:	a9 f0       	breq	.+42     	; 0xfee <__floatsisf+0x40>
     fc4:	f9 2f       	mov	r31, r25
     fc6:	96 e9       	ldi	r25, 0x96	; 150
     fc8:	bb 27       	eor	r27, r27
     fca:	93 95       	inc	r25
     fcc:	f6 95       	lsr	r31
     fce:	87 95       	ror	r24
     fd0:	77 95       	ror	r23
     fd2:	67 95       	ror	r22
     fd4:	b7 95       	ror	r27
     fd6:	f1 11       	cpse	r31, r1
     fd8:	f8 cf       	rjmp	.-16     	; 0xfca <__floatsisf+0x1c>
     fda:	fa f4       	brpl	.+62     	; 0x101a <__floatsisf+0x6c>
     fdc:	bb 0f       	add	r27, r27
     fde:	11 f4       	brne	.+4      	; 0xfe4 <__floatsisf+0x36>
     fe0:	60 ff       	sbrs	r22, 0
     fe2:	1b c0       	rjmp	.+54     	; 0x101a <__floatsisf+0x6c>
     fe4:	6f 5f       	subi	r22, 0xFF	; 255
     fe6:	7f 4f       	sbci	r23, 0xFF	; 255
     fe8:	8f 4f       	sbci	r24, 0xFF	; 255
     fea:	9f 4f       	sbci	r25, 0xFF	; 255
     fec:	16 c0       	rjmp	.+44     	; 0x101a <__floatsisf+0x6c>
     fee:	88 23       	and	r24, r24
     ff0:	11 f0       	breq	.+4      	; 0xff6 <__floatsisf+0x48>
     ff2:	96 e9       	ldi	r25, 0x96	; 150
     ff4:	11 c0       	rjmp	.+34     	; 0x1018 <__floatsisf+0x6a>
     ff6:	77 23       	and	r23, r23
     ff8:	21 f0       	breq	.+8      	; 0x1002 <__floatsisf+0x54>
     ffa:	9e e8       	ldi	r25, 0x8E	; 142
     ffc:	87 2f       	mov	r24, r23
     ffe:	76 2f       	mov	r23, r22
    1000:	05 c0       	rjmp	.+10     	; 0x100c <__floatsisf+0x5e>
    1002:	66 23       	and	r22, r22
    1004:	71 f0       	breq	.+28     	; 0x1022 <__floatsisf+0x74>
    1006:	96 e8       	ldi	r25, 0x86	; 134
    1008:	86 2f       	mov	r24, r22
    100a:	70 e0       	ldi	r23, 0x00	; 0
    100c:	60 e0       	ldi	r22, 0x00	; 0
    100e:	2a f0       	brmi	.+10     	; 0x101a <__floatsisf+0x6c>
    1010:	9a 95       	dec	r25
    1012:	66 0f       	add	r22, r22
    1014:	77 1f       	adc	r23, r23
    1016:	88 1f       	adc	r24, r24
    1018:	da f7       	brpl	.-10     	; 0x1010 <__floatsisf+0x62>
    101a:	88 0f       	add	r24, r24
    101c:	96 95       	lsr	r25
    101e:	87 95       	ror	r24
    1020:	97 f9       	bld	r25, 7
    1022:	08 95       	ret

00001024 <__fp_cmp>:
    1024:	99 0f       	add	r25, r25
    1026:	00 08       	sbc	r0, r0
    1028:	55 0f       	add	r21, r21
    102a:	aa 0b       	sbc	r26, r26
    102c:	e0 e8       	ldi	r30, 0x80	; 128
    102e:	fe ef       	ldi	r31, 0xFE	; 254
    1030:	16 16       	cp	r1, r22
    1032:	17 06       	cpc	r1, r23
    1034:	e8 07       	cpc	r30, r24
    1036:	f9 07       	cpc	r31, r25
    1038:	c0 f0       	brcs	.+48     	; 0x106a <__fp_cmp+0x46>
    103a:	12 16       	cp	r1, r18
    103c:	13 06       	cpc	r1, r19
    103e:	e4 07       	cpc	r30, r20
    1040:	f5 07       	cpc	r31, r21
    1042:	98 f0       	brcs	.+38     	; 0x106a <__fp_cmp+0x46>
    1044:	62 1b       	sub	r22, r18
    1046:	73 0b       	sbc	r23, r19
    1048:	84 0b       	sbc	r24, r20
    104a:	95 0b       	sbc	r25, r21
    104c:	39 f4       	brne	.+14     	; 0x105c <__fp_cmp+0x38>
    104e:	0a 26       	eor	r0, r26
    1050:	61 f0       	breq	.+24     	; 0x106a <__fp_cmp+0x46>
    1052:	23 2b       	or	r18, r19
    1054:	24 2b       	or	r18, r20
    1056:	25 2b       	or	r18, r21
    1058:	21 f4       	brne	.+8      	; 0x1062 <__fp_cmp+0x3e>
    105a:	08 95       	ret
    105c:	0a 26       	eor	r0, r26
    105e:	09 f4       	brne	.+2      	; 0x1062 <__fp_cmp+0x3e>
    1060:	a1 40       	sbci	r26, 0x01	; 1
    1062:	a6 95       	lsr	r26
    1064:	8f ef       	ldi	r24, 0xFF	; 255
    1066:	81 1d       	adc	r24, r1
    1068:	81 1d       	adc	r24, r1
    106a:	08 95       	ret

0000106c <__fp_inf>:
    106c:	97 f9       	bld	r25, 7
    106e:	9f 67       	ori	r25, 0x7F	; 127
    1070:	80 e8       	ldi	r24, 0x80	; 128
    1072:	70 e0       	ldi	r23, 0x00	; 0
    1074:	60 e0       	ldi	r22, 0x00	; 0
    1076:	08 95       	ret

00001078 <__fp_nan>:
    1078:	9f ef       	ldi	r25, 0xFF	; 255
    107a:	80 ec       	ldi	r24, 0xC0	; 192
    107c:	08 95       	ret

0000107e <__fp_pscA>:
    107e:	00 24       	eor	r0, r0
    1080:	0a 94       	dec	r0
    1082:	16 16       	cp	r1, r22
    1084:	17 06       	cpc	r1, r23
    1086:	18 06       	cpc	r1, r24
    1088:	09 06       	cpc	r0, r25
    108a:	08 95       	ret

0000108c <__fp_pscB>:
    108c:	00 24       	eor	r0, r0
    108e:	0a 94       	dec	r0
    1090:	12 16       	cp	r1, r18
    1092:	13 06       	cpc	r1, r19
    1094:	14 06       	cpc	r1, r20
    1096:	05 06       	cpc	r0, r21
    1098:	08 95       	ret

0000109a <__fp_round>:
    109a:	09 2e       	mov	r0, r25
    109c:	03 94       	inc	r0
    109e:	00 0c       	add	r0, r0
    10a0:	11 f4       	brne	.+4      	; 0x10a6 <__fp_round+0xc>
    10a2:	88 23       	and	r24, r24
    10a4:	52 f0       	brmi	.+20     	; 0x10ba <__fp_round+0x20>
    10a6:	bb 0f       	add	r27, r27
    10a8:	40 f4       	brcc	.+16     	; 0x10ba <__fp_round+0x20>
    10aa:	bf 2b       	or	r27, r31
    10ac:	11 f4       	brne	.+4      	; 0x10b2 <__fp_round+0x18>
    10ae:	60 ff       	sbrs	r22, 0
    10b0:	04 c0       	rjmp	.+8      	; 0x10ba <__fp_round+0x20>
    10b2:	6f 5f       	subi	r22, 0xFF	; 255
    10b4:	7f 4f       	sbci	r23, 0xFF	; 255
    10b6:	8f 4f       	sbci	r24, 0xFF	; 255
    10b8:	9f 4f       	sbci	r25, 0xFF	; 255
    10ba:	08 95       	ret

000010bc <__fp_split3>:
    10bc:	57 fd       	sbrc	r21, 7
    10be:	90 58       	subi	r25, 0x80	; 128
    10c0:	44 0f       	add	r20, r20
    10c2:	55 1f       	adc	r21, r21
    10c4:	59 f0       	breq	.+22     	; 0x10dc <__fp_splitA+0x10>
    10c6:	5f 3f       	cpi	r21, 0xFF	; 255
    10c8:	71 f0       	breq	.+28     	; 0x10e6 <__fp_splitA+0x1a>
    10ca:	47 95       	ror	r20

000010cc <__fp_splitA>:
    10cc:	88 0f       	add	r24, r24
    10ce:	97 fb       	bst	r25, 7
    10d0:	99 1f       	adc	r25, r25
    10d2:	61 f0       	breq	.+24     	; 0x10ec <__fp_splitA+0x20>
    10d4:	9f 3f       	cpi	r25, 0xFF	; 255
    10d6:	79 f0       	breq	.+30     	; 0x10f6 <__fp_splitA+0x2a>
    10d8:	87 95       	ror	r24
    10da:	08 95       	ret
    10dc:	12 16       	cp	r1, r18
    10de:	13 06       	cpc	r1, r19
    10e0:	14 06       	cpc	r1, r20
    10e2:	55 1f       	adc	r21, r21
    10e4:	f2 cf       	rjmp	.-28     	; 0x10ca <__fp_split3+0xe>
    10e6:	46 95       	lsr	r20
    10e8:	f1 df       	rcall	.-30     	; 0x10cc <__fp_splitA>
    10ea:	08 c0       	rjmp	.+16     	; 0x10fc <__fp_splitA+0x30>
    10ec:	16 16       	cp	r1, r22
    10ee:	17 06       	cpc	r1, r23
    10f0:	18 06       	cpc	r1, r24
    10f2:	99 1f       	adc	r25, r25
    10f4:	f1 cf       	rjmp	.-30     	; 0x10d8 <__fp_splitA+0xc>
    10f6:	86 95       	lsr	r24
    10f8:	71 05       	cpc	r23, r1
    10fa:	61 05       	cpc	r22, r1
    10fc:	08 94       	sec
    10fe:	08 95       	ret

00001100 <__fp_zero>:
    1100:	e8 94       	clt

00001102 <__fp_szero>:
    1102:	bb 27       	eor	r27, r27
    1104:	66 27       	eor	r22, r22
    1106:	77 27       	eor	r23, r23
    1108:	cb 01       	movw	r24, r22
    110a:	97 f9       	bld	r25, 7
    110c:	08 95       	ret

0000110e <__gesf2>:
    110e:	8a df       	rcall	.-236    	; 0x1024 <__fp_cmp>
    1110:	08 f4       	brcc	.+2      	; 0x1114 <__gesf2+0x6>
    1112:	8f ef       	ldi	r24, 0xFF	; 255
    1114:	08 95       	ret

00001116 <__mulsf3>:
    1116:	0b d0       	rcall	.+22     	; 0x112e <__mulsf3x>
    1118:	c0 cf       	rjmp	.-128    	; 0x109a <__fp_round>
    111a:	b1 df       	rcall	.-158    	; 0x107e <__fp_pscA>
    111c:	28 f0       	brcs	.+10     	; 0x1128 <__mulsf3+0x12>
    111e:	b6 df       	rcall	.-148    	; 0x108c <__fp_pscB>
    1120:	18 f0       	brcs	.+6      	; 0x1128 <__mulsf3+0x12>
    1122:	95 23       	and	r25, r21
    1124:	09 f0       	breq	.+2      	; 0x1128 <__mulsf3+0x12>
    1126:	a2 cf       	rjmp	.-188    	; 0x106c <__fp_inf>
    1128:	a7 cf       	rjmp	.-178    	; 0x1078 <__fp_nan>
    112a:	11 24       	eor	r1, r1
    112c:	ea cf       	rjmp	.-44     	; 0x1102 <__fp_szero>

0000112e <__mulsf3x>:
    112e:	c6 df       	rcall	.-116    	; 0x10bc <__fp_split3>
    1130:	a0 f3       	brcs	.-24     	; 0x111a <__mulsf3+0x4>

00001132 <__mulsf3_pse>:
    1132:	95 9f       	mul	r25, r21
    1134:	d1 f3       	breq	.-12     	; 0x112a <__mulsf3+0x14>
    1136:	95 0f       	add	r25, r21
    1138:	50 e0       	ldi	r21, 0x00	; 0
    113a:	55 1f       	adc	r21, r21
    113c:	62 9f       	mul	r22, r18
    113e:	f0 01       	movw	r30, r0
    1140:	72 9f       	mul	r23, r18
    1142:	bb 27       	eor	r27, r27
    1144:	f0 0d       	add	r31, r0
    1146:	b1 1d       	adc	r27, r1
    1148:	63 9f       	mul	r22, r19
    114a:	aa 27       	eor	r26, r26
    114c:	f0 0d       	add	r31, r0
    114e:	b1 1d       	adc	r27, r1
    1150:	aa 1f       	adc	r26, r26
    1152:	64 9f       	mul	r22, r20
    1154:	66 27       	eor	r22, r22
    1156:	b0 0d       	add	r27, r0
    1158:	a1 1d       	adc	r26, r1
    115a:	66 1f       	adc	r22, r22
    115c:	82 9f       	mul	r24, r18
    115e:	22 27       	eor	r18, r18
    1160:	b0 0d       	add	r27, r0
    1162:	a1 1d       	adc	r26, r1
    1164:	62 1f       	adc	r22, r18
    1166:	73 9f       	mul	r23, r19
    1168:	b0 0d       	add	r27, r0
    116a:	a1 1d       	adc	r26, r1
    116c:	62 1f       	adc	r22, r18
    116e:	83 9f       	mul	r24, r19
    1170:	a0 0d       	add	r26, r0
    1172:	61 1d       	adc	r22, r1
    1174:	22 1f       	adc	r18, r18
    1176:	74 9f       	mul	r23, r20
    1178:	33 27       	eor	r19, r19
    117a:	a0 0d       	add	r26, r0
    117c:	61 1d       	adc	r22, r1
    117e:	23 1f       	adc	r18, r19
    1180:	84 9f       	mul	r24, r20
    1182:	60 0d       	add	r22, r0
    1184:	21 1d       	adc	r18, r1
    1186:	82 2f       	mov	r24, r18
    1188:	76 2f       	mov	r23, r22
    118a:	6a 2f       	mov	r22, r26
    118c:	11 24       	eor	r1, r1
    118e:	9f 57       	subi	r25, 0x7F	; 127
    1190:	50 40       	sbci	r21, 0x00	; 0
    1192:	8a f0       	brmi	.+34     	; 0x11b6 <__mulsf3_pse+0x84>
    1194:	e1 f0       	breq	.+56     	; 0x11ce <__mulsf3_pse+0x9c>
    1196:	88 23       	and	r24, r24
    1198:	4a f0       	brmi	.+18     	; 0x11ac <__mulsf3_pse+0x7a>
    119a:	ee 0f       	add	r30, r30
    119c:	ff 1f       	adc	r31, r31
    119e:	bb 1f       	adc	r27, r27
    11a0:	66 1f       	adc	r22, r22
    11a2:	77 1f       	adc	r23, r23
    11a4:	88 1f       	adc	r24, r24
    11a6:	91 50       	subi	r25, 0x01	; 1
    11a8:	50 40       	sbci	r21, 0x00	; 0
    11aa:	a9 f7       	brne	.-22     	; 0x1196 <__mulsf3_pse+0x64>
    11ac:	9e 3f       	cpi	r25, 0xFE	; 254
    11ae:	51 05       	cpc	r21, r1
    11b0:	70 f0       	brcs	.+28     	; 0x11ce <__mulsf3_pse+0x9c>
    11b2:	5c cf       	rjmp	.-328    	; 0x106c <__fp_inf>
    11b4:	a6 cf       	rjmp	.-180    	; 0x1102 <__fp_szero>
    11b6:	5f 3f       	cpi	r21, 0xFF	; 255
    11b8:	ec f3       	brlt	.-6      	; 0x11b4 <__mulsf3_pse+0x82>
    11ba:	98 3e       	cpi	r25, 0xE8	; 232
    11bc:	dc f3       	brlt	.-10     	; 0x11b4 <__mulsf3_pse+0x82>
    11be:	86 95       	lsr	r24
    11c0:	77 95       	ror	r23
    11c2:	67 95       	ror	r22
    11c4:	b7 95       	ror	r27
    11c6:	f7 95       	ror	r31
    11c8:	e7 95       	ror	r30
    11ca:	9f 5f       	subi	r25, 0xFF	; 255
    11cc:	c1 f7       	brne	.-16     	; 0x11be <__mulsf3_pse+0x8c>
    11ce:	fe 2b       	or	r31, r30
    11d0:	88 0f       	add	r24, r24
    11d2:	91 1d       	adc	r25, r1
    11d4:	96 95       	lsr	r25
    11d6:	87 95       	ror	r24
    11d8:	97 f9       	bld	r25, 7
    11da:	08 95       	ret

000011dc <__tablejump2__>:
    11dc:	ee 0f       	add	r30, r30
    11de:	ff 1f       	adc	r31, r31

000011e0 <__tablejump__>:
    11e0:	05 90       	lpm	r0, Z+
    11e2:	f4 91       	lpm	r31, Z
    11e4:	e0 2d       	mov	r30, r0
    11e6:	19 94       	eijmp

000011e8 <fdevopen>:
    11e8:	0f 93       	push	r16
    11ea:	1f 93       	push	r17
    11ec:	cf 93       	push	r28
    11ee:	df 93       	push	r29
    11f0:	ec 01       	movw	r28, r24
    11f2:	8b 01       	movw	r16, r22
    11f4:	00 97       	sbiw	r24, 0x00	; 0
    11f6:	31 f4       	brne	.+12     	; 0x1204 <fdevopen+0x1c>
    11f8:	61 15       	cp	r22, r1
    11fa:	71 05       	cpc	r23, r1
    11fc:	19 f4       	brne	.+6      	; 0x1204 <fdevopen+0x1c>
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	37 c0       	rjmp	.+110    	; 0x1272 <fdevopen+0x8a>
    1204:	6e e0       	ldi	r22, 0x0E	; 14
    1206:	70 e0       	ldi	r23, 0x00	; 0
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	63 d2       	rcall	.+1222   	; 0x16d4 <calloc>
    120e:	fc 01       	movw	r30, r24
    1210:	00 97       	sbiw	r24, 0x00	; 0
    1212:	a9 f3       	breq	.-22     	; 0x11fe <fdevopen+0x16>
    1214:	80 e8       	ldi	r24, 0x80	; 128
    1216:	83 83       	std	Z+3, r24	; 0x03
    1218:	01 15       	cp	r16, r1
    121a:	11 05       	cpc	r17, r1
    121c:	71 f0       	breq	.+28     	; 0x123a <fdevopen+0x52>
    121e:	13 87       	std	Z+11, r17	; 0x0b
    1220:	02 87       	std	Z+10, r16	; 0x0a
    1222:	81 e8       	ldi	r24, 0x81	; 129
    1224:	83 83       	std	Z+3, r24	; 0x03
    1226:	80 91 d1 02 	lds	r24, 0x02D1
    122a:	90 91 d2 02 	lds	r25, 0x02D2
    122e:	89 2b       	or	r24, r25
    1230:	21 f4       	brne	.+8      	; 0x123a <fdevopen+0x52>
    1232:	f0 93 d2 02 	sts	0x02D2, r31
    1236:	e0 93 d1 02 	sts	0x02D1, r30
    123a:	20 97       	sbiw	r28, 0x00	; 0
    123c:	c9 f0       	breq	.+50     	; 0x1270 <fdevopen+0x88>
    123e:	d1 87       	std	Z+9, r29	; 0x09
    1240:	c0 87       	std	Z+8, r28	; 0x08
    1242:	83 81       	ldd	r24, Z+3	; 0x03
    1244:	82 60       	ori	r24, 0x02	; 2
    1246:	83 83       	std	Z+3, r24	; 0x03
    1248:	80 91 d3 02 	lds	r24, 0x02D3
    124c:	90 91 d4 02 	lds	r25, 0x02D4
    1250:	89 2b       	or	r24, r25
    1252:	71 f4       	brne	.+28     	; 0x1270 <fdevopen+0x88>
    1254:	f0 93 d4 02 	sts	0x02D4, r31
    1258:	e0 93 d3 02 	sts	0x02D3, r30
    125c:	80 91 d5 02 	lds	r24, 0x02D5
    1260:	90 91 d6 02 	lds	r25, 0x02D6
    1264:	89 2b       	or	r24, r25
    1266:	21 f4       	brne	.+8      	; 0x1270 <fdevopen+0x88>
    1268:	f0 93 d6 02 	sts	0x02D6, r31
    126c:	e0 93 d5 02 	sts	0x02D5, r30
    1270:	cf 01       	movw	r24, r30
    1272:	df 91       	pop	r29
    1274:	cf 91       	pop	r28
    1276:	1f 91       	pop	r17
    1278:	0f 91       	pop	r16
    127a:	08 95       	ret

0000127c <printf>:
    127c:	cf 93       	push	r28
    127e:	df 93       	push	r29
    1280:	cd b7       	in	r28, 0x3d	; 61
    1282:	de b7       	in	r29, 0x3e	; 62
    1284:	fe 01       	movw	r30, r28
    1286:	36 96       	adiw	r30, 0x06	; 6
    1288:	61 91       	ld	r22, Z+
    128a:	71 91       	ld	r23, Z+
    128c:	af 01       	movw	r20, r30
    128e:	80 91 d3 02 	lds	r24, 0x02D3
    1292:	90 91 d4 02 	lds	r25, 0x02D4
    1296:	30 d0       	rcall	.+96     	; 0x12f8 <vfprintf>
    1298:	df 91       	pop	r29
    129a:	cf 91       	pop	r28
    129c:	08 95       	ret

0000129e <puts>:
    129e:	0f 93       	push	r16
    12a0:	1f 93       	push	r17
    12a2:	cf 93       	push	r28
    12a4:	df 93       	push	r29
    12a6:	e0 91 d3 02 	lds	r30, 0x02D3
    12aa:	f0 91 d4 02 	lds	r31, 0x02D4
    12ae:	23 81       	ldd	r18, Z+3	; 0x03
    12b0:	21 ff       	sbrs	r18, 1
    12b2:	1b c0       	rjmp	.+54     	; 0x12ea <puts+0x4c>
    12b4:	ec 01       	movw	r28, r24
    12b6:	00 e0       	ldi	r16, 0x00	; 0
    12b8:	10 e0       	ldi	r17, 0x00	; 0
    12ba:	89 91       	ld	r24, Y+
    12bc:	60 91 d3 02 	lds	r22, 0x02D3
    12c0:	70 91 d4 02 	lds	r23, 0x02D4
    12c4:	db 01       	movw	r26, r22
    12c6:	18 96       	adiw	r26, 0x08	; 8
    12c8:	ed 91       	ld	r30, X+
    12ca:	fc 91       	ld	r31, X
    12cc:	19 97       	sbiw	r26, 0x09	; 9
    12ce:	88 23       	and	r24, r24
    12d0:	31 f0       	breq	.+12     	; 0x12de <puts+0x40>
    12d2:	19 95       	eicall
    12d4:	89 2b       	or	r24, r25
    12d6:	89 f3       	breq	.-30     	; 0x12ba <puts+0x1c>
    12d8:	0f ef       	ldi	r16, 0xFF	; 255
    12da:	1f ef       	ldi	r17, 0xFF	; 255
    12dc:	ee cf       	rjmp	.-36     	; 0x12ba <puts+0x1c>
    12de:	8a e0       	ldi	r24, 0x0A	; 10
    12e0:	19 95       	eicall
    12e2:	89 2b       	or	r24, r25
    12e4:	11 f4       	brne	.+4      	; 0x12ea <puts+0x4c>
    12e6:	c8 01       	movw	r24, r16
    12e8:	02 c0       	rjmp	.+4      	; 0x12ee <puts+0x50>
    12ea:	8f ef       	ldi	r24, 0xFF	; 255
    12ec:	9f ef       	ldi	r25, 0xFF	; 255
    12ee:	df 91       	pop	r29
    12f0:	cf 91       	pop	r28
    12f2:	1f 91       	pop	r17
    12f4:	0f 91       	pop	r16
    12f6:	08 95       	ret

000012f8 <vfprintf>:
    12f8:	2f 92       	push	r2
    12fa:	3f 92       	push	r3
    12fc:	4f 92       	push	r4
    12fe:	5f 92       	push	r5
    1300:	6f 92       	push	r6
    1302:	7f 92       	push	r7
    1304:	8f 92       	push	r8
    1306:	9f 92       	push	r9
    1308:	af 92       	push	r10
    130a:	bf 92       	push	r11
    130c:	cf 92       	push	r12
    130e:	df 92       	push	r13
    1310:	ef 92       	push	r14
    1312:	ff 92       	push	r15
    1314:	0f 93       	push	r16
    1316:	1f 93       	push	r17
    1318:	cf 93       	push	r28
    131a:	df 93       	push	r29
    131c:	cd b7       	in	r28, 0x3d	; 61
    131e:	de b7       	in	r29, 0x3e	; 62
    1320:	2c 97       	sbiw	r28, 0x0c	; 12
    1322:	0f b6       	in	r0, 0x3f	; 63
    1324:	f8 94       	cli
    1326:	de bf       	out	0x3e, r29	; 62
    1328:	0f be       	out	0x3f, r0	; 63
    132a:	cd bf       	out	0x3d, r28	; 61
    132c:	7c 01       	movw	r14, r24
    132e:	6b 01       	movw	r12, r22
    1330:	8a 01       	movw	r16, r20
    1332:	fc 01       	movw	r30, r24
    1334:	17 82       	std	Z+7, r1	; 0x07
    1336:	16 82       	std	Z+6, r1	; 0x06
    1338:	83 81       	ldd	r24, Z+3	; 0x03
    133a:	81 ff       	sbrs	r24, 1
    133c:	b0 c1       	rjmp	.+864    	; 0x169e <vfprintf+0x3a6>
    133e:	ce 01       	movw	r24, r28
    1340:	01 96       	adiw	r24, 0x01	; 1
    1342:	4c 01       	movw	r8, r24
    1344:	f7 01       	movw	r30, r14
    1346:	93 81       	ldd	r25, Z+3	; 0x03
    1348:	f6 01       	movw	r30, r12
    134a:	93 fd       	sbrc	r25, 3
    134c:	85 91       	lpm	r24, Z+
    134e:	93 ff       	sbrs	r25, 3
    1350:	81 91       	ld	r24, Z+
    1352:	6f 01       	movw	r12, r30
    1354:	88 23       	and	r24, r24
    1356:	09 f4       	brne	.+2      	; 0x135a <vfprintf+0x62>
    1358:	9e c1       	rjmp	.+828    	; 0x1696 <vfprintf+0x39e>
    135a:	85 32       	cpi	r24, 0x25	; 37
    135c:	39 f4       	brne	.+14     	; 0x136c <vfprintf+0x74>
    135e:	93 fd       	sbrc	r25, 3
    1360:	85 91       	lpm	r24, Z+
    1362:	93 ff       	sbrs	r25, 3
    1364:	81 91       	ld	r24, Z+
    1366:	6f 01       	movw	r12, r30
    1368:	85 32       	cpi	r24, 0x25	; 37
    136a:	21 f4       	brne	.+8      	; 0x1374 <vfprintf+0x7c>
    136c:	b7 01       	movw	r22, r14
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	0f d3       	rcall	.+1566   	; 0x1990 <fputc>
    1372:	e8 cf       	rjmp	.-48     	; 0x1344 <vfprintf+0x4c>
    1374:	51 2c       	mov	r5, r1
    1376:	31 2c       	mov	r3, r1
    1378:	20 e0       	ldi	r18, 0x00	; 0
    137a:	20 32       	cpi	r18, 0x20	; 32
    137c:	a0 f4       	brcc	.+40     	; 0x13a6 <vfprintf+0xae>
    137e:	8b 32       	cpi	r24, 0x2B	; 43
    1380:	69 f0       	breq	.+26     	; 0x139c <vfprintf+0xa4>
    1382:	30 f4       	brcc	.+12     	; 0x1390 <vfprintf+0x98>
    1384:	80 32       	cpi	r24, 0x20	; 32
    1386:	59 f0       	breq	.+22     	; 0x139e <vfprintf+0xa6>
    1388:	83 32       	cpi	r24, 0x23	; 35
    138a:	69 f4       	brne	.+26     	; 0x13a6 <vfprintf+0xae>
    138c:	20 61       	ori	r18, 0x10	; 16
    138e:	2c c0       	rjmp	.+88     	; 0x13e8 <vfprintf+0xf0>
    1390:	8d 32       	cpi	r24, 0x2D	; 45
    1392:	39 f0       	breq	.+14     	; 0x13a2 <vfprintf+0xaa>
    1394:	80 33       	cpi	r24, 0x30	; 48
    1396:	39 f4       	brne	.+14     	; 0x13a6 <vfprintf+0xae>
    1398:	21 60       	ori	r18, 0x01	; 1
    139a:	26 c0       	rjmp	.+76     	; 0x13e8 <vfprintf+0xf0>
    139c:	22 60       	ori	r18, 0x02	; 2
    139e:	24 60       	ori	r18, 0x04	; 4
    13a0:	23 c0       	rjmp	.+70     	; 0x13e8 <vfprintf+0xf0>
    13a2:	28 60       	ori	r18, 0x08	; 8
    13a4:	21 c0       	rjmp	.+66     	; 0x13e8 <vfprintf+0xf0>
    13a6:	27 fd       	sbrc	r18, 7
    13a8:	27 c0       	rjmp	.+78     	; 0x13f8 <vfprintf+0x100>
    13aa:	30 ed       	ldi	r19, 0xD0	; 208
    13ac:	38 0f       	add	r19, r24
    13ae:	3a 30       	cpi	r19, 0x0A	; 10
    13b0:	78 f4       	brcc	.+30     	; 0x13d0 <vfprintf+0xd8>
    13b2:	26 ff       	sbrs	r18, 6
    13b4:	06 c0       	rjmp	.+12     	; 0x13c2 <vfprintf+0xca>
    13b6:	fa e0       	ldi	r31, 0x0A	; 10
    13b8:	5f 9e       	mul	r5, r31
    13ba:	30 0d       	add	r19, r0
    13bc:	11 24       	eor	r1, r1
    13be:	53 2e       	mov	r5, r19
    13c0:	13 c0       	rjmp	.+38     	; 0x13e8 <vfprintf+0xf0>
    13c2:	8a e0       	ldi	r24, 0x0A	; 10
    13c4:	38 9e       	mul	r3, r24
    13c6:	30 0d       	add	r19, r0
    13c8:	11 24       	eor	r1, r1
    13ca:	33 2e       	mov	r3, r19
    13cc:	20 62       	ori	r18, 0x20	; 32
    13ce:	0c c0       	rjmp	.+24     	; 0x13e8 <vfprintf+0xf0>
    13d0:	8e 32       	cpi	r24, 0x2E	; 46
    13d2:	21 f4       	brne	.+8      	; 0x13dc <vfprintf+0xe4>
    13d4:	26 fd       	sbrc	r18, 6
    13d6:	5f c1       	rjmp	.+702    	; 0x1696 <vfprintf+0x39e>
    13d8:	20 64       	ori	r18, 0x40	; 64
    13da:	06 c0       	rjmp	.+12     	; 0x13e8 <vfprintf+0xf0>
    13dc:	8c 36       	cpi	r24, 0x6C	; 108
    13de:	11 f4       	brne	.+4      	; 0x13e4 <vfprintf+0xec>
    13e0:	20 68       	ori	r18, 0x80	; 128
    13e2:	02 c0       	rjmp	.+4      	; 0x13e8 <vfprintf+0xf0>
    13e4:	88 36       	cpi	r24, 0x68	; 104
    13e6:	41 f4       	brne	.+16     	; 0x13f8 <vfprintf+0x100>
    13e8:	f6 01       	movw	r30, r12
    13ea:	93 fd       	sbrc	r25, 3
    13ec:	85 91       	lpm	r24, Z+
    13ee:	93 ff       	sbrs	r25, 3
    13f0:	81 91       	ld	r24, Z+
    13f2:	6f 01       	movw	r12, r30
    13f4:	81 11       	cpse	r24, r1
    13f6:	c1 cf       	rjmp	.-126    	; 0x137a <vfprintf+0x82>
    13f8:	98 2f       	mov	r25, r24
    13fa:	9f 7d       	andi	r25, 0xDF	; 223
    13fc:	95 54       	subi	r25, 0x45	; 69
    13fe:	93 30       	cpi	r25, 0x03	; 3
    1400:	28 f4       	brcc	.+10     	; 0x140c <vfprintf+0x114>
    1402:	0c 5f       	subi	r16, 0xFC	; 252
    1404:	1f 4f       	sbci	r17, 0xFF	; 255
    1406:	ff e3       	ldi	r31, 0x3F	; 63
    1408:	f9 83       	std	Y+1, r31	; 0x01
    140a:	0d c0       	rjmp	.+26     	; 0x1426 <vfprintf+0x12e>
    140c:	83 36       	cpi	r24, 0x63	; 99
    140e:	31 f0       	breq	.+12     	; 0x141c <vfprintf+0x124>
    1410:	83 37       	cpi	r24, 0x73	; 115
    1412:	71 f0       	breq	.+28     	; 0x1430 <vfprintf+0x138>
    1414:	83 35       	cpi	r24, 0x53	; 83
    1416:	09 f0       	breq	.+2      	; 0x141a <vfprintf+0x122>
    1418:	57 c0       	rjmp	.+174    	; 0x14c8 <vfprintf+0x1d0>
    141a:	21 c0       	rjmp	.+66     	; 0x145e <vfprintf+0x166>
    141c:	f8 01       	movw	r30, r16
    141e:	80 81       	ld	r24, Z
    1420:	89 83       	std	Y+1, r24	; 0x01
    1422:	0e 5f       	subi	r16, 0xFE	; 254
    1424:	1f 4f       	sbci	r17, 0xFF	; 255
    1426:	44 24       	eor	r4, r4
    1428:	43 94       	inc	r4
    142a:	51 2c       	mov	r5, r1
    142c:	54 01       	movw	r10, r8
    142e:	14 c0       	rjmp	.+40     	; 0x1458 <vfprintf+0x160>
    1430:	38 01       	movw	r6, r16
    1432:	f2 e0       	ldi	r31, 0x02	; 2
    1434:	6f 0e       	add	r6, r31
    1436:	71 1c       	adc	r7, r1
    1438:	f8 01       	movw	r30, r16
    143a:	a0 80       	ld	r10, Z
    143c:	b1 80       	ldd	r11, Z+1	; 0x01
    143e:	26 ff       	sbrs	r18, 6
    1440:	03 c0       	rjmp	.+6      	; 0x1448 <vfprintf+0x150>
    1442:	65 2d       	mov	r22, r5
    1444:	70 e0       	ldi	r23, 0x00	; 0
    1446:	02 c0       	rjmp	.+4      	; 0x144c <vfprintf+0x154>
    1448:	6f ef       	ldi	r22, 0xFF	; 255
    144a:	7f ef       	ldi	r23, 0xFF	; 255
    144c:	c5 01       	movw	r24, r10
    144e:	2c 87       	std	Y+12, r18	; 0x0c
    1450:	94 d2       	rcall	.+1320   	; 0x197a <strnlen>
    1452:	2c 01       	movw	r4, r24
    1454:	83 01       	movw	r16, r6
    1456:	2c 85       	ldd	r18, Y+12	; 0x0c
    1458:	2f 77       	andi	r18, 0x7F	; 127
    145a:	22 2e       	mov	r2, r18
    145c:	16 c0       	rjmp	.+44     	; 0x148a <vfprintf+0x192>
    145e:	38 01       	movw	r6, r16
    1460:	f2 e0       	ldi	r31, 0x02	; 2
    1462:	6f 0e       	add	r6, r31
    1464:	71 1c       	adc	r7, r1
    1466:	f8 01       	movw	r30, r16
    1468:	a0 80       	ld	r10, Z
    146a:	b1 80       	ldd	r11, Z+1	; 0x01
    146c:	26 ff       	sbrs	r18, 6
    146e:	03 c0       	rjmp	.+6      	; 0x1476 <vfprintf+0x17e>
    1470:	65 2d       	mov	r22, r5
    1472:	70 e0       	ldi	r23, 0x00	; 0
    1474:	02 c0       	rjmp	.+4      	; 0x147a <vfprintf+0x182>
    1476:	6f ef       	ldi	r22, 0xFF	; 255
    1478:	7f ef       	ldi	r23, 0xFF	; 255
    147a:	c5 01       	movw	r24, r10
    147c:	2c 87       	std	Y+12, r18	; 0x0c
    147e:	6b d2       	rcall	.+1238   	; 0x1956 <strnlen_P>
    1480:	2c 01       	movw	r4, r24
    1482:	2c 85       	ldd	r18, Y+12	; 0x0c
    1484:	20 68       	ori	r18, 0x80	; 128
    1486:	22 2e       	mov	r2, r18
    1488:	83 01       	movw	r16, r6
    148a:	23 fc       	sbrc	r2, 3
    148c:	19 c0       	rjmp	.+50     	; 0x14c0 <vfprintf+0x1c8>
    148e:	83 2d       	mov	r24, r3
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	48 16       	cp	r4, r24
    1494:	59 06       	cpc	r5, r25
    1496:	a0 f4       	brcc	.+40     	; 0x14c0 <vfprintf+0x1c8>
    1498:	b7 01       	movw	r22, r14
    149a:	80 e2       	ldi	r24, 0x20	; 32
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	78 d2       	rcall	.+1264   	; 0x1990 <fputc>
    14a0:	3a 94       	dec	r3
    14a2:	f5 cf       	rjmp	.-22     	; 0x148e <vfprintf+0x196>
    14a4:	f5 01       	movw	r30, r10
    14a6:	27 fc       	sbrc	r2, 7
    14a8:	85 91       	lpm	r24, Z+
    14aa:	27 fe       	sbrs	r2, 7
    14ac:	81 91       	ld	r24, Z+
    14ae:	5f 01       	movw	r10, r30
    14b0:	b7 01       	movw	r22, r14
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	6d d2       	rcall	.+1242   	; 0x1990 <fputc>
    14b6:	31 10       	cpse	r3, r1
    14b8:	3a 94       	dec	r3
    14ba:	f1 e0       	ldi	r31, 0x01	; 1
    14bc:	4f 1a       	sub	r4, r31
    14be:	51 08       	sbc	r5, r1
    14c0:	41 14       	cp	r4, r1
    14c2:	51 04       	cpc	r5, r1
    14c4:	79 f7       	brne	.-34     	; 0x14a4 <vfprintf+0x1ac>
    14c6:	de c0       	rjmp	.+444    	; 0x1684 <vfprintf+0x38c>
    14c8:	84 36       	cpi	r24, 0x64	; 100
    14ca:	11 f0       	breq	.+4      	; 0x14d0 <vfprintf+0x1d8>
    14cc:	89 36       	cpi	r24, 0x69	; 105
    14ce:	31 f5       	brne	.+76     	; 0x151c <vfprintf+0x224>
    14d0:	f8 01       	movw	r30, r16
    14d2:	27 ff       	sbrs	r18, 7
    14d4:	07 c0       	rjmp	.+14     	; 0x14e4 <vfprintf+0x1ec>
    14d6:	60 81       	ld	r22, Z
    14d8:	71 81       	ldd	r23, Z+1	; 0x01
    14da:	82 81       	ldd	r24, Z+2	; 0x02
    14dc:	93 81       	ldd	r25, Z+3	; 0x03
    14de:	0c 5f       	subi	r16, 0xFC	; 252
    14e0:	1f 4f       	sbci	r17, 0xFF	; 255
    14e2:	08 c0       	rjmp	.+16     	; 0x14f4 <vfprintf+0x1fc>
    14e4:	60 81       	ld	r22, Z
    14e6:	71 81       	ldd	r23, Z+1	; 0x01
    14e8:	88 27       	eor	r24, r24
    14ea:	77 fd       	sbrc	r23, 7
    14ec:	80 95       	com	r24
    14ee:	98 2f       	mov	r25, r24
    14f0:	0e 5f       	subi	r16, 0xFE	; 254
    14f2:	1f 4f       	sbci	r17, 0xFF	; 255
    14f4:	2f 76       	andi	r18, 0x6F	; 111
    14f6:	b2 2e       	mov	r11, r18
    14f8:	97 ff       	sbrs	r25, 7
    14fa:	09 c0       	rjmp	.+18     	; 0x150e <vfprintf+0x216>
    14fc:	90 95       	com	r25
    14fe:	80 95       	com	r24
    1500:	70 95       	com	r23
    1502:	61 95       	neg	r22
    1504:	7f 4f       	sbci	r23, 0xFF	; 255
    1506:	8f 4f       	sbci	r24, 0xFF	; 255
    1508:	9f 4f       	sbci	r25, 0xFF	; 255
    150a:	20 68       	ori	r18, 0x80	; 128
    150c:	b2 2e       	mov	r11, r18
    150e:	2a e0       	ldi	r18, 0x0A	; 10
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	a4 01       	movw	r20, r8
    1514:	6f d2       	rcall	.+1246   	; 0x19f4 <__ultoa_invert>
    1516:	a8 2e       	mov	r10, r24
    1518:	a8 18       	sub	r10, r8
    151a:	43 c0       	rjmp	.+134    	; 0x15a2 <vfprintf+0x2aa>
    151c:	85 37       	cpi	r24, 0x75	; 117
    151e:	29 f4       	brne	.+10     	; 0x152a <vfprintf+0x232>
    1520:	2f 7e       	andi	r18, 0xEF	; 239
    1522:	b2 2e       	mov	r11, r18
    1524:	2a e0       	ldi	r18, 0x0A	; 10
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	25 c0       	rjmp	.+74     	; 0x1574 <vfprintf+0x27c>
    152a:	f2 2f       	mov	r31, r18
    152c:	f9 7f       	andi	r31, 0xF9	; 249
    152e:	bf 2e       	mov	r11, r31
    1530:	8f 36       	cpi	r24, 0x6F	; 111
    1532:	c1 f0       	breq	.+48     	; 0x1564 <vfprintf+0x26c>
    1534:	18 f4       	brcc	.+6      	; 0x153c <vfprintf+0x244>
    1536:	88 35       	cpi	r24, 0x58	; 88
    1538:	79 f0       	breq	.+30     	; 0x1558 <vfprintf+0x260>
    153a:	ad c0       	rjmp	.+346    	; 0x1696 <vfprintf+0x39e>
    153c:	80 37       	cpi	r24, 0x70	; 112
    153e:	19 f0       	breq	.+6      	; 0x1546 <vfprintf+0x24e>
    1540:	88 37       	cpi	r24, 0x78	; 120
    1542:	21 f0       	breq	.+8      	; 0x154c <vfprintf+0x254>
    1544:	a8 c0       	rjmp	.+336    	; 0x1696 <vfprintf+0x39e>
    1546:	2f 2f       	mov	r18, r31
    1548:	20 61       	ori	r18, 0x10	; 16
    154a:	b2 2e       	mov	r11, r18
    154c:	b4 fe       	sbrs	r11, 4
    154e:	0d c0       	rjmp	.+26     	; 0x156a <vfprintf+0x272>
    1550:	8b 2d       	mov	r24, r11
    1552:	84 60       	ori	r24, 0x04	; 4
    1554:	b8 2e       	mov	r11, r24
    1556:	09 c0       	rjmp	.+18     	; 0x156a <vfprintf+0x272>
    1558:	24 ff       	sbrs	r18, 4
    155a:	0a c0       	rjmp	.+20     	; 0x1570 <vfprintf+0x278>
    155c:	9f 2f       	mov	r25, r31
    155e:	96 60       	ori	r25, 0x06	; 6
    1560:	b9 2e       	mov	r11, r25
    1562:	06 c0       	rjmp	.+12     	; 0x1570 <vfprintf+0x278>
    1564:	28 e0       	ldi	r18, 0x08	; 8
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	05 c0       	rjmp	.+10     	; 0x1574 <vfprintf+0x27c>
    156a:	20 e1       	ldi	r18, 0x10	; 16
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	02 c0       	rjmp	.+4      	; 0x1574 <vfprintf+0x27c>
    1570:	20 e1       	ldi	r18, 0x10	; 16
    1572:	32 e0       	ldi	r19, 0x02	; 2
    1574:	f8 01       	movw	r30, r16
    1576:	b7 fe       	sbrs	r11, 7
    1578:	07 c0       	rjmp	.+14     	; 0x1588 <vfprintf+0x290>
    157a:	60 81       	ld	r22, Z
    157c:	71 81       	ldd	r23, Z+1	; 0x01
    157e:	82 81       	ldd	r24, Z+2	; 0x02
    1580:	93 81       	ldd	r25, Z+3	; 0x03
    1582:	0c 5f       	subi	r16, 0xFC	; 252
    1584:	1f 4f       	sbci	r17, 0xFF	; 255
    1586:	06 c0       	rjmp	.+12     	; 0x1594 <vfprintf+0x29c>
    1588:	60 81       	ld	r22, Z
    158a:	71 81       	ldd	r23, Z+1	; 0x01
    158c:	80 e0       	ldi	r24, 0x00	; 0
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	0e 5f       	subi	r16, 0xFE	; 254
    1592:	1f 4f       	sbci	r17, 0xFF	; 255
    1594:	a4 01       	movw	r20, r8
    1596:	2e d2       	rcall	.+1116   	; 0x19f4 <__ultoa_invert>
    1598:	a8 2e       	mov	r10, r24
    159a:	a8 18       	sub	r10, r8
    159c:	fb 2d       	mov	r31, r11
    159e:	ff 77       	andi	r31, 0x7F	; 127
    15a0:	bf 2e       	mov	r11, r31
    15a2:	b6 fe       	sbrs	r11, 6
    15a4:	0b c0       	rjmp	.+22     	; 0x15bc <vfprintf+0x2c4>
    15a6:	2b 2d       	mov	r18, r11
    15a8:	2e 7f       	andi	r18, 0xFE	; 254
    15aa:	a5 14       	cp	r10, r5
    15ac:	50 f4       	brcc	.+20     	; 0x15c2 <vfprintf+0x2ca>
    15ae:	b4 fe       	sbrs	r11, 4
    15b0:	0a c0       	rjmp	.+20     	; 0x15c6 <vfprintf+0x2ce>
    15b2:	b2 fc       	sbrc	r11, 2
    15b4:	08 c0       	rjmp	.+16     	; 0x15c6 <vfprintf+0x2ce>
    15b6:	2b 2d       	mov	r18, r11
    15b8:	2e 7e       	andi	r18, 0xEE	; 238
    15ba:	05 c0       	rjmp	.+10     	; 0x15c6 <vfprintf+0x2ce>
    15bc:	7a 2c       	mov	r7, r10
    15be:	2b 2d       	mov	r18, r11
    15c0:	03 c0       	rjmp	.+6      	; 0x15c8 <vfprintf+0x2d0>
    15c2:	7a 2c       	mov	r7, r10
    15c4:	01 c0       	rjmp	.+2      	; 0x15c8 <vfprintf+0x2d0>
    15c6:	75 2c       	mov	r7, r5
    15c8:	24 ff       	sbrs	r18, 4
    15ca:	0d c0       	rjmp	.+26     	; 0x15e6 <vfprintf+0x2ee>
    15cc:	fe 01       	movw	r30, r28
    15ce:	ea 0d       	add	r30, r10
    15d0:	f1 1d       	adc	r31, r1
    15d2:	80 81       	ld	r24, Z
    15d4:	80 33       	cpi	r24, 0x30	; 48
    15d6:	11 f4       	brne	.+4      	; 0x15dc <vfprintf+0x2e4>
    15d8:	29 7e       	andi	r18, 0xE9	; 233
    15da:	09 c0       	rjmp	.+18     	; 0x15ee <vfprintf+0x2f6>
    15dc:	22 ff       	sbrs	r18, 2
    15de:	06 c0       	rjmp	.+12     	; 0x15ec <vfprintf+0x2f4>
    15e0:	73 94       	inc	r7
    15e2:	73 94       	inc	r7
    15e4:	04 c0       	rjmp	.+8      	; 0x15ee <vfprintf+0x2f6>
    15e6:	82 2f       	mov	r24, r18
    15e8:	86 78       	andi	r24, 0x86	; 134
    15ea:	09 f0       	breq	.+2      	; 0x15ee <vfprintf+0x2f6>
    15ec:	73 94       	inc	r7
    15ee:	23 fd       	sbrc	r18, 3
    15f0:	12 c0       	rjmp	.+36     	; 0x1616 <vfprintf+0x31e>
    15f2:	20 ff       	sbrs	r18, 0
    15f4:	06 c0       	rjmp	.+12     	; 0x1602 <vfprintf+0x30a>
    15f6:	5a 2c       	mov	r5, r10
    15f8:	73 14       	cp	r7, r3
    15fa:	18 f4       	brcc	.+6      	; 0x1602 <vfprintf+0x30a>
    15fc:	53 0c       	add	r5, r3
    15fe:	57 18       	sub	r5, r7
    1600:	73 2c       	mov	r7, r3
    1602:	73 14       	cp	r7, r3
    1604:	60 f4       	brcc	.+24     	; 0x161e <vfprintf+0x326>
    1606:	b7 01       	movw	r22, r14
    1608:	80 e2       	ldi	r24, 0x20	; 32
    160a:	90 e0       	ldi	r25, 0x00	; 0
    160c:	2c 87       	std	Y+12, r18	; 0x0c
    160e:	c0 d1       	rcall	.+896    	; 0x1990 <fputc>
    1610:	73 94       	inc	r7
    1612:	2c 85       	ldd	r18, Y+12	; 0x0c
    1614:	f6 cf       	rjmp	.-20     	; 0x1602 <vfprintf+0x30a>
    1616:	73 14       	cp	r7, r3
    1618:	10 f4       	brcc	.+4      	; 0x161e <vfprintf+0x326>
    161a:	37 18       	sub	r3, r7
    161c:	01 c0       	rjmp	.+2      	; 0x1620 <vfprintf+0x328>
    161e:	31 2c       	mov	r3, r1
    1620:	24 ff       	sbrs	r18, 4
    1622:	11 c0       	rjmp	.+34     	; 0x1646 <vfprintf+0x34e>
    1624:	b7 01       	movw	r22, r14
    1626:	80 e3       	ldi	r24, 0x30	; 48
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	2c 87       	std	Y+12, r18	; 0x0c
    162c:	b1 d1       	rcall	.+866    	; 0x1990 <fputc>
    162e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1630:	22 ff       	sbrs	r18, 2
    1632:	16 c0       	rjmp	.+44     	; 0x1660 <vfprintf+0x368>
    1634:	21 ff       	sbrs	r18, 1
    1636:	03 c0       	rjmp	.+6      	; 0x163e <vfprintf+0x346>
    1638:	88 e5       	ldi	r24, 0x58	; 88
    163a:	90 e0       	ldi	r25, 0x00	; 0
    163c:	02 c0       	rjmp	.+4      	; 0x1642 <vfprintf+0x34a>
    163e:	88 e7       	ldi	r24, 0x78	; 120
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	b7 01       	movw	r22, r14
    1644:	0c c0       	rjmp	.+24     	; 0x165e <vfprintf+0x366>
    1646:	82 2f       	mov	r24, r18
    1648:	86 78       	andi	r24, 0x86	; 134
    164a:	51 f0       	breq	.+20     	; 0x1660 <vfprintf+0x368>
    164c:	21 fd       	sbrc	r18, 1
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <vfprintf+0x35c>
    1650:	80 e2       	ldi	r24, 0x20	; 32
    1652:	01 c0       	rjmp	.+2      	; 0x1656 <vfprintf+0x35e>
    1654:	8b e2       	ldi	r24, 0x2B	; 43
    1656:	27 fd       	sbrc	r18, 7
    1658:	8d e2       	ldi	r24, 0x2D	; 45
    165a:	b7 01       	movw	r22, r14
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	98 d1       	rcall	.+816    	; 0x1990 <fputc>
    1660:	a5 14       	cp	r10, r5
    1662:	30 f4       	brcc	.+12     	; 0x1670 <vfprintf+0x378>
    1664:	b7 01       	movw	r22, r14
    1666:	80 e3       	ldi	r24, 0x30	; 48
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	92 d1       	rcall	.+804    	; 0x1990 <fputc>
    166c:	5a 94       	dec	r5
    166e:	f8 cf       	rjmp	.-16     	; 0x1660 <vfprintf+0x368>
    1670:	aa 94       	dec	r10
    1672:	f4 01       	movw	r30, r8
    1674:	ea 0d       	add	r30, r10
    1676:	f1 1d       	adc	r31, r1
    1678:	80 81       	ld	r24, Z
    167a:	b7 01       	movw	r22, r14
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	88 d1       	rcall	.+784    	; 0x1990 <fputc>
    1680:	a1 10       	cpse	r10, r1
    1682:	f6 cf       	rjmp	.-20     	; 0x1670 <vfprintf+0x378>
    1684:	33 20       	and	r3, r3
    1686:	09 f4       	brne	.+2      	; 0x168a <vfprintf+0x392>
    1688:	5d ce       	rjmp	.-838    	; 0x1344 <vfprintf+0x4c>
    168a:	b7 01       	movw	r22, r14
    168c:	80 e2       	ldi	r24, 0x20	; 32
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	7f d1       	rcall	.+766    	; 0x1990 <fputc>
    1692:	3a 94       	dec	r3
    1694:	f7 cf       	rjmp	.-18     	; 0x1684 <vfprintf+0x38c>
    1696:	f7 01       	movw	r30, r14
    1698:	86 81       	ldd	r24, Z+6	; 0x06
    169a:	97 81       	ldd	r25, Z+7	; 0x07
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <vfprintf+0x3aa>
    169e:	8f ef       	ldi	r24, 0xFF	; 255
    16a0:	9f ef       	ldi	r25, 0xFF	; 255
    16a2:	2c 96       	adiw	r28, 0x0c	; 12
    16a4:	0f b6       	in	r0, 0x3f	; 63
    16a6:	f8 94       	cli
    16a8:	de bf       	out	0x3e, r29	; 62
    16aa:	0f be       	out	0x3f, r0	; 63
    16ac:	cd bf       	out	0x3d, r28	; 61
    16ae:	df 91       	pop	r29
    16b0:	cf 91       	pop	r28
    16b2:	1f 91       	pop	r17
    16b4:	0f 91       	pop	r16
    16b6:	ff 90       	pop	r15
    16b8:	ef 90       	pop	r14
    16ba:	df 90       	pop	r13
    16bc:	cf 90       	pop	r12
    16be:	bf 90       	pop	r11
    16c0:	af 90       	pop	r10
    16c2:	9f 90       	pop	r9
    16c4:	8f 90       	pop	r8
    16c6:	7f 90       	pop	r7
    16c8:	6f 90       	pop	r6
    16ca:	5f 90       	pop	r5
    16cc:	4f 90       	pop	r4
    16ce:	3f 90       	pop	r3
    16d0:	2f 90       	pop	r2
    16d2:	08 95       	ret

000016d4 <calloc>:
    16d4:	0f 93       	push	r16
    16d6:	1f 93       	push	r17
    16d8:	cf 93       	push	r28
    16da:	df 93       	push	r29
    16dc:	86 9f       	mul	r24, r22
    16de:	80 01       	movw	r16, r0
    16e0:	87 9f       	mul	r24, r23
    16e2:	10 0d       	add	r17, r0
    16e4:	96 9f       	mul	r25, r22
    16e6:	10 0d       	add	r17, r0
    16e8:	11 24       	eor	r1, r1
    16ea:	c8 01       	movw	r24, r16
    16ec:	0d d0       	rcall	.+26     	; 0x1708 <malloc>
    16ee:	ec 01       	movw	r28, r24
    16f0:	00 97       	sbiw	r24, 0x00	; 0
    16f2:	21 f0       	breq	.+8      	; 0x16fc <calloc+0x28>
    16f4:	a8 01       	movw	r20, r16
    16f6:	60 e0       	ldi	r22, 0x00	; 0
    16f8:	70 e0       	ldi	r23, 0x00	; 0
    16fa:	38 d1       	rcall	.+624    	; 0x196c <memset>
    16fc:	ce 01       	movw	r24, r28
    16fe:	df 91       	pop	r29
    1700:	cf 91       	pop	r28
    1702:	1f 91       	pop	r17
    1704:	0f 91       	pop	r16
    1706:	08 95       	ret

00001708 <malloc>:
    1708:	cf 93       	push	r28
    170a:	df 93       	push	r29
    170c:	82 30       	cpi	r24, 0x02	; 2
    170e:	91 05       	cpc	r25, r1
    1710:	10 f4       	brcc	.+4      	; 0x1716 <malloc+0xe>
    1712:	82 e0       	ldi	r24, 0x02	; 2
    1714:	90 e0       	ldi	r25, 0x00	; 0
    1716:	e0 91 d9 02 	lds	r30, 0x02D9
    171a:	f0 91 da 02 	lds	r31, 0x02DA
    171e:	20 e0       	ldi	r18, 0x00	; 0
    1720:	30 e0       	ldi	r19, 0x00	; 0
    1722:	a0 e0       	ldi	r26, 0x00	; 0
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	30 97       	sbiw	r30, 0x00	; 0
    1728:	39 f1       	breq	.+78     	; 0x1778 <malloc+0x70>
    172a:	40 81       	ld	r20, Z
    172c:	51 81       	ldd	r21, Z+1	; 0x01
    172e:	48 17       	cp	r20, r24
    1730:	59 07       	cpc	r21, r25
    1732:	b8 f0       	brcs	.+46     	; 0x1762 <malloc+0x5a>
    1734:	48 17       	cp	r20, r24
    1736:	59 07       	cpc	r21, r25
    1738:	71 f4       	brne	.+28     	; 0x1756 <malloc+0x4e>
    173a:	82 81       	ldd	r24, Z+2	; 0x02
    173c:	93 81       	ldd	r25, Z+3	; 0x03
    173e:	10 97       	sbiw	r26, 0x00	; 0
    1740:	29 f0       	breq	.+10     	; 0x174c <malloc+0x44>
    1742:	13 96       	adiw	r26, 0x03	; 3
    1744:	9c 93       	st	X, r25
    1746:	8e 93       	st	-X, r24
    1748:	12 97       	sbiw	r26, 0x02	; 2
    174a:	2c c0       	rjmp	.+88     	; 0x17a4 <malloc+0x9c>
    174c:	90 93 da 02 	sts	0x02DA, r25
    1750:	80 93 d9 02 	sts	0x02D9, r24
    1754:	27 c0       	rjmp	.+78     	; 0x17a4 <malloc+0x9c>
    1756:	21 15       	cp	r18, r1
    1758:	31 05       	cpc	r19, r1
    175a:	31 f0       	breq	.+12     	; 0x1768 <malloc+0x60>
    175c:	42 17       	cp	r20, r18
    175e:	53 07       	cpc	r21, r19
    1760:	18 f0       	brcs	.+6      	; 0x1768 <malloc+0x60>
    1762:	a9 01       	movw	r20, r18
    1764:	db 01       	movw	r26, r22
    1766:	01 c0       	rjmp	.+2      	; 0x176a <malloc+0x62>
    1768:	ef 01       	movw	r28, r30
    176a:	9a 01       	movw	r18, r20
    176c:	bd 01       	movw	r22, r26
    176e:	df 01       	movw	r26, r30
    1770:	02 80       	ldd	r0, Z+2	; 0x02
    1772:	f3 81       	ldd	r31, Z+3	; 0x03
    1774:	e0 2d       	mov	r30, r0
    1776:	d7 cf       	rjmp	.-82     	; 0x1726 <malloc+0x1e>
    1778:	21 15       	cp	r18, r1
    177a:	31 05       	cpc	r19, r1
    177c:	f9 f0       	breq	.+62     	; 0x17bc <malloc+0xb4>
    177e:	28 1b       	sub	r18, r24
    1780:	39 0b       	sbc	r19, r25
    1782:	24 30       	cpi	r18, 0x04	; 4
    1784:	31 05       	cpc	r19, r1
    1786:	80 f4       	brcc	.+32     	; 0x17a8 <malloc+0xa0>
    1788:	8a 81       	ldd	r24, Y+2	; 0x02
    178a:	9b 81       	ldd	r25, Y+3	; 0x03
    178c:	61 15       	cp	r22, r1
    178e:	71 05       	cpc	r23, r1
    1790:	21 f0       	breq	.+8      	; 0x179a <malloc+0x92>
    1792:	fb 01       	movw	r30, r22
    1794:	93 83       	std	Z+3, r25	; 0x03
    1796:	82 83       	std	Z+2, r24	; 0x02
    1798:	04 c0       	rjmp	.+8      	; 0x17a2 <malloc+0x9a>
    179a:	90 93 da 02 	sts	0x02DA, r25
    179e:	80 93 d9 02 	sts	0x02D9, r24
    17a2:	fe 01       	movw	r30, r28
    17a4:	32 96       	adiw	r30, 0x02	; 2
    17a6:	44 c0       	rjmp	.+136    	; 0x1830 <malloc+0x128>
    17a8:	fe 01       	movw	r30, r28
    17aa:	e2 0f       	add	r30, r18
    17ac:	f3 1f       	adc	r31, r19
    17ae:	81 93       	st	Z+, r24
    17b0:	91 93       	st	Z+, r25
    17b2:	22 50       	subi	r18, 0x02	; 2
    17b4:	31 09       	sbc	r19, r1
    17b6:	39 83       	std	Y+1, r19	; 0x01
    17b8:	28 83       	st	Y, r18
    17ba:	3a c0       	rjmp	.+116    	; 0x1830 <malloc+0x128>
    17bc:	20 91 d7 02 	lds	r18, 0x02D7
    17c0:	30 91 d8 02 	lds	r19, 0x02D8
    17c4:	23 2b       	or	r18, r19
    17c6:	41 f4       	brne	.+16     	; 0x17d8 <malloc+0xd0>
    17c8:	20 91 02 02 	lds	r18, 0x0202
    17cc:	30 91 03 02 	lds	r19, 0x0203
    17d0:	30 93 d8 02 	sts	0x02D8, r19
    17d4:	20 93 d7 02 	sts	0x02D7, r18
    17d8:	20 91 00 02 	lds	r18, 0x0200
    17dc:	30 91 01 02 	lds	r19, 0x0201
    17e0:	21 15       	cp	r18, r1
    17e2:	31 05       	cpc	r19, r1
    17e4:	41 f4       	brne	.+16     	; 0x17f6 <malloc+0xee>
    17e6:	2d b7       	in	r18, 0x3d	; 61
    17e8:	3e b7       	in	r19, 0x3e	; 62
    17ea:	40 91 04 02 	lds	r20, 0x0204
    17ee:	50 91 05 02 	lds	r21, 0x0205
    17f2:	24 1b       	sub	r18, r20
    17f4:	35 0b       	sbc	r19, r21
    17f6:	e0 91 d7 02 	lds	r30, 0x02D7
    17fa:	f0 91 d8 02 	lds	r31, 0x02D8
    17fe:	e2 17       	cp	r30, r18
    1800:	f3 07       	cpc	r31, r19
    1802:	a0 f4       	brcc	.+40     	; 0x182c <malloc+0x124>
    1804:	2e 1b       	sub	r18, r30
    1806:	3f 0b       	sbc	r19, r31
    1808:	28 17       	cp	r18, r24
    180a:	39 07       	cpc	r19, r25
    180c:	78 f0       	brcs	.+30     	; 0x182c <malloc+0x124>
    180e:	ac 01       	movw	r20, r24
    1810:	4e 5f       	subi	r20, 0xFE	; 254
    1812:	5f 4f       	sbci	r21, 0xFF	; 255
    1814:	24 17       	cp	r18, r20
    1816:	35 07       	cpc	r19, r21
    1818:	48 f0       	brcs	.+18     	; 0x182c <malloc+0x124>
    181a:	4e 0f       	add	r20, r30
    181c:	5f 1f       	adc	r21, r31
    181e:	50 93 d8 02 	sts	0x02D8, r21
    1822:	40 93 d7 02 	sts	0x02D7, r20
    1826:	81 93       	st	Z+, r24
    1828:	91 93       	st	Z+, r25
    182a:	02 c0       	rjmp	.+4      	; 0x1830 <malloc+0x128>
    182c:	e0 e0       	ldi	r30, 0x00	; 0
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	cf 01       	movw	r24, r30
    1832:	df 91       	pop	r29
    1834:	cf 91       	pop	r28
    1836:	08 95       	ret

00001838 <free>:
    1838:	cf 93       	push	r28
    183a:	df 93       	push	r29
    183c:	00 97       	sbiw	r24, 0x00	; 0
    183e:	09 f4       	brne	.+2      	; 0x1842 <free+0xa>
    1840:	87 c0       	rjmp	.+270    	; 0x1950 <free+0x118>
    1842:	fc 01       	movw	r30, r24
    1844:	32 97       	sbiw	r30, 0x02	; 2
    1846:	13 82       	std	Z+3, r1	; 0x03
    1848:	12 82       	std	Z+2, r1	; 0x02
    184a:	c0 91 d9 02 	lds	r28, 0x02D9
    184e:	d0 91 da 02 	lds	r29, 0x02DA
    1852:	20 97       	sbiw	r28, 0x00	; 0
    1854:	81 f4       	brne	.+32     	; 0x1876 <free+0x3e>
    1856:	20 81       	ld	r18, Z
    1858:	31 81       	ldd	r19, Z+1	; 0x01
    185a:	28 0f       	add	r18, r24
    185c:	39 1f       	adc	r19, r25
    185e:	80 91 d7 02 	lds	r24, 0x02D7
    1862:	90 91 d8 02 	lds	r25, 0x02D8
    1866:	82 17       	cp	r24, r18
    1868:	93 07       	cpc	r25, r19
    186a:	79 f5       	brne	.+94     	; 0x18ca <free+0x92>
    186c:	f0 93 d8 02 	sts	0x02D8, r31
    1870:	e0 93 d7 02 	sts	0x02D7, r30
    1874:	6d c0       	rjmp	.+218    	; 0x1950 <free+0x118>
    1876:	de 01       	movw	r26, r28
    1878:	20 e0       	ldi	r18, 0x00	; 0
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	ae 17       	cp	r26, r30
    187e:	bf 07       	cpc	r27, r31
    1880:	50 f4       	brcc	.+20     	; 0x1896 <free+0x5e>
    1882:	12 96       	adiw	r26, 0x02	; 2
    1884:	4d 91       	ld	r20, X+
    1886:	5c 91       	ld	r21, X
    1888:	13 97       	sbiw	r26, 0x03	; 3
    188a:	9d 01       	movw	r18, r26
    188c:	41 15       	cp	r20, r1
    188e:	51 05       	cpc	r21, r1
    1890:	09 f1       	breq	.+66     	; 0x18d4 <free+0x9c>
    1892:	da 01       	movw	r26, r20
    1894:	f3 cf       	rjmp	.-26     	; 0x187c <free+0x44>
    1896:	b3 83       	std	Z+3, r27	; 0x03
    1898:	a2 83       	std	Z+2, r26	; 0x02
    189a:	40 81       	ld	r20, Z
    189c:	51 81       	ldd	r21, Z+1	; 0x01
    189e:	84 0f       	add	r24, r20
    18a0:	95 1f       	adc	r25, r21
    18a2:	8a 17       	cp	r24, r26
    18a4:	9b 07       	cpc	r25, r27
    18a6:	71 f4       	brne	.+28     	; 0x18c4 <free+0x8c>
    18a8:	8d 91       	ld	r24, X+
    18aa:	9c 91       	ld	r25, X
    18ac:	11 97       	sbiw	r26, 0x01	; 1
    18ae:	84 0f       	add	r24, r20
    18b0:	95 1f       	adc	r25, r21
    18b2:	02 96       	adiw	r24, 0x02	; 2
    18b4:	91 83       	std	Z+1, r25	; 0x01
    18b6:	80 83       	st	Z, r24
    18b8:	12 96       	adiw	r26, 0x02	; 2
    18ba:	8d 91       	ld	r24, X+
    18bc:	9c 91       	ld	r25, X
    18be:	13 97       	sbiw	r26, 0x03	; 3
    18c0:	93 83       	std	Z+3, r25	; 0x03
    18c2:	82 83       	std	Z+2, r24	; 0x02
    18c4:	21 15       	cp	r18, r1
    18c6:	31 05       	cpc	r19, r1
    18c8:	29 f4       	brne	.+10     	; 0x18d4 <free+0x9c>
    18ca:	f0 93 da 02 	sts	0x02DA, r31
    18ce:	e0 93 d9 02 	sts	0x02D9, r30
    18d2:	3e c0       	rjmp	.+124    	; 0x1950 <free+0x118>
    18d4:	d9 01       	movw	r26, r18
    18d6:	13 96       	adiw	r26, 0x03	; 3
    18d8:	fc 93       	st	X, r31
    18da:	ee 93       	st	-X, r30
    18dc:	12 97       	sbiw	r26, 0x02	; 2
    18de:	4d 91       	ld	r20, X+
    18e0:	5d 91       	ld	r21, X+
    18e2:	a4 0f       	add	r26, r20
    18e4:	b5 1f       	adc	r27, r21
    18e6:	ea 17       	cp	r30, r26
    18e8:	fb 07       	cpc	r31, r27
    18ea:	79 f4       	brne	.+30     	; 0x190a <free+0xd2>
    18ec:	80 81       	ld	r24, Z
    18ee:	91 81       	ldd	r25, Z+1	; 0x01
    18f0:	84 0f       	add	r24, r20
    18f2:	95 1f       	adc	r25, r21
    18f4:	02 96       	adiw	r24, 0x02	; 2
    18f6:	d9 01       	movw	r26, r18
    18f8:	11 96       	adiw	r26, 0x01	; 1
    18fa:	9c 93       	st	X, r25
    18fc:	8e 93       	st	-X, r24
    18fe:	82 81       	ldd	r24, Z+2	; 0x02
    1900:	93 81       	ldd	r25, Z+3	; 0x03
    1902:	13 96       	adiw	r26, 0x03	; 3
    1904:	9c 93       	st	X, r25
    1906:	8e 93       	st	-X, r24
    1908:	12 97       	sbiw	r26, 0x02	; 2
    190a:	e0 e0       	ldi	r30, 0x00	; 0
    190c:	f0 e0       	ldi	r31, 0x00	; 0
    190e:	8a 81       	ldd	r24, Y+2	; 0x02
    1910:	9b 81       	ldd	r25, Y+3	; 0x03
    1912:	00 97       	sbiw	r24, 0x00	; 0
    1914:	19 f0       	breq	.+6      	; 0x191c <free+0xe4>
    1916:	fe 01       	movw	r30, r28
    1918:	ec 01       	movw	r28, r24
    191a:	f9 cf       	rjmp	.-14     	; 0x190e <free+0xd6>
    191c:	ce 01       	movw	r24, r28
    191e:	02 96       	adiw	r24, 0x02	; 2
    1920:	28 81       	ld	r18, Y
    1922:	39 81       	ldd	r19, Y+1	; 0x01
    1924:	82 0f       	add	r24, r18
    1926:	93 1f       	adc	r25, r19
    1928:	20 91 d7 02 	lds	r18, 0x02D7
    192c:	30 91 d8 02 	lds	r19, 0x02D8
    1930:	28 17       	cp	r18, r24
    1932:	39 07       	cpc	r19, r25
    1934:	69 f4       	brne	.+26     	; 0x1950 <free+0x118>
    1936:	30 97       	sbiw	r30, 0x00	; 0
    1938:	29 f4       	brne	.+10     	; 0x1944 <free+0x10c>
    193a:	10 92 da 02 	sts	0x02DA, r1
    193e:	10 92 d9 02 	sts	0x02D9, r1
    1942:	02 c0       	rjmp	.+4      	; 0x1948 <free+0x110>
    1944:	13 82       	std	Z+3, r1	; 0x03
    1946:	12 82       	std	Z+2, r1	; 0x02
    1948:	d0 93 d8 02 	sts	0x02D8, r29
    194c:	c0 93 d7 02 	sts	0x02D7, r28
    1950:	df 91       	pop	r29
    1952:	cf 91       	pop	r28
    1954:	08 95       	ret

00001956 <strnlen_P>:
    1956:	fc 01       	movw	r30, r24
    1958:	05 90       	lpm	r0, Z+
    195a:	61 50       	subi	r22, 0x01	; 1
    195c:	70 40       	sbci	r23, 0x00	; 0
    195e:	01 10       	cpse	r0, r1
    1960:	d8 f7       	brcc	.-10     	; 0x1958 <strnlen_P+0x2>
    1962:	80 95       	com	r24
    1964:	90 95       	com	r25
    1966:	8e 0f       	add	r24, r30
    1968:	9f 1f       	adc	r25, r31
    196a:	08 95       	ret

0000196c <memset>:
    196c:	dc 01       	movw	r26, r24
    196e:	01 c0       	rjmp	.+2      	; 0x1972 <memset+0x6>
    1970:	6d 93       	st	X+, r22
    1972:	41 50       	subi	r20, 0x01	; 1
    1974:	50 40       	sbci	r21, 0x00	; 0
    1976:	e0 f7       	brcc	.-8      	; 0x1970 <memset+0x4>
    1978:	08 95       	ret

0000197a <strnlen>:
    197a:	fc 01       	movw	r30, r24
    197c:	61 50       	subi	r22, 0x01	; 1
    197e:	70 40       	sbci	r23, 0x00	; 0
    1980:	01 90       	ld	r0, Z+
    1982:	01 10       	cpse	r0, r1
    1984:	d8 f7       	brcc	.-10     	; 0x197c <strnlen+0x2>
    1986:	80 95       	com	r24
    1988:	90 95       	com	r25
    198a:	8e 0f       	add	r24, r30
    198c:	9f 1f       	adc	r25, r31
    198e:	08 95       	ret

00001990 <fputc>:
    1990:	0f 93       	push	r16
    1992:	1f 93       	push	r17
    1994:	cf 93       	push	r28
    1996:	df 93       	push	r29
    1998:	18 2f       	mov	r17, r24
    199a:	09 2f       	mov	r16, r25
    199c:	eb 01       	movw	r28, r22
    199e:	8b 81       	ldd	r24, Y+3	; 0x03
    19a0:	81 fd       	sbrc	r24, 1
    19a2:	03 c0       	rjmp	.+6      	; 0x19aa <fputc+0x1a>
    19a4:	8f ef       	ldi	r24, 0xFF	; 255
    19a6:	9f ef       	ldi	r25, 0xFF	; 255
    19a8:	20 c0       	rjmp	.+64     	; 0x19ea <fputc+0x5a>
    19aa:	82 ff       	sbrs	r24, 2
    19ac:	10 c0       	rjmp	.+32     	; 0x19ce <fputc+0x3e>
    19ae:	4e 81       	ldd	r20, Y+6	; 0x06
    19b0:	5f 81       	ldd	r21, Y+7	; 0x07
    19b2:	2c 81       	ldd	r18, Y+4	; 0x04
    19b4:	3d 81       	ldd	r19, Y+5	; 0x05
    19b6:	42 17       	cp	r20, r18
    19b8:	53 07       	cpc	r21, r19
    19ba:	7c f4       	brge	.+30     	; 0x19da <fputc+0x4a>
    19bc:	e8 81       	ld	r30, Y
    19be:	f9 81       	ldd	r31, Y+1	; 0x01
    19c0:	9f 01       	movw	r18, r30
    19c2:	2f 5f       	subi	r18, 0xFF	; 255
    19c4:	3f 4f       	sbci	r19, 0xFF	; 255
    19c6:	39 83       	std	Y+1, r19	; 0x01
    19c8:	28 83       	st	Y, r18
    19ca:	10 83       	st	Z, r17
    19cc:	06 c0       	rjmp	.+12     	; 0x19da <fputc+0x4a>
    19ce:	e8 85       	ldd	r30, Y+8	; 0x08
    19d0:	f9 85       	ldd	r31, Y+9	; 0x09
    19d2:	81 2f       	mov	r24, r17
    19d4:	19 95       	eicall
    19d6:	89 2b       	or	r24, r25
    19d8:	29 f7       	brne	.-54     	; 0x19a4 <fputc+0x14>
    19da:	2e 81       	ldd	r18, Y+6	; 0x06
    19dc:	3f 81       	ldd	r19, Y+7	; 0x07
    19de:	2f 5f       	subi	r18, 0xFF	; 255
    19e0:	3f 4f       	sbci	r19, 0xFF	; 255
    19e2:	3f 83       	std	Y+7, r19	; 0x07
    19e4:	2e 83       	std	Y+6, r18	; 0x06
    19e6:	81 2f       	mov	r24, r17
    19e8:	90 2f       	mov	r25, r16
    19ea:	df 91       	pop	r29
    19ec:	cf 91       	pop	r28
    19ee:	1f 91       	pop	r17
    19f0:	0f 91       	pop	r16
    19f2:	08 95       	ret

000019f4 <__ultoa_invert>:
    19f4:	fa 01       	movw	r30, r20
    19f6:	aa 27       	eor	r26, r26
    19f8:	28 30       	cpi	r18, 0x08	; 8
    19fa:	51 f1       	breq	.+84     	; 0x1a50 <__ultoa_invert+0x5c>
    19fc:	20 31       	cpi	r18, 0x10	; 16
    19fe:	81 f1       	breq	.+96     	; 0x1a60 <__ultoa_invert+0x6c>
    1a00:	e8 94       	clt
    1a02:	6f 93       	push	r22
    1a04:	6e 7f       	andi	r22, 0xFE	; 254
    1a06:	6e 5f       	subi	r22, 0xFE	; 254
    1a08:	7f 4f       	sbci	r23, 0xFF	; 255
    1a0a:	8f 4f       	sbci	r24, 0xFF	; 255
    1a0c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a0e:	af 4f       	sbci	r26, 0xFF	; 255
    1a10:	b1 e0       	ldi	r27, 0x01	; 1
    1a12:	3e d0       	rcall	.+124    	; 0x1a90 <__ultoa_invert+0x9c>
    1a14:	b4 e0       	ldi	r27, 0x04	; 4
    1a16:	3c d0       	rcall	.+120    	; 0x1a90 <__ultoa_invert+0x9c>
    1a18:	67 0f       	add	r22, r23
    1a1a:	78 1f       	adc	r23, r24
    1a1c:	89 1f       	adc	r24, r25
    1a1e:	9a 1f       	adc	r25, r26
    1a20:	a1 1d       	adc	r26, r1
    1a22:	68 0f       	add	r22, r24
    1a24:	79 1f       	adc	r23, r25
    1a26:	8a 1f       	adc	r24, r26
    1a28:	91 1d       	adc	r25, r1
    1a2a:	a1 1d       	adc	r26, r1
    1a2c:	6a 0f       	add	r22, r26
    1a2e:	71 1d       	adc	r23, r1
    1a30:	81 1d       	adc	r24, r1
    1a32:	91 1d       	adc	r25, r1
    1a34:	a1 1d       	adc	r26, r1
    1a36:	20 d0       	rcall	.+64     	; 0x1a78 <__ultoa_invert+0x84>
    1a38:	09 f4       	brne	.+2      	; 0x1a3c <__ultoa_invert+0x48>
    1a3a:	68 94       	set
    1a3c:	3f 91       	pop	r19
    1a3e:	2a e0       	ldi	r18, 0x0A	; 10
    1a40:	26 9f       	mul	r18, r22
    1a42:	11 24       	eor	r1, r1
    1a44:	30 19       	sub	r19, r0
    1a46:	30 5d       	subi	r19, 0xD0	; 208
    1a48:	31 93       	st	Z+, r19
    1a4a:	de f6       	brtc	.-74     	; 0x1a02 <__ultoa_invert+0xe>
    1a4c:	cf 01       	movw	r24, r30
    1a4e:	08 95       	ret
    1a50:	46 2f       	mov	r20, r22
    1a52:	47 70       	andi	r20, 0x07	; 7
    1a54:	40 5d       	subi	r20, 0xD0	; 208
    1a56:	41 93       	st	Z+, r20
    1a58:	b3 e0       	ldi	r27, 0x03	; 3
    1a5a:	0f d0       	rcall	.+30     	; 0x1a7a <__ultoa_invert+0x86>
    1a5c:	c9 f7       	brne	.-14     	; 0x1a50 <__ultoa_invert+0x5c>
    1a5e:	f6 cf       	rjmp	.-20     	; 0x1a4c <__ultoa_invert+0x58>
    1a60:	46 2f       	mov	r20, r22
    1a62:	4f 70       	andi	r20, 0x0F	; 15
    1a64:	40 5d       	subi	r20, 0xD0	; 208
    1a66:	4a 33       	cpi	r20, 0x3A	; 58
    1a68:	18 f0       	brcs	.+6      	; 0x1a70 <__ultoa_invert+0x7c>
    1a6a:	49 5d       	subi	r20, 0xD9	; 217
    1a6c:	31 fd       	sbrc	r19, 1
    1a6e:	40 52       	subi	r20, 0x20	; 32
    1a70:	41 93       	st	Z+, r20
    1a72:	02 d0       	rcall	.+4      	; 0x1a78 <__ultoa_invert+0x84>
    1a74:	a9 f7       	brne	.-22     	; 0x1a60 <__ultoa_invert+0x6c>
    1a76:	ea cf       	rjmp	.-44     	; 0x1a4c <__ultoa_invert+0x58>
    1a78:	b4 e0       	ldi	r27, 0x04	; 4
    1a7a:	a6 95       	lsr	r26
    1a7c:	97 95       	ror	r25
    1a7e:	87 95       	ror	r24
    1a80:	77 95       	ror	r23
    1a82:	67 95       	ror	r22
    1a84:	ba 95       	dec	r27
    1a86:	c9 f7       	brne	.-14     	; 0x1a7a <__ultoa_invert+0x86>
    1a88:	00 97       	sbiw	r24, 0x00	; 0
    1a8a:	61 05       	cpc	r22, r1
    1a8c:	71 05       	cpc	r23, r1
    1a8e:	08 95       	ret
    1a90:	9b 01       	movw	r18, r22
    1a92:	ac 01       	movw	r20, r24
    1a94:	0a 2e       	mov	r0, r26
    1a96:	06 94       	lsr	r0
    1a98:	57 95       	ror	r21
    1a9a:	47 95       	ror	r20
    1a9c:	37 95       	ror	r19
    1a9e:	27 95       	ror	r18
    1aa0:	ba 95       	dec	r27
    1aa2:	c9 f7       	brne	.-14     	; 0x1a96 <__ultoa_invert+0xa2>
    1aa4:	62 0f       	add	r22, r18
    1aa6:	73 1f       	adc	r23, r19
    1aa8:	84 1f       	adc	r24, r20
    1aaa:	95 1f       	adc	r25, r21
    1aac:	a0 1d       	adc	r26, r0
    1aae:	08 95       	ret

00001ab0 <_exit>:
    1ab0:	f8 94       	cli

00001ab2 <__stop_program>:
    1ab2:	ff cf       	rjmp	.-2      	; 0x1ab2 <__stop_program>
