(ns vhdl.entity-test
  (:require [clojure.test :refer [deftest is testing]]
            [vhdl.entity :as entity]))

(def and-gate
  {:name "and_gate"
   :ports [{:name "a" :mode :in :type "std_logic"}
           {:name "b" :mode :in :type "std_logic"}
           {:name "y" :mode :out :type "std_logic"}]})

(deftest port-by-mode-test
  (testing "filters ports by mode"
    (is (= [{:name "a" :mode :in :type "std_logic"}
            {:name "b" :mode :in :type "std_logic"}]
           (entity/port-by-mode and-gate :in)))
    (is (= [{:name "y" :mode :out :type "std_logic"}]
           (entity/port-by-mode and-gate :out)))
    (is (= [] (entity/port-by-mode and-gate :inout)))))

(deftest bus-width-test
  (testing "vector types parse their range into a width"
    (is (= 8 (entity/bus-width "std_logic_vector(7 downto 0)")))
    (is (= 8 (entity/bus-width "std_logic_vector(0 to 7)")))
    (is (= 32 (entity/bus-width "std_logic_vector(31 downto 0)")))
    (is (= 1 (entity/bus-width "std_logic_vector(0 downto 0)"))))
  (testing "scalar types default to width 1"
    (is (= 1 (entity/bus-width "std_logic")))
    (is (= 1 (entity/bus-width "integer")))
    (is (= 1 (entity/bus-width "boolean")))))
