{
  "10":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":64
        , "start":"3.00"
        , "end":"4.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_I"
        , "id":65
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":66
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"31 (0x1F)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":67
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_J"
        , "id":68
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":69
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":156
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":70
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":156
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_K"
        , "id":71
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":72
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":73
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":74
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":75
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":76
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":77
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":78
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":79
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":80
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":81
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":156
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Capacity FIFO"
        , "id":2462
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"2"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"FFwd Src"
        , "id":82
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Capacity FIFO"
        , "id":2463
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"3"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"FFwd Src"
        , "id":83
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":84
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":85
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":65
        , "to":66
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":66
        , "to":67
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":67
        , "to":78
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":67
        , "to":77
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":67
        , "to":72
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":68
        , "to":69
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":69
        , "to":70
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":70
        , "to":81
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":70
        , "to":74
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":70
        , "to":73
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":71
        , "to":82
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":72
        , "to":83
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":73
        , "to":74
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":74
        , "to":75
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":75
        , "to":76
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":76
        , "to":84
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":77
        , "to":78
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":78
        , "to":79
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":79
        , "to":80
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":80
        , "to":85
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":81
        , "to":2463
      }
      , {
        "from":82
        , "to":2463
      }
    ]
  }
  , "11":
  {
    "nodes":
    [
      {
        "name":"Cluster 0"
        , "id":87
        , "start":"1.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter13_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_153_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"5"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2464
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2465
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"72"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":86
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":155
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'addr_temp'"
        , "id":88
        , "start":"6.00"
        , "end":"7.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'addr_temp'"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":153
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2464
        , "to":2465
      }
      , {
        "from":86
        , "to":2464
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2465
        , "to":88
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
    ]
  }
  , "12":
  {
    "nodes":
    [
      {
        "name":"Cluster 1"
        , "id":95
        , "start":"1.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter20214_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_330_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"9"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2466
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"6"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2467
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"7"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"544"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":89
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":156
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2466
        , "to":2467
      }
      , {
        "from":89
        , "to":2466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":89
        , "to":2466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":89
        , "to":2466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":89
        , "to":2466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":89
        , "to":2466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":89
        , "to":2466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "13":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":96
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_aLoader.B5"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":99
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":153
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":96
        , "to":99
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":96
        , "to":99
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "14":
  {
    "nodes":
    [
      {
        "name":"Cluster 2"
        , "id":120
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter22415_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_696_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2468
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2469
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"904"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":100
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_aLoader.B2, kernel_aLoader.B6"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":157
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2468
        , "to":2469
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":100
        , "to":2468
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "15":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":121
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_aLoader.B6"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "16":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":125
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_aLoader.B7"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "17":
  {
    "nodes":
    [
      {
        "name":"Cluster 3"
        , "id":166
        , "start":"1.00"
        , "end":"134.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter29516_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_1180_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"133"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2470
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"130"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2471
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"131"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"712"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":130
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_aLoader.B4, kernel_aLoader.B7"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":158
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":167
        , "start":"134.00"
        , "end":"135.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"4"
            , "Start Cycle":"134"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":168
        , "start":"134.00"
        , "end":"291.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Burst-coalesced"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"4"
            , "Start Cycle":"134"
            , "Latency":"157"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":162
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":169
        , "start":"291.00"
        , "end":"291.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"291"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":162
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":170
        , "start":"291.00"
        , "end":"291.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"291"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":163
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":171
        , "start":"291.00"
        , "end":"291.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"291"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":164
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":172
        , "start":"291.00"
        , "end":"291.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"291"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":165
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":173
        , "start":"291.00"
        , "end":"291.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"2"
            , "Start Cycle":"291"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2470
        , "to":2471
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":130
        , "to":2470
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":167
        , "to":172
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":167
        , "to":171
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":167
        , "to":170
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":167
        , "to":169
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2471
        , "to":167
        , "details":
        [
          {
            "type":"table"
            , "Width":"712"
          }
        ]
      }
      , {
        "from":168
        , "to":169
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":168
        , "to":170
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":168
        , "to":171
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":168
        , "to":172
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2471
        , "to":168
        , "details":
        [
          {
            "type":"table"
            , "Width":"712"
          }
        ]
      }
      , {
        "from":169
        , "to":173
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":170
        , "to":173
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":171
        , "to":173
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":172
        , "to":173
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2471
        , "to":173
        , "details":
        [
          {
            "type":"table"
            , "Width":"712"
          }
        ]
      }
    ]
  }
  , "18":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":174
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "19":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":175
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":186
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":176
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":196
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":176
        , "to":175
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "20":
  {
    "nodes":
    [
      {
        "name":"Cluster 4"
        , "id":178
        , "start":"1.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c0_enter1_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"3"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2472
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2473
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"24"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 5"
        , "id":180
        , "start":"4.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c1_enter_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_5gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"4"
            , "Cluster Latency":"19"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2474
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"4"
                , "Cluster Logic Latency":"16"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2475
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"20"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"528"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":177
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_aFeeder.B1, kernel_aFeeder.B0"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":193
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":179
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":181
        , "start":"23.00"
        , "end":"23.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"512 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2472
        , "to":2473
      }
      , {
        "from":2474
        , "to":2475
      }
      , {
        "from":177
        , "to":2472
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":179
        , "to":2474
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2475
        , "to":181
        , "details":
        [
          {
            "type":"table"
            , "Width":"528"
          }
        ]
      }
    ]
  }
  , "21":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":182
        , "start":"3.00"
        , "end":"4.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_I"
        , "id":183
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":184
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"31 (0x1F)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":185
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_J"
        , "id":186
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":187
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":237
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":188
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":237
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_K"
        , "id":189
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":190
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":191
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":192
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":193
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":194
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":195
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":196
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":197
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":198
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":199
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":237
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Capacity FIFO"
        , "id":2476
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"2"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"FFwd Src"
        , "id":200
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Capacity FIFO"
        , "id":2477
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"3"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"FFwd Src"
        , "id":201
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":202
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":203
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":183
        , "to":184
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":184
        , "to":185
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":185
        , "to":196
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":185
        , "to":195
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":185
        , "to":190
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":186
        , "to":187
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":187
        , "to":188
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":188
        , "to":199
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":188
        , "to":192
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":188
        , "to":191
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":189
        , "to":200
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":190
        , "to":201
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":191
        , "to":192
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":192
        , "to":193
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":193
        , "to":194
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":194
        , "to":202
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":195
        , "to":196
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":196
        , "to":197
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":197
        , "to":198
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":198
        , "to":203
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":199
        , "to":2477
      }
      , {
        "from":200
        , "to":2477
      }
    ]
  }
  , "22":
  {
    "nodes":
    [
      {
        "name":"Cluster 6"
        , "id":205
        , "start":"1.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter13_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8565_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"5"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2478
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2479
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"40"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":204
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":236
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'addr_temp'"
        , "id":206
        , "start":"6.00"
        , "end":"7.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'addr_temp'"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":234
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2478
        , "to":2479
      }
      , {
        "from":204
        , "to":2478
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2479
        , "to":206
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
    ]
  }
  , "23":
  {
    "nodes":
    [
      {
        "name":"Cluster 7"
        , "id":212
        , "start":"1.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter19014_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8736_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"9"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2480
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"6"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2481
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"7"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"448"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":207
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":237
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2480
        , "to":2481
      }
      , {
        "from":207
        , "to":2480
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":207
        , "to":2480
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":207
        , "to":2480
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":207
        , "to":2480
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":207
        , "to":2480
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "24":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":213
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_bLoader.B5"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":216
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":234
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":213
        , "to":216
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":213
        , "to":216
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "25":
  {
    "nodes":
    [
      {
        "name":"Cluster 8"
        , "id":235
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter20915_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9089_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2482
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2483
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"744"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":217
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_bLoader.B2, kernel_bLoader.B6"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":238
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2482
        , "to":2483
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":217
        , "to":2482
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "26":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":236
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_bLoader.B6"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "27":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":240
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_bLoader.B7"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "28":
  {
    "nodes":
    [
      {
        "name":"Cluster 9"
        , "id":278
        , "start":"1.00"
        , "end":"133.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter27316_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9552_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"132"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2484
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"129"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2485
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"130"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"616"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":245
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_bLoader.B4, kernel_bLoader.B7"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":239
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":279
        , "start":"133.00"
        , "end":"134.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"4"
            , "Start Cycle":"133"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":280
        , "start":"133.00"
        , "end":"290.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Burst-coalesced"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"4"
            , "Start Cycle":"133"
            , "Latency":"157"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":243
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":281
        , "start":"290.00"
        , "end":"290.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"290"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":243
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":282
        , "start":"290.00"
        , "end":"290.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"290"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":244
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":283
        , "start":"290.00"
        , "end":"290.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"290"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":245
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":284
        , "start":"290.00"
        , "end":"290.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"290"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":246
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":285
        , "start":"290.00"
        , "end":"290.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"2"
            , "Start Cycle":"290"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2484
        , "to":2485
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":245
        , "to":2484
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":279
        , "to":284
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":279
        , "to":283
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":279
        , "to":282
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":279
        , "to":281
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2485
        , "to":279
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":280
        , "to":281
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":280
        , "to":282
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":280
        , "to":283
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":280
        , "to":284
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2485
        , "to":280
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":281
        , "to":285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":282
        , "to":285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":283
        , "to":285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":284
        , "to":285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2485
        , "to":285
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
    ]
  }
  , "29":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":286
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "30":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":287
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":267
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":288
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":277
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":288
        , "to":287
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "31":
  {
    "nodes":
    [
      {
        "name":"Cluster 10"
        , "id":290
        , "start":"1.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c0_enter1_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"3"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2486
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2487
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"24"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 11"
        , "id":292
        , "start":"4.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c1_enter_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_5gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"4"
            , "Cluster Latency":"19"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2488
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"4"
                , "Cluster Logic Latency":"16"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2489
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"20"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"528"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":289
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_bFeeder.B1, kernel_bFeeder.B0"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":274
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":291
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":293
        , "start":"23.00"
        , "end":"23.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"512 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2486
        , "to":2487
      }
      , {
        "from":2488
        , "to":2489
      }
      , {
        "from":289
        , "to":2486
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":291
        , "to":2488
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2489
        , "to":293
        , "details":
        [
          {
            "type":"table"
            , "Width":"528"
          }
        ]
      }
    ]
  }
  , "32":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":294
        , "start":"3.00"
        , "end":"4.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"7"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_I"
        , "id":295
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":296
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"31 (0x1F)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":297
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_J"
        , "id":298
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":299
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":311
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":300
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":311
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_K"
        , "id":301
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":302
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":312
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":303
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":312
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":304
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":312
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":305
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":311
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":306
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":307
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":311
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":308
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":312
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":309
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":310
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":311
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":312
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":313
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":314
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":315
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":316
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":317
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":318
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":319
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":320
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":321
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":322
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B5"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":311
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":323
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B5"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":312
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":324
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B5"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":325
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":326
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":295
        , "to":296
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":296
        , "to":297
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":297
        , "to":318
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":297
        , "to":317
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":297
        , "to":306
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":298
        , "to":299
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":299
        , "to":300
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":300
        , "to":314
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":300
        , "to":313
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":300
        , "to":305
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":301
        , "to":302
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":302
        , "to":303
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":303
        , "to":310
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":303
        , "to":309
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":303
        , "to":304
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":304
        , "to":308
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":305
        , "to":307
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":306
        , "to":321
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":306
        , "to":307
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":307
        , "to":322
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":307
        , "to":308
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":308
        , "to":323
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":309
        , "to":310
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":310
        , "to":311
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":311
        , "to":312
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":312
        , "to":324
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":313
        , "to":314
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":314
        , "to":315
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":315
        , "to":316
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":316
        , "to":325
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":317
        , "to":318
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":318
        , "to":319
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":319
        , "to":320
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":320
        , "to":326
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
    ]
  }
  , "33":
  {
    "nodes":
    [
      {
        "name":"Cluster 12"
        , "id":328
        , "start":"1.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter4_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16685_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"5"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2490
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2491
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"32"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":327
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":310
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2490
        , "to":2491
      }
      , {
        "from":327
        , "to":2490
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "34":
  {
    "nodes":
    [
      {
        "name":"Cluster 13"
        , "id":332
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter575_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16838_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2492
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2493
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"56"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":329
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":311
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2492
        , "to":2493
      }
      , {
        "from":329
        , "to":2492
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":329
        , "to":2492
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":329
        , "to":2492
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "35":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":333
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_SignalGenerator.B4"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "36":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":334
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_SignalGenerator.B5"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "37":
  {
    "nodes":
    [
      {
        "name":"Cluster 14"
        , "id":342
        , "start":"1.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body15_i_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter696_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_17075_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"5"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2494
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2495
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"96"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":336
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":312
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":343
        , "start":"6.00"
        , "end":"6.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>"
            , "Stall-free":"No"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2494
        , "to":2495
      }
      , {
        "from":336
        , "to":2494
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":336
        , "to":2494
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":336
        , "to":2494
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":336
        , "to":2494
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":336
        , "to":2494
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":336
        , "to":2494
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2495
        , "to":343
        , "details":
        [
          {
            "type":"table"
            , "Width":"96"
          }
        ]
      }
    ]
  }
  , "38":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":344
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "39":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":345
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":342
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":346
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":342
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":346
        , "to":345
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "40":
  {
    "nodes":
    [
    ]
    , "links":
    [
    ]
  }
  , "41":
  {
    "nodes":
    [
      {
        "name":"Capacity FIFO"
        , "id":2498
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"4"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"Cluster 15"
        , "id":348
        , "start":"1.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter1_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"3"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2496
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2497
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"24"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 16"
        , "id":350
        , "start":"4.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_5gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"4"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2499
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"4"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2500
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"40"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":347
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":349
        , "start":"8.00"
        , "end":"8.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2496
        , "to":2497
      }
      , {
        "from":2496
        , "to":2498
      }
      , {
        "from":2499
        , "to":2500
      }
      , {
        "from":347
        , "to":2496
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2498
        , "to":349
      }
    ]
  }
  , "42":
  {
    "nodes":
    [
      {
        "name":"Cluster 17"
        , "id":355
        , "start":"1.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter2922_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"5"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2501
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2502
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"120"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 18"
        , "id":358
        , "start":"7.00"
        , "end":"32.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter300_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_8gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"7"
            , "Cluster Latency":"25"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2503
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"7"
                , "Cluster Logic Latency":"22"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2504
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"29"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"144"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":351
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":356
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"512 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":357
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"512 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":359
        , "start":"32.00"
        , "end":"32.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"32"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2501
        , "to":2502
      }
      , {
        "from":2503
        , "to":2504
      }
      , {
        "from":351
        , "to":2501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":351
        , "to":2501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":351
        , "to":2501
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":351
        , "to":2501
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":356
        , "to":2503
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":2502
        , "to":356
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":357
        , "to":2503
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":2502
        , "to":357
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2504
        , "to":359
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
    ]
  }
  , "43":
  {
    "nodes":
    [
      {
        "name":"Cluster 19"
        , "id":361
        , "start":"1.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_entry_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_23976_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"7"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2505
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"4"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2506
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"8"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Feedback"
        , "id":360
        , "start":"7.00"
        , "end":"8.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2505
        , "to":2506
      }
    ]
  }
  , "44":
  {
    "nodes":
    [
      {
        "name":"Cluster 20"
        , "id":363
        , "start":"1.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter714_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24107_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"7"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2507
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"4"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2508
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"192"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":362
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":439
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2507
        , "to":2508
      }
      , {
        "from":362
        , "to":2507
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "45":
  {
    "nodes":
    [
      {
        "name":"Cluster 21"
        , "id":369
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter755_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24268_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2509
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2510
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"248"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":364
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_cLoader.B1, kernel_cLoader.B4"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":440
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2509
        , "to":2510
      }
      , {
        "from":364
        , "to":2509
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":364
        , "to":2509
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":364
        , "to":2509
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":364
        , "to":2509
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":364
        , "to":2509
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "46":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":370
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_cLoader.B4"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "47":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":371
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_cLoader.B5"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "48":
  {
    "nodes":
    [
      {
        "name":"Cluster 22"
        , "id":382
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter946_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24516_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2511
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2512
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"288"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":373
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_cLoader.B2, kernel_cLoader.B5"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":441
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":383
        , "start":"5.00"
        , "end":"162.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Burst-coalesced"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"4"
            , "Start Cycle":"5"
            , "Latency":"157"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":444
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":384
        , "start":"162.00"
        , "end":"162.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"2"
            , "Start Cycle":"162"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2511
        , "to":2512
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":373
        , "to":2511
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":383
        , "to":384
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2512
        , "to":383
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
      , {
        "from":2512
        , "to":384
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
    ]
  }
  , "49":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":385
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "50":
  {
    "nodes":
    [
      {
        "name":"Cluster 23"
        , "id":387
        , "start":"1.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_entry_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26492_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"7"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2513
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"4"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2514
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"8"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Feedback"
        , "id":386
        , "start":"7.00"
        , "end":"8.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2513
        , "to":2514
      }
    ]
  }
  , "51":
  {
    "nodes":
    [
      {
        "name":"Cluster 24"
        , "id":389
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter594_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26649_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2515
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2516
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"24"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":388
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":462
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2515
        , "to":2516
      }
      , {
        "from":388
        , "to":2515
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "52":
  {
    "nodes":
    [
      {
        "name":"Cluster 25"
        , "id":392
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter625_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26754_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2517
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2518
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"40"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":390
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":463
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2517
        , "to":2518
      }
      , {
        "from":390
        , "to":2517
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":390
        , "to":2517
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "53":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":393
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_Out.B4"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "54":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":394
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_Out.B5"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "55":
  {
    "nodes":
    [
      {
        "name":"Cluster 26"
        , "id":400
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter716_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2519
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2520
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"64"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 27"
        , "id":403
        , "start":"5.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c1_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_6gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"5"
            , "Cluster Latency":"12"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2521
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"5"
                , "Cluster Logic Latency":"9"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2522
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"144"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":396
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_Out.B2, kernel_Out.B5"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":464
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":401
        , "start":"5.00"
        , "end":"5.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":402
        , "start":"5.00"
        , "end":"5.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":404
        , "start":"17.00"
        , "end":"17.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2519
        , "to":2520
      }
      , {
        "from":2521
        , "to":2522
      }
      , {
        "from":396
        , "to":2519
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":396
        , "to":2519
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":396
        , "to":2519
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":396
        , "to":2519
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":401
        , "to":2521
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2520
        , "to":401
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":402
        , "to":2521
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2520
        , "to":402
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2522
        , "to":404
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
    ]
  }
  , "56":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":405
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "57":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":406
        , "start":"3.00"
        , "end":"4.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_I"
        , "id":407
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":408
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":409
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_TOTAL_J"
        , "id":410
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":411
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":412
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":413
        , "start":"2.00"
        , "end":"3.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":414
        , "start":"3.00"
        , "end":"3.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":415
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":416
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_unloader.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Capacity FIFO"
        , "id":2523
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"3"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"FFwd Src"
        , "id":417
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_unloader.B1, kernel_unloader.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":418
        , "start":"4.00"
        , "end":"4.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_unloader.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":407
        , "to":408
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":408
        , "to":409
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":409
        , "to":413
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":409
        , "to":412
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":409
        , "to":411
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":410
        , "to":416
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":411
        , "to":417
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":412
        , "to":413
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":413
        , "to":414
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":414
        , "to":415
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":415
        , "to":418
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":416
        , "to":2523
      }
    ]
  }
  , "58":
  {
    "nodes":
    [
      {
        "name":"Cluster 28"
        , "id":420
        , "start":"1.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter4_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29162_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"7"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2524
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"4"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2525
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"192"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":419
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":481
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2524
        , "to":2525
      }
      , {
        "from":419
        , "to":2524
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "59":
  {
    "nodes":
    [
      {
        "name":"Cluster 29"
        , "id":426
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter595_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29323_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2526
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2527
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"248"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":421
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_unloader.B1, kernel_unloader.B4"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":482
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2526
        , "to":2527
      }
      , {
        "from":421
        , "to":2526
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":421
        , "to":2526
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":421
        , "to":2526
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":421
        , "to":2526
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":421
        , "to":2526
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "60":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":427
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_unloader.B4"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "61":
  {
    "nodes":
    [
      {
        "name":"Input"
        , "id":428
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"kernel_unloader.B5"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "62":
  {
    "nodes":
    [
      {
        "name":"Cluster 30"
        , "id":439
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter786_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2528
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2529
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"264"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 31"
        , "id":441
        , "start":"5.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c1_enter_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_5gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"5"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":2530
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"5"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":2531
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"72"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":430
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"kernel_unloader.B2, kernel_unloader.B5"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":483
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":440
        , "start":"9.00"
        , "end":"9.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"128 bits"
            , "Depth":"256"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":442
        , "start":"9.00"
        , "end":"11.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Burst-coalesced"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
              , "line":485
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2528
        , "to":2529
      }
      , {
        "from":2530
        , "to":2531
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":430
        , "to":2528
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":440
        , "to":442
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":2529
        , "to":440
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2529
        , "to":442
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2531
        , "to":442
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
    ]
  }
  , "63":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":443
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
}
