// Seed: 1902054951
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5
    , id_18,
    output id_6,
    output id_7,
    output id_8,
    input id_9,
    input id_10
    , id_19,
    output id_11,
    output id_12,
    output id_13,
    input id_14,
    output id_15,
    output id_16,
    output logic id_17
);
  assign id_11 = id_18;
  always @(posedge 1'b0) begin
    id_12 <= 1;
    id_11 <= 1;
  end
  logic id_20 = id_9;
endmodule
