Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Feb 19 02:38:18 2025
| Host         : Wangs-Linux running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_gpu_timing_summary_routed.rpt -pb top_gpu_timing_summary_routed.pb -rpx top_gpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_gpu
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (1977)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1977)
---------------------------------
 There are 1977 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.588        0.000                      0                 3887        0.027        0.000                      0                 3887        3.000        0.000                       0                  1983  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_50_clk_wiz_0           10.588        0.000                      0                 3887        0.111        0.000                      0                 3887        9.500        0.000                       0                  1979  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_50_clk_wiz_0_1         10.590        0.000                      0                 3887        0.111        0.000                      0                 3887        9.500        0.000                       0                  1979  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50_clk_wiz_0_1  clk_50_clk_wiz_0         10.588        0.000                      0                 3887        0.027        0.000                      0                 3887  
clk_50_clk_wiz_0    clk_50_clk_wiz_0_1       10.588        0.000                      0                 3887        0.027        0.000                      0                 3887  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_50_clk_wiz_0                            
(none)                clk_50_clk_wiz_0_1                          
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_50_clk_wiz_0      
(none)                                      clk_50_clk_wiz_0_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.084    18.981    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.572    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.084    18.981    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.572    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[10]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.769    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.312ns (64.334%)  route 0.173ns (35.666%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.102 r  gpu/vs1/mul/partial_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    gpu/vs1/mul/partial[12]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    gpu/vs1/mul/partial_reg[33]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.323ns (65.125%)  route 0.173ns (34.875%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.091 r  gpu/vs1/mul/partial_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.091    gpu/vs1/mul/partial[14]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    gpu/vs1/mul/partial_reg[35]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/e1_init_t1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.951%)  route 0.267ns (54.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.562    -0.619    gpu/vs1/clk_50
    SLICE_X31Y50         FDRE                                         r  gpu/vs1/e1_init_t1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  gpu/vs1/e1_init_t1_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.224    gpu/vs1/e1_init_t1[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.125 r  gpu/vs1/e1_t1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    gpu/raster1/e1_t1_reg[19]_0[8]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.858    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.092    -0.257    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.564    -0.617    gpu/vs1/mul/clk_50
    SLICE_X9Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_b_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.389    gpu/vs1/mul/p_b[3]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.048    -0.341 r  gpu/vs1/mul/p_b[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/mul/p_b[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.834    -0.856    gpu/vs1/mul/clk_50
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.131    -0.473    gpu/vs1/mul/p_b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y41         FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.048    -0.344 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.131    -0.476    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v3_buff2_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.390    gpu/vs1/y_screen_v3_buff2[7]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.049    -0.341 r  gpu/vs1/y_screen_v3[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/y_screen_v3[7]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.131    -0.476    gpu/vs1/y_screen_v3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/x_screen_v0_buff2_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/x_screen_v0_buff2_reg_n_0_[3]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.347 r  gpu/vs1/x_screen_v0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    gpu/vs1/x_screen_v0[3]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120    -0.487    gpu/vs1/x_screen_v0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.593    -0.588    gpu/vs1/clk_50
    SLICE_X5Y44          FDRE                                         r  gpu/vs1/denom2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/denom2_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.389    gpu/vs1/denom2[1]
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.045    -0.344 r  gpu/vs1/mul_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/mul_b[1]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/vs1/clk_50
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.091    -0.484    gpu/vs1/mul_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.589    -0.592    gpu/vs1/mul/clk_50
    SLICE_X3Y64          FDRE                                         r  gpu/vs1/mul/partial_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/mul/partial_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.352    gpu/vs1/mul/partial_reg_n_0_[10]
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.858    -0.831    gpu/vs1/mul/clk_50
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.085    -0.494    gpu/vs1/mul/o_p_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/b2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X11Y59         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gpu/vs1/bar2_iy_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.386    gpu/vs1/bar2_iy[7]
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.341 r  gpu/vs1/b2_iy[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/raster1/b2_iy_reg[19]_1[7]
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.857    gpu/raster1/clk_50
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.121    -0.484    gpu/raster1/b2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y55     gpu/render_mode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y66     gpu/raster1/b2_iy_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y63     gpu/raster1/b2_iy_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y63     gpu/raster1/b2_iy_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.590ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.082    18.983    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.574    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.590    

Slack (MET) :             10.590ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.082    18.983    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.574    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.590    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.771ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t1_reg[10]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.771    

Slack (MET) :             10.771ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.647    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.312ns (64.334%)  route 0.173ns (35.666%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.102 r  gpu/vs1/mul/partial_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    gpu/vs1/mul/partial[12]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    gpu/vs1/mul/partial_reg[33]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.323ns (65.125%)  route 0.173ns (34.875%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.091 r  gpu/vs1/mul/partial_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.091    gpu/vs1/mul/partial[14]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    gpu/vs1/mul/partial_reg[35]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/e1_init_t1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.951%)  route 0.267ns (54.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.562    -0.619    gpu/vs1/clk_50
    SLICE_X31Y50         FDRE                                         r  gpu/vs1/e1_init_t1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  gpu/vs1/e1_init_t1_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.224    gpu/vs1/e1_init_t1[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.125 r  gpu/vs1/e1_t1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    gpu/raster1/e1_t1_reg[19]_0[8]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.858    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.092    -0.257    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.564    -0.617    gpu/vs1/mul/clk_50
    SLICE_X9Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_b_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.389    gpu/vs1/mul/p_b[3]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.048    -0.341 r  gpu/vs1/mul/p_b[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/mul/p_b[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.834    -0.856    gpu/vs1/mul/clk_50
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.131    -0.473    gpu/vs1/mul/p_b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y41         FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.048    -0.344 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.131    -0.476    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v3_buff2_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.390    gpu/vs1/y_screen_v3_buff2[7]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.049    -0.341 r  gpu/vs1/y_screen_v3[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/y_screen_v3[7]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.131    -0.476    gpu/vs1/y_screen_v3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/x_screen_v0_buff2_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/x_screen_v0_buff2_reg_n_0_[3]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.347 r  gpu/vs1/x_screen_v0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    gpu/vs1/x_screen_v0[3]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120    -0.487    gpu/vs1/x_screen_v0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.593    -0.588    gpu/vs1/clk_50
    SLICE_X5Y44          FDRE                                         r  gpu/vs1/denom2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/denom2_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.389    gpu/vs1/denom2[1]
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.045    -0.344 r  gpu/vs1/mul_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/mul_b[1]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/vs1/clk_50
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.091    -0.484    gpu/vs1/mul_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.589    -0.592    gpu/vs1/mul/clk_50
    SLICE_X3Y64          FDRE                                         r  gpu/vs1/mul/partial_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/mul/partial_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.352    gpu/vs1/mul/partial_reg_n_0_[10]
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.858    -0.831    gpu/vs1/mul/clk_50
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.085    -0.494    gpu/vs1/mul/o_p_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/b2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X11Y59         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gpu/vs1/bar2_iy_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.386    gpu/vs1/bar2_iy[7]
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.341 r  gpu/vs1/b2_iy[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/raster1/b2_iy_reg[19]_1[7]
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.857    gpu/raster1/clk_50
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.121    -0.484    gpu/raster1/b2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y55     gpu/render_mode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y66     gpu/raster1/b2_iy_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y63     gpu/raster1/b2_iy_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y63     gpu/raster1/b2_iy_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y55     gpu/render_mode_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y69     gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y59     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y65     gpu/raster1/b2_iy_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.084    18.981    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.572    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.084    18.981    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.572    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[10]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.769    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.312ns (64.334%)  route 0.173ns (35.666%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.102 r  gpu/vs1/mul/partial_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    gpu/vs1/mul/partial[12]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.130    gpu/vs1/mul/partial_reg[33]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.323ns (65.125%)  route 0.173ns (34.875%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.091 r  gpu/vs1/mul/partial_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.091    gpu/vs1/mul/partial[14]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.130    gpu/vs1/mul/partial_reg[35]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/e1_init_t1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.951%)  route 0.267ns (54.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.562    -0.619    gpu/vs1/clk_50
    SLICE_X31Y50         FDRE                                         r  gpu/vs1/e1_init_t1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  gpu/vs1/e1_init_t1_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.224    gpu/vs1/e1_init_t1[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.125 r  gpu/vs1/e1_t1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    gpu/raster1/e1_t1_reg[19]_0[8]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.858    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.084    -0.266    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.092    -0.174    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.564    -0.617    gpu/vs1/mul/clk_50
    SLICE_X9Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_b_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.389    gpu/vs1/mul/p_b[3]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.048    -0.341 r  gpu/vs1/mul/p_b[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/mul/p_b[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.834    -0.856    gpu/vs1/mul/clk_50
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.131    -0.390    gpu/vs1/mul/p_b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y41         FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.048    -0.344 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.131    -0.393    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v3_buff2_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.390    gpu/vs1/y_screen_v3_buff2[7]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.049    -0.341 r  gpu/vs1/y_screen_v3[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/y_screen_v3[7]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.131    -0.393    gpu/vs1/y_screen_v3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/x_screen_v0_buff2_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/x_screen_v0_buff2_reg_n_0_[3]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.347 r  gpu/vs1/x_screen_v0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    gpu/vs1/x_screen_v0[3]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120    -0.404    gpu/vs1/x_screen_v0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.593    -0.588    gpu/vs1/clk_50
    SLICE_X5Y44          FDRE                                         r  gpu/vs1/denom2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/denom2_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.389    gpu/vs1/denom2[1]
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.045    -0.344 r  gpu/vs1/mul_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/mul_b[1]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/vs1/clk_50
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.091    -0.401    gpu/vs1/mul_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.589    -0.592    gpu/vs1/mul/clk_50
    SLICE_X3Y64          FDRE                                         r  gpu/vs1/mul/partial_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/mul/partial_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.352    gpu/vs1/mul/partial_reg_n_0_[10]
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.858    -0.831    gpu/vs1/mul/clk_50
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.084    -0.496    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.085    -0.411    gpu/vs1/mul/o_p_reg[10]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/b2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X11Y59         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gpu/vs1/bar2_iy_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.386    gpu/vs1/bar2_iy[7]
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.341 r  gpu/vs1/b2_iy[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/raster1/b2_iy_reg[19]_1[7]
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.857    gpu/raster1/clk_50
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.121    -0.401    gpu/raster1/b2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.084    18.981    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.572    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.082ns (12.198%)  route 7.788ns (87.802%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.648     6.961    gpu/v/xc_reg[9]_0
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.148     7.109 r  gpu/v/rgb[5]_i_1/O
                         net (fo=6, routed)           0.875     7.984    gpu/raster1/rgb_reg[0]_0[0]
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.499    18.503    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.562    19.065    
                         clock uncertainty           -0.084    18.981    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.409    18.572    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 10.588    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t1_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.058ns (12.009%)  route 7.752ns (87.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.085     7.924    gpu/raster1/E[0]
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y47         FDRE                                         r  gpu/raster1/e1_t2_reg[7]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[10]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[10]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.769    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.058ns (12.076%)  route 7.703ns (87.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         2.402     4.715    gpu/v/xc_reg[9]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.839 r  gpu/v/e2_t1[19]_i_1/O
                         net (fo=120, routed)         3.036     7.875    gpu/raster1/E[0]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.445    18.450    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    18.645    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 10.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.312ns (64.334%)  route 0.173ns (35.666%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.102 r  gpu/vs1/mul/partial_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    gpu/vs1/mul/partial[12]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[33]/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.130    gpu/vs1/mul/partial_reg[33]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/partial_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.323ns (65.125%)  route 0.173ns (34.875%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/vs1/mul/clk_50
    SLICE_X7Y49          FDRE                                         r  gpu/vs1/mul/partial_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/vs1/mul/partial_reg[32]/Q
                         net (fo=2, routed)           0.172    -0.274    gpu/vs1/mul/p_1_in[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  gpu/vs1/mul/partial_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    gpu/vs1/mul/partial_reg[32]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.091 r  gpu/vs1/mul/partial_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.091    gpu/vs1/mul/partial[14]
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.863    -0.827    gpu/vs1/mul/clk_50
    SLICE_X7Y50          FDRE                                         r  gpu/vs1/mul/partial_reg[35]/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.084    -0.235    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.130    gpu/vs1/mul/partial_reg[35]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/e1_init_t1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/e1_t1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.951%)  route 0.267ns (54.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.562    -0.619    gpu/vs1/clk_50
    SLICE_X31Y50         FDRE                                         r  gpu/vs1/e1_init_t1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  gpu/vs1/e1_init_t1_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.224    gpu/vs1/e1_init_t1[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.125 r  gpu/vs1/e1_t1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    gpu/raster1/e1_t1_reg[19]_0[8]
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.858    gpu/raster1/clk_50
    SLICE_X35Y48         FDRE                                         r  gpu/raster1/e1_t1_reg[8]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.084    -0.266    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.092    -0.174    gpu/raster1/e1_t1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.564    -0.617    gpu/vs1/mul/clk_50
    SLICE_X9Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_b_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.389    gpu/vs1/mul/p_b[3]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.048    -0.341 r  gpu/vs1/mul/p_b[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/mul/p_b[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.834    -0.856    gpu/vs1/mul/clk_50
    SLICE_X8Y38          FDRE                                         r  gpu/vs1/mul/p_b_reg[2]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.131    -0.390    gpu/vs1/mul/p_b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y41         FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.048    -0.344 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y41         FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.131    -0.393    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/y_screen_v3_buff2_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.390    gpu/vs1/y_screen_v3_buff2[7]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.049    -0.341 r  gpu/vs1/y_screen_v3[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/vs1/y_screen_v3[7]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/y_screen_v3_reg[7]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.131    -0.393    gpu/vs1/y_screen_v3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.561    -0.620    gpu/vs1/clk_50
    SLICE_X35Y42         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/x_screen_v0_buff2_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.392    gpu/vs1/x_screen_v0_buff2_reg_n_0_[3]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.347 r  gpu/vs1/x_screen_v0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    gpu/vs1/x_screen_v0[3]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.830    -0.860    gpu/vs1/clk_50
    SLICE_X34Y42         FDRE                                         r  gpu/vs1/x_screen_v0_reg[3]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120    -0.404    gpu/vs1/x_screen_v0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.593    -0.588    gpu/vs1/clk_50
    SLICE_X5Y44          FDRE                                         r  gpu/vs1/denom2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/denom2_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.389    gpu/vs1/denom2[1]
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.045    -0.344 r  gpu/vs1/mul_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    gpu/vs1/mul_b[1]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/vs1/clk_50
    SLICE_X4Y44          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.091    -0.401    gpu/vs1/mul_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.589    -0.592    gpu/vs1/mul/clk_50
    SLICE_X3Y64          FDRE                                         r  gpu/vs1/mul/partial_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/mul/partial_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.352    gpu/vs1/mul/partial_reg_n_0_[10]
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.858    -0.831    gpu/vs1/mul/clk_50
    SLICE_X2Y64          FDRE                                         r  gpu/vs1/mul/o_p_reg[10]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.084    -0.496    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.085    -0.411    gpu/vs1/mul/o_p_reg[10]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/b2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X11Y59         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gpu/vs1/bar2_iy_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.386    gpu/vs1/bar2_iy[7]
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.341 r  gpu/vs1/b2_iy[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    gpu/raster1/b2_iy_reg[19]_1[7]
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.832    -0.857    gpu/raster1/clk_50
    SLICE_X10Y59         FDRE                                         r  gpu/raster1/b2_iy_reg[7]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.121    -0.401    gpu/raster1/b2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.060    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.320ns  (logic 4.790ns (33.454%)  route 9.529ns (66.546%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.225     6.538    gpu/raster1/tri_idx_reg_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.152     6.690 r  gpu/raster1/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.039     9.729    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         3.704    13.434 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.434    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.927ns  (logic 4.582ns (32.900%)  route 9.345ns (67.100%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.225     6.538    gpu/raster1/tri_idx_reg_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.124     6.662 r  gpu/raster1/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.855     9.517    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.041 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.041    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.882ns  (logic 4.786ns (34.476%)  route 9.096ns (65.524%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.982     6.295    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.120     6.415 r  gpu/raster1/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.850     9.264    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.732    12.996 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.996    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.850ns  (logic 4.577ns (33.046%)  route 9.273ns (66.954%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.981     6.294    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.418 r  gpu/raster1/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.027     9.445    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.964 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.964    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.780ns  (logic 4.784ns (34.715%)  route 8.996ns (65.285%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.981     6.294    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.117     6.411 r  gpu/raster1/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.751     9.161    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.733    12.894 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.894    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.131ns  (logic 4.588ns (34.945%)  route 8.542ns (65.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.982     6.295    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  gpu/raster1/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.295     8.714    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.245 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.245    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.959ns (61.349%)  route 2.494ns (38.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           2.494     2.065    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.568 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.568    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.953ns (65.575%)  route 2.075ns (34.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.636    -0.876    gpu/v/clk_50
    SLICE_X0Y40          FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           2.075     1.655    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.152 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.152    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.339ns (72.967%)  route 0.496ns (27.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/v/clk_50
    SLICE_X0Y40          FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           0.496     0.050    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.247 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.247    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.345ns (66.184%)  route 0.687ns (33.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.593    -0.588    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           0.687     0.240    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.445 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.445    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.417ns (62.112%)  route 0.865ns (37.888%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=1, routed)           0.276    -0.180    gpu/raster1/rgb[1]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.045    -0.135 r  gpu/raster1/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.588     0.453    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.685 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.685    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.406ns (56.361%)  route 1.088ns (43.639%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.585    -0.596    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  gpu/raster1/rgb_reg[2]/Q
                         net (fo=1, routed)           0.191    -0.264    gpu/raster1/rgb[2]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  gpu/raster1/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.897     0.678    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.898 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.898    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.478ns (58.396%)  route 1.053ns (41.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.585    -0.596    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.236    gpu/raster1/rgb[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.042    -0.194 r  gpu/raster1/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.834     0.640    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.295     1.935 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.935    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.411ns (54.021%)  route 1.201ns (45.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=1, routed)           0.375    -0.081    gpu/raster1/rgb[4]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.045    -0.036 r  gpu/raster1/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.826     0.790    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.014 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.014    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.449ns (54.120%)  route 1.228ns (45.880%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=1, routed)           0.322    -0.134    gpu/raster1/rgb[5]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.042    -0.092 r  gpu/raster1/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.906     0.814    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         1.266     2.079 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.079    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.478ns (53.169%)  route 1.302ns (46.831%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[3]/Q
                         net (fo=1, routed)           0.500     0.044    gpu/raster1/rgb[3]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.044     0.088 r  gpu/raster1/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.802     0.889    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.293     2.182 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.182    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.320ns  (logic 4.790ns (33.454%)  route 9.529ns (66.546%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.225     6.538    gpu/raster1/tri_idx_reg_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.152     6.690 r  gpu/raster1/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.039     9.729    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         3.704    13.434 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.434    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.927ns  (logic 4.582ns (32.900%)  route 9.345ns (67.100%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         4.225     6.538    gpu/raster1/tri_idx_reg_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.124     6.662 r  gpu/raster1/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.855     9.517    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.041 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.041    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.882ns  (logic 4.786ns (34.476%)  route 9.096ns (65.524%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.982     6.295    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.120     6.415 r  gpu/raster1/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.850     9.264    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.732    12.996 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.996    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.850ns  (logic 4.577ns (33.046%)  route 9.273ns (66.954%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.981     6.294    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.418 r  gpu/raster1/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.027     9.445    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.964 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.964    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.780ns  (logic 4.784ns (34.715%)  route 8.996ns (65.285%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.981     6.294    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.117     6.411 r  gpu/raster1/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.751     9.161    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.733    12.894 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.894    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.131ns  (logic 4.588ns (34.945%)  route 8.542ns (65.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  gpu/v/yc_reg[6]/Q
                         net (fo=11, routed)          1.378     0.948    gpu/v/y[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.152     1.100 f  gpu/v/e2_t1[19]_i_5/O
                         net (fo=4, routed)           0.887     1.987    gpu/v/e2_t1[19]_i_5_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.326     2.313 f  gpu/v/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=213, routed)         3.982     6.295    gpu/raster1/tri_idx_reg_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  gpu/raster1/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.295     8.714    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.245 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.245    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.959ns (61.349%)  route 2.494ns (38.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.626    -0.886    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           2.494     2.065    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.568 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.568    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.953ns (65.575%)  route 2.075ns (34.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.636    -0.876    gpu/v/clk_50
    SLICE_X0Y40          FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           2.075     1.655    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.152 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.152    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.339ns (72.967%)  route 0.496ns (27.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.594    -0.587    gpu/v/clk_50
    SLICE_X0Y40          FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           0.496     0.050    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.247 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.247    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.345ns (66.184%)  route 0.687ns (33.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.593    -0.588    gpu/v/clk_50
    SLICE_X1Y55          FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           0.687     0.240    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.445 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.445    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.417ns (62.112%)  route 0.865ns (37.888%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=1, routed)           0.276    -0.180    gpu/raster1/rgb[1]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.045    -0.135 r  gpu/raster1/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.588     0.453    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.685 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.685    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.406ns (56.361%)  route 1.088ns (43.639%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.585    -0.596    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  gpu/raster1/rgb_reg[2]/Q
                         net (fo=1, routed)           0.191    -0.264    gpu/raster1/rgb[2]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  gpu/raster1/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.897     0.678    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.898 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.898    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.478ns (58.396%)  route 1.053ns (41.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.585    -0.596    gpu/raster1/clk_50
    SLICE_X7Y67          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.236    gpu/raster1/rgb[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.042    -0.194 r  gpu/raster1/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.834     0.640    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.295     1.935 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.935    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.411ns (54.021%)  route 1.201ns (45.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=1, routed)           0.375    -0.081    gpu/raster1/rgb[4]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.045    -0.036 r  gpu/raster1/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.826     0.790    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.014 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.014    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.449ns (54.120%)  route 1.228ns (45.880%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=1, routed)           0.322    -0.134    gpu/raster1/rgb[5]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.042    -0.092 r  gpu/raster1/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.906     0.814    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         1.266     2.079 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.079    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.478ns (53.169%)  route 1.302ns (46.831%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.584    -0.597    gpu/raster1/clk_50
    SLICE_X7Y68          FDRE                                         r  gpu/raster1/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/raster1/rgb_reg[3]/Q
                         net (fo=1, routed)           0.500     0.044    gpu/raster1/rgb[3]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.044     0.088 r  gpu/raster1/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.802     0.889    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.293     2.182 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.182    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0

Max Delay          1589 Endpoints
Min Delay          1589 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar_iy_dy_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.780ns  (logic 1.577ns (13.386%)  route 10.203ns (86.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.760    11.780    gpu/vs1/SR[0]
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.438    -1.558    gpu/vs1/clk_50
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar_iy_dy_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.780ns  (logic 1.577ns (13.386%)  route 10.203ns (86.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.760    11.780    gpu/vs1/SR[0]
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.438    -1.558    gpu/vs1/clk_50
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.265ns (23.021%)  route 0.886ns (76.979%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.886     1.107    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.044     1.151 r  gpu/v/prescaler[1]_i_1/O
                         net (fo=1, routed)           0.000     1.151    gpu/v/prescaler[1]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.266ns (23.088%)  route 0.886ns (76.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.886     1.107    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.045     1.152 r  gpu/v/prescaler[0]_i_1/O
                         net (fo=1, routed)           0.000     1.152    gpu/v/prescaler[0]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.266ns (22.426%)  route 0.920ns (77.574%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.920     1.141    gpu/vs1/mul/rst_n_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.045     1.186 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.186    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/vs1/mul/clk_50
    SLICE_X7Y44          FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.270ns (22.301%)  route 0.941ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.190     1.211    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  gpu/v/xc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.865    -0.825    gpu/v/clk_50
    SLICE_X0Y41          FDRE                                         r  gpu/v/xc_next_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.270ns (21.416%)  route 0.991ns (78.584%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.240     1.261    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  gpu/v/xc_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.865    -0.825    gpu/v/clk_50
    SLICE_X1Y40          FDRE                                         r  gpu/v/xc_next_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0_1

Max Delay          1589 Endpoints
Min Delay          1589 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iy_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X11Y62         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar2_iz_dy_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.786ns  (logic 1.577ns (13.379%)  route 10.209ns (86.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.766    11.786    gpu/vs1/SR[0]
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.437    -1.559    gpu/vs1/clk_50
    SLICE_X10Y62         FDRE                                         r  gpu/vs1/bar2_iz_dy_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar_iy_dy_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.780ns  (logic 1.577ns (13.386%)  route 10.203ns (86.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.760    11.780    gpu/vs1/SR[0]
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.438    -1.558    gpu/vs1/clk_50
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/bar_iy_dy_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.780ns  (logic 1.577ns (13.386%)  route 10.203ns (86.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.443     4.896    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X30Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1564, routed)        6.760    11.780    gpu/vs1/SR[0]
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        1.438    -1.558    gpu/vs1/clk_50
    SLICE_X13Y60         FDRE                                         r  gpu/vs1/bar_iy_dy_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.265ns (23.021%)  route 0.886ns (76.979%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.886     1.107    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.044     1.151 r  gpu/v/prescaler[1]_i_1/O
                         net (fo=1, routed)           0.000     1.151    gpu/v/prescaler[1]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.266ns (23.088%)  route 0.886ns (76.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.886     1.107    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.045     1.152 r  gpu/v/prescaler[0]_i_1/O
                         net (fo=1, routed)           0.000     1.152    gpu/v/prescaler[0]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X4Y45          FDRE                                         r  gpu/v/prescaler_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.266ns (22.426%)  route 0.920ns (77.574%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.920     1.141    gpu/vs1/mul/rst_n_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.045     1.186 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.186    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/vs1/mul/clk_50
    SLICE_X7Y44          FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.270ns (22.301%)  route 0.941ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.190     1.211    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  gpu/v/xc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.865    -0.825    gpu/v/clk_50
    SLICE_X0Y41          FDRE                                         r  gpu/v/xc_next_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.270ns (21.416%)  route 0.991ns (78.584%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.240     1.261    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  gpu/v/xc_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.865    -0.825    gpu/v/clk_50
    SLICE_X1Y40          FDRE                                         r  gpu/v/xc_next_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/xc_next_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.270ns (20.470%)  route 1.049ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.751     0.972    gpu/v/rst_n_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.049     1.021 r  gpu/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.298     1.319    gpu/v/xc_next[9]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1977, routed)        0.864    -0.826    gpu/v/clk_50
    SLICE_X0Y39          FDRE                                         r  gpu/v/xc_next_reg[8]/C





